
---------- Begin Simulation Statistics ----------
final_tick                                19029755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1145                       # Simulator instruction rate (inst/s)
host_mem_usage                                7144804                       # Number of bytes of host memory used
host_op_rate                                     1171                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11806.55                       # Real time elapsed on the host
host_tick_rate                                 647121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13513519                       # Number of instructions simulated
sim_ops                                      13831107                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007640                       # Number of seconds simulated
sim_ticks                                  7640260625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.851921                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   13266                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21448                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                278                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2045                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             16434                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2499                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              776                       # Number of indirect misses.
system.cpu.branchPred.lookups                   30993                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5455                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          671                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      160467                       # Number of instructions committed
system.cpu.committedOps                        180897                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.445531                       # CPI: cycles per instruction
system.cpu.discardedOps                          5682                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              91565                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             47928                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            21425                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          474498                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.224945                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      278                       # number of quiesce instructions executed
system.cpu.numCycles                           713361                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       278                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   99433     54.97%     54.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                    671      0.37%     55.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                  48530     26.83%     82.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 32263     17.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   180897                       # Class of committed instruction
system.cpu.quiesceCycles                     11511056                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          238863                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              118322                       # Transaction distribution
system.membus.trans_dist::ReadResp             118738                       # Transaction distribution
system.membus.trans_dist::WriteReq              79581                       # Transaction distribution
system.membus.trans_dist::WriteResp             79581                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          119                       # Transaction distribution
system.membus.trans_dist::CleanEvict              201                       # Transaction distribution
system.membus.trans_dist::ReadExReq                83                       # Transaction distribution
system.membus.trans_dist::ReadExResp               82                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           187                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 397123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        23424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6341                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12533633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198846                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000106                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010276                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198825     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              198846                       # Request fanout histogram
system.membus.reqLayer6.occupancy           553699885                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5681750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              508015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1130750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4624610                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          740547020                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1149500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      8577718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2144429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     10722147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2144429                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      8577718                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     10722147                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     10722147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     10722147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     21444295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       178176                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       178176                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       262367                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       262367                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4474                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       774146                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       798722                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       881086                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6341                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12386308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12779524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14031937                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1448614250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.0                       # Network utilization (%)
system.acctest.local_bus.numRequests           980869                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          831                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.11                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1175439958                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    797663000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     17155436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6433288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      8577718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32166442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8577718                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6433288                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     15011006                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     17155436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     15011006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     15011006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     47177448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6433288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     15011006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       21444295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6433288                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2211966                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8645255                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6433288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     21444295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2211966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      30089549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       118034                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       118034                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        77056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        77056                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       374786                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       393588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11993092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       246158                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       246158    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       246158                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    603147760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    667215000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1568235508                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     42888589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51466307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1662590404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42888589                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42937279                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     85825868                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1611124097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     85825868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51466307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1748416272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864324                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4521984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     12582916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4587520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7864324                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     12451844                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966081                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       141312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2113537                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1146880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       245761                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1392641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17155436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1029326666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    591862532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      8577718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1646922352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    600440250                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1029326666                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1629766916                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17155436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1629766916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1621189199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      8577718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3276689269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14656                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          229                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          251                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1918259                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       184287                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2102546                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1918259                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1918259                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1918259                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       184287                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2102546                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7471108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          15808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7569724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4521984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4939200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       116737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              118281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        70656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8626407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    977860359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2211966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2069039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             990767772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         996825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     42888589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    591862532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      8577718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2144429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            646470093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         996825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     51514997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1569722891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8577718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2144429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2211966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2069039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1637237866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    187393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003122019250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              213448                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81724                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      118282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77175                       # Number of write requests accepted
system.mem_ctrls.readBursts                    118282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4818                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4014628685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  591390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7119426185                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33942.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.96                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60191.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       438                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   110285                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                118280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  101144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.627576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.385126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.821131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          370      2.77%      2.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          326      2.44%      5.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          147      1.10%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          235      1.76%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          321      2.41%     10.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.12%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      1.23%     12.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          253      1.90%     14.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11380     85.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13345                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     340.976945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    741.445136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           279     80.40%     80.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.58%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.29%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      5.48%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.29%     87.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.29%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     11.82%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     222.440922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.885935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    400.863892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            258     74.35%     74.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.02%     76.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.15%     77.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.58%     78.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.86%     78.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.86%     79.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.29%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.29%     80.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.02%     82.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           61     17.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7569792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4939968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7569788                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4939200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       990.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    990.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    646.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7640347500                       # Total gap between requests
system.mem_ctrls.avgGap                      39089.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7471108                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        15616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4520960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8626407.296151628718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 977860359.312022805214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2211966.427519611083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2043909.333263091510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1231371.606515059248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 42888589.288143560290                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 591728505.334855675697                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 8577717.857628712431                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2144429.464407178108                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       116737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          119                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        70656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     69277660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7018842725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18163660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13142140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1688358270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27927564675                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 101671937750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    949776480                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     59835000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67129.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60125.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68542.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52992.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14187884.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5454602.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1438971.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    927516.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    233730.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6588704.025000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4598773.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        215199956.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       107292869.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73175325.300003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     65778349.687500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     98783638.199999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       571417615.912502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.790330                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5155833785                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    413453000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2074334215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 556                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           278                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     25880940.647482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    151604562.499121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          278    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         7625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545310500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             278                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11834853500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7194901500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        62609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            62609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        62609                       # number of overall hits
system.cpu.icache.overall_hits::total           62609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          229                       # number of overall misses
system.cpu.icache.overall_misses::total           229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9941875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9941875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9941875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        62838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        62838                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        62838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        62838                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003644                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003644                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003644                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003644                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43414.301310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43414.301310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          229                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9585625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9585625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9585625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9585625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003644                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003644                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003644                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003644                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.624454                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.624454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.624454                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.624454                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        62609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           62609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9941875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        62838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        62838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43414.301310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9585625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9585625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003644                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.624454                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.624454                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.050202                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1888815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                78                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24215.576923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.050202                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            125905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           125905                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        78068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            78068                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        78068                       # number of overall hits
system.cpu.dcache.overall_hits::total           78068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          338                       # number of overall misses
system.cpu.dcache.overall_misses::total           338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27649250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27649250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27649250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27649250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        78406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        78406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        78406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        78406                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004311                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81802.514793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81802.514793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81802.514793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81802.514793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          119                       # number of writebacks
system.cpu.dcache.writebacks::total               119                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           68                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22131875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22131875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22131875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22131875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6249250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6249250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81969.907407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81969.907407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81969.907407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81969.907407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.560611                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.560611                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    242                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        48639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15016875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15016875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        48826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        48826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80304.144385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80304.144385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          288                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          288                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14729875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14729875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6249250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6249250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78769.385027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78769.385027                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21698.784722                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21698.784722                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        29429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          29429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12632375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12632375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        29580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        29580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83658.112583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83658.112583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           68                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           83                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7402000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7402000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89180.722892                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89180.722892                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           465.189723                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.272727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   465.189723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.908574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.908574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            313893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           313893                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19029755000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19030368125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1145                       # Simulator instruction rate (inst/s)
host_mem_usage                                7144804                       # Number of bytes of host memory used
host_op_rate                                     1171                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11806.70                       # Real time elapsed on the host
host_tick_rate                                 647164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13513811                       # Number of instructions simulated
sim_ops                                      13831466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007641                       # Number of seconds simulated
sim_ticks                                  7640873750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.737635                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   13281                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21512                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                279                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             16452                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2499                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3275                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              776                       # Number of indirect misses.
system.cpu.branchPred.lookups                   31090                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5478                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          671                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      160759                       # Number of instructions committed
system.cpu.committedOps                        181256                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.443558                       # CPI: cycles per instruction
system.cpu.discardedOps                          5729                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              91839                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             48050                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            21452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          474963                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.225045                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      278                       # number of quiesce instructions executed
system.cpu.numCycles                           714342                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       278                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   99640     54.97%     54.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                    671      0.37%     55.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                  48620     26.82%     82.17% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 32324     17.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   181256                       # Class of committed instruction
system.cpu.quiesceCycles                     11511056                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          239379                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           834                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              118322                       # Transaction distribution
system.membus.trans_dist::ReadResp             118742                       # Transaction distribution
system.membus.trans_dist::WriteReq              79581                       # Transaction distribution
system.membus.trans_dist::WriteResp             79581                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          120                       # Transaction distribution
system.membus.trans_dist::CleanEvict              204                       # Transaction distribution
system.membus.trans_dist::ReadExReq                84                       # Transaction distribution
system.membus.trans_dist::ReadExResp               84                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            232                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           188                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          743                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       390180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 397138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        23680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6341                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12534081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198851                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000106                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010276                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198830     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              198851                       # Request fanout histogram
system.membus.reqLayer6.occupancy           553711260                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5681750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              514015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1130750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4641110                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          740547020                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1164500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      8577030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2144257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     10721287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2144257                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      8577030                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     10721287                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     10721287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     10721287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     21442574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       178176                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       178176                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       262367                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       262367                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          210                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4474                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        40992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       774146                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       798722                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       881086                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          330                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6341                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       655732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12386308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12779524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14031937                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1448614250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.0                       # Network utilization (%)
system.acctest.local_bus.numRequests           980869                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          831                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.11                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1175439958                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    797663000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     17154059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6432772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      8577030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32163861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8577030                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6432772                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     15009802                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     17154059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     15009802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     15009802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     47173663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6432772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     15009802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       21442574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6432772                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2211789                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8644561                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6432772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     21442574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2211789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      30087135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       118034                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       118034                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        77056                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        77056                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       374786                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       390180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       393588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11993092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12485500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       246158                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       246158    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       246158                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    603147760                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    667215000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12702624                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3017960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1568109668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     42885148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     51462177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1662456993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42885148                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42933833                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     85818981                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1610994816                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     85818981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     51462177                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1748275974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864324                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4521984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     12582916                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      4587520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7864324                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     12451844                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966081                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       141312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2113537                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1146880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       245761                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1392641                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     17154059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1029244070                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    591815039                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      8577030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1646790199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    600392069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1029244070                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1629636139                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     17154059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1629636139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1621059110                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      8577030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3276426338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          232                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          254                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1943233                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       184272                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2127505                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1943233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1943233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1943233                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       184272                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2127505                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65908                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7471108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7569916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4521984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4939264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       116737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              118284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        70656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              77176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8625715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    977781893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2211789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2094001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             990713398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1005121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     42885148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    591815039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      8577030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2144257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            646426595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1005121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     51510863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1569596933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8577030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2144257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2211789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2094001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1637139993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    187393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003122019250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              213455                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              81724                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      118284                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77176                       # Number of write requests accepted
system.mem_ctrls.readBursts                    118284                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4818                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4014687435                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  591405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7119563685                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33941.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60191.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       438                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   110287                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                118282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  101144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.627576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.385126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.821131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          370      2.77%      2.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          326      2.44%      5.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          147      1.10%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          235      1.76%      8.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          321      2.41%     10.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      1.12%     11.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      1.23%     12.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          253      1.90%     14.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11380     85.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13345                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     340.976945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    741.445136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           279     80.40%     80.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.58%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.29%     81.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      5.48%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.29%     87.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.29%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     11.82%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           347                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     222.440922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.885935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    400.863892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            258     74.35%     74.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7      2.02%     76.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.15%     77.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.58%     78.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.86%     78.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.86%     79.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.29%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.29%     80.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.02%     82.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           61     17.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7569984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4939968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7569916                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4939264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       990.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    990.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    646.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7640879375                       # Total gap between requests
system.mem_ctrls.avgGap                      39091.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65908                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7471108                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        15808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4520960                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8625715.089193824679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 977781893.072111010551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2211788.933170110453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2068873.340565272374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1231272.797826295719                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 42885147.788235604763                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 591681023.390813112259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 8577029.557647122070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2144257.389411780518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       116737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        70656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     69277660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7018842725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18163660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13279640                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1688358270                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27927564675                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 101671937750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    949776480                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     59835000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67129.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60125.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68542.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53118.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14069652.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5454602.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1438971.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    927516.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    233730.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6589197.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4598773.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        215205412.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       107292869.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73175325.300003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     65793925.725000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     98783993.699999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       571439497.125002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.787193                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5155833785                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    413490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2074910340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 556                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           278                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     25880940.647482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    151604562.499121                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          278    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         7625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545310500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             278                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11835466625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7194901500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        62736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            62736                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        62736                       # number of overall hits
system.cpu.icache.overall_hits::total           62736                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          232                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            232                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          232                       # number of overall misses
system.cpu.icache.overall_misses::total           232                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10071875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10071875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10071875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10071875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        62968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        62968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        62968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        62968                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003684                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003684                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003684                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003684                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43413.254310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43413.254310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43413.254310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43413.254310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          232                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          232                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          232                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          232                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9711125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9711125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9711125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9711125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003684                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003684                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003684                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003684                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41858.297414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41858.297414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41858.297414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41858.297414                       # average overall mshr miss latency
system.cpu.icache.replacements                     79                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        62736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           62736                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          232                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           232                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10071875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10071875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        62968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        62968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43413.254310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43413.254310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9711125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9711125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41858.297414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41858.297414                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           434.050868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4204660                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               522                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8054.904215                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   434.050868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            126168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           126168                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        78235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            78235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        78235                       # number of overall hits
system.cpu.dcache.overall_hits::total           78235                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          340                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            340                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          340                       # number of overall misses
system.cpu.dcache.overall_misses::total           340                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28010750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28010750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28010750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28010750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        78575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        78575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        78575                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        78575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004327                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004327                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82384.558824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82384.558824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82384.558824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82384.558824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          120                       # number of writebacks
system.cpu.dcache.writebacks::total               120                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           68                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22366500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22366500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22366500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22366500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6249250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6249250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003462                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003462                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003462                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003462                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82229.779412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82229.779412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82229.779412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82229.779412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.560611                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.560611                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    245                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        48744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15077500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15077500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        48932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        48932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80199.468085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80199.468085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          288                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          288                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6249250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6249250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78664.893617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78664.893617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21698.784722                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21698.784722                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        29491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          29491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12933250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12933250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        29643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        29643                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85087.171053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85087.171053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           68                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2525                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7577500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7577500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90208.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90208.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           465.190751                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               79880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               723                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.484094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   465.190751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.908576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.908576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            314572                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           314572                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19030368125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
