// Seed: 3147205006
module module_0 #(
    parameter id_2 = 32'd59
) ();
  integer id_1 = id_1;
  wire _id_2;
  ;
  assign id_1 = id_1 - id_2;
  assign id_2 = id_1;
  always begin : LABEL_0
    id_1 <= -1;
  end
  wire [1 : id_2] id_3;
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd18,
    parameter id_19 = 32'd45,
    parameter id_2  = 32'd46,
    parameter id_4  = 32'd51
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20
);
  input wire id_20;
  inout wire _id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire _id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire _id_4;
  input wire id_3;
  inout wire _id_2;
  inout wire id_1;
  assign id_6 = id_19;
  logic id_21;
  logic [-1 : id_4  >>  id_2  -  -1] id_22;
  id_23 :
  assert property (@(posedge {1{1}}) 1)
  else;
  assign id_10 = id_12;
  wire id_24;
  assign id_6 = id_7;
  supply0 id_25 = id_7 || id_10, id_26;
  wire id_27, id_28;
  assign id_25 = -1;
  wire id_29;
  logic [id_19 : -1 'b0] id_30;
  ;
  wire id_31;
  always begin : LABEL_0
    fork
    join_any
  end
  always_ff begin : LABEL_1
    $signed(50);
    ;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [id_4 : id_11] id_32 = id_21;
  wire id_33;
  wire id_34;
endmodule
