<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PPCInstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PPCInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- PPCInstrInfo.h - PowerPC Instruction Information --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the PowerPC implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_POWERPC_PPCINSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   19</a></span><span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;PPCGenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"></span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/// PPCII - This namespace holds all of the PowerPC target-specific</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/// per-instruction flags.  These must match the corresponding definitions in</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/// PPC.td and PPCInstrFormats.td.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"></span><span class="keyword">namespace </span>PPCII {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>  <span class="comment">// PPC970 Instruction Flags.  These flags describe the characteristics of the</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>  <span class="comment">// PowerPC 970 (aka G5) dispatch groups and how they are formed out of</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  <span class="comment">// raw machine instructions.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"></span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">  /// PPC970_First - This instruction starts a new dispatch group, so it will</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">  /// always be the first one in the group.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda89de693ba41c59ed962f9571eb6f20b5">   35</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda89de693ba41c59ed962f9571eb6f20b5">PPC970_First</a> = 0x1,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"></span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">  /// PPC970_Single - This instruction starts a new dispatch group and</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">  /// terminates it, so it will be the sole instruction in the group.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffdacb11d47c910b37516bd9a4fb15c7de43">   39</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffdacb11d47c910b37516bd9a4fb15c7de43">PPC970_Single</a> = 0x2,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"></span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">  /// PPC970_Cracked - This instruction is cracked into two pieces, requiring</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">  /// two dispatch pipes to be available to issue.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda8b8512a8f2e954aeeb98c8f24eda1447">   43</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda8b8512a8f2e954aeeb98c8f24eda1447">PPC970_Cracked</a> = 0x4,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  /// PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">  /// an instruction is issued to.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">   47</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a> = 3,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda7cec875ed7c232b602c5433ef76e6e73">PPC970_Mask</a> = 0x07 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda7cec875ed7c232b602c5433ef76e6e73">   49</a></span>};</div>
<div class="foldopen" id="foldopen00050" data-start="{" data-end="};">
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">   50</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">PPC970_Unit</a> {<span class="comment"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">  /// These are the various PPC970 execution unit pipelines.  Each instruction</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">  /// is one of these.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">   53</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">PPC970_Pseudo</a> = 0 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Pseudo instruction</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">   54</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">PPC970_FXU</a>    = 1 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Fixed Point (aka Integer/ALU) Unit</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">   55</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">PPC970_LSU</a>    = 2 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Load Store Unit</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">   56</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">PPC970_FPU</a>    = 3 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Floating Point Unit</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">   57</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">PPC970_CRU</a>    = 4 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Control Register Unit</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">   58</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">PPC970_VALU</a>   = 5 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector ALU</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">PPC970_VPERM</a>  = 6 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>,   <span class="comment">// Vector Permute Unit</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">PPC970_BRU</a>    = 7 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">PPC970_Shift</a>    <span class="comment">// Branch Unit</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">   61</a></span>};</div>
</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">enum</span> {<span class="comment"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">  /// Shift count to bypass PPC970 flags</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095">   65</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> = 6,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"></span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /// This instruction is an X-Form memory operation.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9aabe404a41cd6c42173c719a7911563c5">   68</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9aabe404a41cd6c42173c719a7911563c5">XFormMemOp</a> = 0x1 &lt;&lt; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a>,<span class="comment"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">  /// This instruction is prefixed.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a57c485b93de14e13066ec4f32f99345d">   70</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a57c485b93de14e13066ec4f32f99345d">Prefixed</a> = 0x1 &lt;&lt; (<a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> + 1),<span class="comment"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">  /// This instruction produced a sign extended result.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4ff4fdb7188d27bc3d4968e5d675f0c4">   72</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4ff4fdb7188d27bc3d4968e5d675f0c4">SExt32To64</a> = 0x1 &lt;&lt; (<a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> + 2),<span class="comment"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">  /// This instruction produced a zero extended result.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a0d0051d873cb4b1b2ec86509b76c3cca">ZExt32To64</a> = 0x1 &lt;&lt; (<a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095">NewDef_Shift</a> + 3)</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a0d0051d873cb4b1b2ec86509b76c3cca">   75</a></span>};</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>} <span class="comment">// end namespace PPCII</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// Instructions that have an immediate form might be convertible to that</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">// form if the correct input is a result of a load immediate. In order to</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">// know whether the transformation is special, we might need to know some</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// of the details of the two forms.</span></div>
<div class="foldopen" id="foldopen00082" data-start="{" data-end="};">
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html">   82</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> {</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="comment">// Is the immediate field in the immediate form signed or unsigned?</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">   84</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">SignedImm</a> : 1;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="comment">// Does the immediate need to be a multiple of some value?</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">   86</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">ImmMustBeMultipleOf</a> : 5;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// Is R0/X0 treated specially by the original r+r instruction?</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// If so, in which operand?</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">   89</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">ZeroIsSpecialOrig</a> : 3;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="comment">// Is R0/X0 treated specially by the new r+i instruction?</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">// If so, in which operand?</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">   92</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">ZeroIsSpecialNew</a> : 3;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// Is the operation commutative?</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">   94</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">IsCommutative</a> : 1;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// The operand number to check for add-immediate def.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">   96</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">OpNoForForwarding</a> : 3;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// The operand number for the immediate.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">   98</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">ImmOpNo</a> : 3;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="comment">// The opcode of the new instruction.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">  100</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">ImmOpcode</a> : 16;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="comment">// The size of the immediate.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">  102</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">ImmWidth</a> : 5;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="comment">// The immediate should be truncated to N bits.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">  104</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">TruncateImmTo</a> : 5;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// Is the instruction summing the operand</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">  106</a></span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_variable" href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">IsSummingOperands</a> : 1;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>};</div>
</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// Information required to convert an instruction to just a materialized</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// immediate.</span></div>
<div class="foldopen" id="foldopen00111" data-start="{" data-end="};">
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html">  111</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> {</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">  112</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">Imm</a> : 16;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">  113</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">Is64Bit</a> : 1;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">  114</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">SetCR</a> : 1;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>};</div>
</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// Index into the OpcodesForSpill array.</span></div>
<div class="foldopen" id="foldopen00118" data-start="{" data-end="};">
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785c">  118</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785c">SpillOpcodeKey</a> {</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20">  119</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20">SOK_Int4Spill</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4">  120</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4">SOK_Int8Spill</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8">  121</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8">SOK_Float8Spill</a>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d">  122</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d">SOK_Float4Spill</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652">  123</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652">SOK_CRSpill</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc">  124</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc">SOK_CRBitSpill</a>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03">  125</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03">SOK_VRVectorSpill</a>,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294">  126</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294">SOK_VSXVectorSpill</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d">  127</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d">SOK_VectorFloat8Spill</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7">  128</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7">SOK_VectorFloat4Spill</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce">  129</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce">SOK_SpillToVSR</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9">  130</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9">SOK_PairedVecSpill</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02">  131</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02">SOK_AccumulatorSpill</a>,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069">  132</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069">SOK_UAccumulatorSpill</a>,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175">  133</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175">SOK_WAccumulatorSpill</a>,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616">  134</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616">SOK_SPESpill</a>,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f">  135</a></span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f">SOK_PairedG8Spill</a>,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">SOK_LastOpcodeSpill</a> <span class="comment">// This must be last on the enum.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">  137</a></span>};</div>
</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">// Define list of load and store spill opcodes.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ad0752610c1da72547dce07755ea5d883">  140</a></span><span class="preprocessor">#define NoInstr PPC::INSTRUCTION_LIST_END</span></div>
<div class="foldopen" id="foldopen00141" data-start="" data-end="">
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ad3af7dd392d3f1ac0334a0bd9bcee7b7">  141</a></span><span class="preprocessor">#define Pwr8LoadOpcodes                                                        \</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXVD2X, PPC::LXSDX, PPC::LXSSPX,    \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">        PPC::SPILLTOVSR_LD, NoInstr, NoInstr, NoInstr, NoInstr, PPC::EVLDD,    \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">        PPC::RESTORE_QUADWORD                                                  \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="foldopen" id="foldopen00149" data-start="" data-end="">
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ae8467b8c357083adfbd9b946f88d27f2">  149</a></span><span class="preprocessor">#define Pwr9LoadOpcodes                                                        \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64,                \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">        PPC::DFLOADf32, PPC::SPILLTOVSR_LD, NoInstr, NoInstr, NoInstr,         \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">        NoInstr, NoInstr, PPC::RESTORE_QUADWORD                                \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="foldopen" id="foldopen00157" data-start="" data-end="">
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a33f385e94cf27ae7f3d7b553ff9d1b23">  157</a></span><span class="preprocessor">#define Pwr10LoadOpcodes                                                       \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64,                \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">        PPC::DFLOADf32, PPC::SPILLTOVSR_LD, PPC::LXVP, PPC::RESTORE_ACC,       \</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">        PPC::RESTORE_UACC, NoInstr, NoInstr, PPC::RESTORE_QUADWORD             \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="foldopen" id="foldopen00165" data-start="" data-end="">
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a6f4bd0708e970617d62c73a6dcdb8fa6">  165</a></span><span class="preprocessor">#define FutureLoadOpcodes                                                      \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">    PPC::LWZ, PPC::LD, PPC::LFD, PPC::LFS, PPC::RESTORE_CR,                    \</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">        PPC::RESTORE_CRBIT, PPC::LVX, PPC::LXV, PPC::DFLOADf64,                \</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">        PPC::DFLOADf32, PPC::SPILLTOVSR_LD, PPC::LXVP, PPC::RESTORE_ACC,       \</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">        PPC::RESTORE_UACC, PPC::RESTORE_WACC, NoInstr, PPC::RESTORE_QUADWORD   \</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="foldopen" id="foldopen00173" data-start="" data-end="">
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#aeede7fb719ccff62a01eac19a67f1011">  173</a></span><span class="preprocessor">#define Pwr8StoreOpcodes                                                       \</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">        PPC::STVX, PPC::STXVD2X, PPC::STXSDX, PPC::STXSSPX,                    \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">        PPC::SPILLTOVSR_ST, NoInstr, NoInstr, NoInstr, NoInstr, PPC::EVSTDD,   \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">        PPC::SPILL_QUADWORD                                                    \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="foldopen" id="foldopen00181" data-start="" data-end="">
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#ae3fe4088c4201675b2271e4a0b9fb352">  181</a></span><span class="preprocessor">#define Pwr9StoreOpcodes                                                       \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">        PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32,                \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">        PPC::SPILLTOVSR_ST, NoInstr, NoInstr, NoInstr, NoInstr, NoInstr,       \</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">        PPC::SPILL_QUADWORD                                                    \</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="foldopen" id="foldopen00189" data-start="" data-end="">
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a87737f1fa6b89788b36aed50ca83104c">  189</a></span><span class="preprocessor">#define Pwr10StoreOpcodes                                                      \</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">        PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32,                \</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">        PPC::SPILLTOVSR_ST, PPC::STXVP, PPC::SPILL_ACC, PPC::SPILL_UACC,       \</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">        NoInstr, NoInstr, PPC::SPILL_QUADWORD                                  \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="foldopen" id="foldopen00197" data-start="" data-end="">
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#adf5e3fd5c7a6766a5ecffb1a6004032f">  197</a></span><span class="preprocessor">#define FutureStoreOpcodes                                                     \</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">    PPC::STW, PPC::STD, PPC::STFD, PPC::STFS, PPC::SPILL_CR, PPC::SPILL_CRBIT, \</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">        PPC::STVX, PPC::STXV, PPC::DFSTOREf64, PPC::DFSTOREf32,                \</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">        PPC::SPILLTOVSR_ST, PPC::STXVP, PPC::SPILL_ACC, PPC::SPILL_UACC,       \</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">        PPC::SPILL_WACC, NoInstr, PPC::SPILL_QUADWORD                          \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">// Initialize arrays for load and store spill opcodes on supported subtargets.</span></div>
<div class="foldopen" id="foldopen00206" data-start="" data-end="">
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a749eafd6d931bbd6e3ab69a33b6520f8">  206</a></span><span class="preprocessor">#define StoreOpcodesForSpill                                                   \</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">  { Pwr8StoreOpcodes, Pwr9StoreOpcodes, Pwr10StoreOpcodes, FutureStoreOpcodes }</span></div>
</div>
<div class="foldopen" id="foldopen00208" data-start="" data-end="">
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="PPCInstrInfo_8h.html#a32b4746eb68842a31e5a8673ed46434a">  208</a></span><span class="preprocessor">#define LoadOpcodesForSpill                                                    \</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">  { Pwr8LoadOpcodes, Pwr9LoadOpcodes, Pwr10LoadOpcodes, FutureLoadOpcodes }</span></div>
</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="keyword">class </span>PPCSubtarget;</div>
<div class="foldopen" id="foldopen00212" data-start="{" data-end="};">
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html">  212</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1PPCInstrInfo.html">PPCInstrInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a> {</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <a class="code hl_class" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> RI;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> StoreSpillOpcodesArray[4][<a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">SOK_LastOpcodeSpill</a>] =</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>      <a class="code hl_define" href="PPCInstrInfo_8h.html#a749eafd6d931bbd6e3ab69a33b6520f8">StoreOpcodesForSpill</a>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> LoadSpillOpcodesArray[4][<a class="code hl_enumvalue" href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">SOK_LastOpcodeSpill</a>] =</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      <a class="code hl_define" href="PPCInstrInfo_8h.html#a32b4746eb68842a31e5a8673ed46434a">LoadOpcodesForSpill</a>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="keywordtype">void</span> StoreRegToStackSlot(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>                           <span class="keywordtype">int</span> FrameIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="keywordtype">void</span> LoadRegFromStackSlot(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>                            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="comment">// Replace the instruction with single LI if possible. \p DefMI must be LI or</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="comment">// LI8.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordtype">bool</span> simplifyToLI(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                    <span class="keywordtype">unsigned</span> OpNoForForwarding, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KilledDef</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="comment">// If the inst is imm-form and its register operand is produced by a ADDI, put</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">// the imm into the inst directly and remove the ADDI if possible.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keywordtype">bool</span> transformToNewImmFormFedByAdd(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>                                     <span class="keywordtype">unsigned</span> OpNoForForwarding) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="comment">// If the inst is x-form and has imm-form and one of its operand is produced</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="comment">// by a LI, put the imm into the inst directly and remove the LI if possible.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordtype">bool</span> transformToImmFormFedByLI(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">III</a>,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                                 <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantOpNo</a>,</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                                 <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="comment">// If the inst is x-form and has imm-form and one of its operand is produced</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">// by an add-immediate, try to transform it when possible.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordtype">bool</span> transformToImmFormFedByAdd(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">III</a>,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>                                  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstantOpNo</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                                  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillDefMI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="comment">// Try to find that, if the instruction &#39;MI&#39; contains any operand that</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="comment">// could be forwarded from some inst that feeds it. If yes, return the</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="comment">// Def of that operand. And OpNoForForwarding is the operand index in</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="comment">// the &#39;MI&#39; for that &#39;Def&#39;. If we see another use of this Def between</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="comment">// the Def and the MI, SeenIntermediateUse becomes &#39;true&#39;.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *getForwardingDefMI(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                                   <span class="keywordtype">unsigned</span> &amp;OpNoForForwarding,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                                   <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SeenIntermediateUse</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="comment">// Can the user MI have it&#39;s source at index \p OpNoForForwarding</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="comment">// forwarded from an add-immediate that feeds it?</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordtype">bool</span> isUseMIElgibleForForwarding(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">III</a>,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                                   <span class="keywordtype">unsigned</span> OpNoForForwarding) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordtype">bool</span> isDefMIElgibleForForwarding(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                                   <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">III</a>,</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                                   <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmMO</a>,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                                   <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegMO</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="keywordtype">bool</span> isImmElgibleForForwarding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmMO</a>,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                                 <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">III</a>,</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                                 int64_t &amp;Imm,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                                 int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseImm</a> = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keywordtype">bool</span> isRegElgibleForForwarding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegMO</a>,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillDefMI</a>,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                                 <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsFwdFeederRegKilled</a>,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                                 <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SeenIntermediateUse</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keywordtype">unsigned</span> getSpillTarget() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;unsigned&gt;</a> getStoreOpcodesForSpillArray() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;unsigned&gt;</a> getLoadOpcodesForSpillArray() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordtype">unsigned</span> getSpillIndex(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  int16_t getFMAOpIdxInfo(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordtype">void</span> reassociateFMA(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DelInstrs</a>,</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>                      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordtype">bool</span> isLoadFromConstantPool(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  generateLoadForNewConst(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>                          <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *getConstantFromConstantPool(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">  /// Commutes the operands in the given instruction.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  /// Do not call this method for a non-commutable instruction or for</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">  /// For example, we can commute rlwimi instructions, but only if the</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">  /// rotate amt is zero.  We also have to munge the immediates a bit.</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">commuteInstructionImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMI</a>,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                                       <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIdx1</a>,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                                       <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpIdx2</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">PPCInstrInfo</a>(<a class="code hl_class" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;STI);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"></span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a4689e7af05ff1347bf7f4be83521a3ae">  311</a></span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1PPCRegisterInfo.html">PPCRegisterInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4689e7af05ff1347bf7f4be83521a3ae">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RI; }</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="foldopen" id="foldopen00313" data-start="{" data-end="}">
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">  313</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">isXFormMemOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9aabe404a41cd6c42173c719a7911563c5">PPCII::XFormMemOp</a>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  }</div>
</div>
<div class="foldopen" id="foldopen00316" data-start="{" data-end="}">
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">  316</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">isPrefixed</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a57c485b93de14e13066ec4f32f99345d">PPCII::Prefixed</a>;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  }</div>
</div>
<div class="foldopen" id="foldopen00319" data-start="{" data-end="}">
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">  319</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">isSExt32To64</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4ff4fdb7188d27bc3d4968e5d675f0c4">PPCII::SExt32To64</a>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  }</div>
</div>
<div class="foldopen" id="foldopen00322" data-start="{" data-end="}">
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">  322</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">isZExt32To64</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a0d0051d873cb4b1b2ec86509b76c3cca">PPCII::ZExt32To64</a>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  }</div>
</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"></span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">  /// Check if Opcode corresponds to a call instruction that should be marked</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">  /// with the NOTOC relocation.</span></div>
<div class="foldopen" id="foldopen00328" data-start="{" data-end="}">
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">  328</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">isNoTOCCallInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).isCall())</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown call opcode&quot;</span>);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <span class="keywordflow">case</span> PPC::BL8_NOTOC:</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <span class="keywordflow">case</span> PPC::BL8_NOTOC_TLS:</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    <span class="keywordflow">case</span> PPC::BL8_NOTOC_RM:</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="keywordflow">case</span> PPC::BL8:</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <span class="keywordflow">case</span> PPC::BL:</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="keywordflow">case</span> PPC::BL8_TLS:</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="keywordflow">case</span> PPC::BL_TLS:</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <span class="keywordflow">case</span> PPC::BLA8:</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="keywordflow">case</span> PPC::BLA:</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    <span class="keywordflow">case</span> PPC::BCCL:</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="keywordflow">case</span> PPC::BCCLA:</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keywordflow">case</span> PPC::BCL:</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    <span class="keywordflow">case</span> PPC::BCLn:</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="keywordflow">case</span> PPC::BL8_NOP:</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    <span class="keywordflow">case</span> PPC::BL_NOP:</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    <span class="keywordflow">case</span> PPC::BL8_NOP_TLS:</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="keywordflow">case</span> PPC::BLA8_NOP:</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keywordflow">case</span> PPC::BCTRL8:</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    <span class="keywordflow">case</span> PPC::BCTRL:</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    <span class="keywordflow">case</span> PPC::BCCCTRL8:</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>    <span class="keywordflow">case</span> PPC::BCCCTRL:</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="keywordflow">case</span> PPC::BCCTRL8:</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="keywordflow">case</span> PPC::BCCTRL:</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    <span class="keywordflow">case</span> PPC::BCCTRL8n:</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>    <span class="keywordflow">case</span> PPC::BCCTRLn:</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <span class="keywordflow">case</span> PPC::BL8_RM:</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">case</span> PPC::BLA8_RM:</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    <span class="keywordflow">case</span> PPC::BL8_NOP_RM:</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    <span class="keywordflow">case</span> PPC::BLA8_NOP_RM:</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <span class="keywordflow">case</span> PPC::BCTRL8_RM:</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="keywordflow">case</span> PPC::BCTRL8_LDinto_toc:</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <span class="keywordflow">case</span> PPC::BCTRL8_LDinto_toc_RM:</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    <span class="keywordflow">case</span> PPC::BL8_TLS_:</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    <span class="keywordflow">case</span> PPC::TCRETURNdi8:</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    <span class="keywordflow">case</span> PPC::TCRETURNai8:</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <span class="keywordflow">case</span> PPC::TCRETURNri8:</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="keywordflow">case</span> PPC::TAILBCTR8:</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keywordflow">case</span> PPC::TAILB8:</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="keywordflow">case</span> PPC::TAILBA8:</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="keywordflow">case</span> PPC::BCLalways:</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <span class="keywordflow">case</span> PPC::BLRL:</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <span class="keywordflow">case</span> PPC::BCCLRL:</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <span class="keywordflow">case</span> PPC::BCLRL:</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <span class="keywordflow">case</span> PPC::BCLRLn:</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keywordflow">case</span> PPC::BDZL:</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <span class="keywordflow">case</span> PPC::BDNZL:</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <span class="keywordflow">case</span> PPC::BDZLA:</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <span class="keywordflow">case</span> PPC::BDNZLA:</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="keywordflow">case</span> PPC::BDZLp:</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <span class="keywordflow">case</span> PPC::BDNZLp:</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="keywordflow">case</span> PPC::BDZLAp:</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <span class="keywordflow">case</span> PPC::BDNZLAp:</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <span class="keywordflow">case</span> PPC::BDZLm:</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <span class="keywordflow">case</span> PPC::BDNZLm:</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    <span class="keywordflow">case</span> PPC::BDZLAm:</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="keywordflow">case</span> PPC::BDNZLAm:</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    <span class="keywordflow">case</span> PPC::BDZLRL:</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    <span class="keywordflow">case</span> PPC::BDNZLRL:</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <span class="keywordflow">case</span> PPC::BDZLRLp:</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    <span class="keywordflow">case</span> PPC::BDNZLRLp:</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="keywordflow">case</span> PPC::BDZLRLm:</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <span class="keywordflow">case</span> PPC::BDNZLRLm:</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="keywordflow">case</span> PPC::BL_RM:</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordflow">case</span> PPC::BLA_RM:</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <span class="keywordflow">case</span> PPC::BL_NOP_RM:</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keywordflow">case</span> PPC::BCTRL_RM:</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <span class="keywordflow">case</span> PPC::TCRETURNdi:</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    <span class="keywordflow">case</span> PPC::TCRETURNai:</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <span class="keywordflow">case</span> PPC::TCRETURNri:</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    <span class="keywordflow">case</span> PPC::BCTRL_LWZinto_toc:</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <span class="keywordflow">case</span> PPC::BCTRL_LWZinto_toc_RM:</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    <span class="keywordflow">case</span> PPC::TAILBCTR:</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="keywordflow">case</span> PPC::TAILB:</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    <span class="keywordflow">case</span> PPC::TAILBA:</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>    }</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  }</div>
</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="foldopen" id="foldopen00419" data-start="{" data-end="}">
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">  419</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">isSameClassPhysRegCopy</a>(<span class="keywordtype">unsigned</span> Opcode) {</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpcodes</a>[] = {PPC::OR,        PPC::OR8,   PPC::FMR,</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>                              PPC::VOR,       PPC::XXLOR, PPC::XXLORf,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>                              PPC::XSCPSGNDP, PPC::MCRF,  PPC::CROR,</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>                              PPC::EVOR,      -1U};</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpcodes</a>[i] != -1U; i++)</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>      <span class="keywordflow">if</span> (Opcode == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopyOpcodes</a>[i])</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  }</div>
</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                        <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="foldopen" id="foldopen00445" data-start="{" data-end="}">
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">  445</a></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>                        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>                        <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="keywordflow">return</span> PPCGenInstrInfo::getOperandLatency(ItinData, DefNode, DefIdx,</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>                                              UseNode, UseIdx);</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  }</div>
</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="foldopen" id="foldopen00452" data-start="{" data-end="}">
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">  452</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                        <span class="keywordtype">unsigned</span> DefIdx)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <span class="comment">// Machine LICM should hoist all instructions in low-register-pressure</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="comment">// situations; none are sufficiently free to justify leaving in a loop</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>    <span class="comment">// body.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  }</div>
</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="foldopen" id="foldopen00461" data-start="{" data-end="}">
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">  461</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">useMachineCombiner</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  }</div>
</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"></span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">  /// the instructions that could replace the original code sequence</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4">genAlternativeCodeSequence</a>(</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code hl_class" href="classllvm_1_1Pattern.html">Pattern</a>,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>,</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DelInstrs</a>,</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"></span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">  /// Return true when there is potentially a faster code sequence for a fma</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">  /// chain ending in \p Root. All potential patterns are output in the \p</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">  /// P array.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a50c42e50d84476f314b12fc325f97cdf">getFMAPatterns</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>                      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>                      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DoRegPressureReduce</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"></span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">  /// for an instruction chain ending in &lt;Root&gt;. All potential patterns are</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">  /// output in the &lt;Pattern&gt; array.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622">getMachineCombinerPatterns</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>                                  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>                                  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DoRegPressureReduce</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"></span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">  /// On PowerPC, we leverage machine combiner pass to reduce register pressure</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">  /// when the register pressure is high for one BB.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">  /// Return true if register pressure for \p MBB is high and ABI is supported</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">  /// to reduce register pressure. Otherwise return false.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#acba682e84de176f762ddc4d774819cae">shouldReduceRegisterPressure</a>(</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *RegClassInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"></span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">  /// Fixup the placeholders we put in genAlternativeCodeSequence() for</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">  /// MachineCombiner.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"></span>  <span class="keywordtype">void</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8ba4f8b2e477a32a27b66aa99566eef9">finalizeInsInstrs</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &amp;<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ab8d93b0ff1b64f553c4e86fdebacff56">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>                                   <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Invert</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"></span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">  /// On PowerPC, we try to reassociate FMA chain which will increase</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">  /// instruction size. Set extension resource length limit to 1 for edge case.</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">  /// Resource Length is calculated by scaled resource usage in getCycles().</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">  /// Because of the division in getCycles(), it returns different cycles due to</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">  /// legacy scaled resource usage. So new resource length may be same with</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">  /// legacy or 1 bigger than legacy.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">  /// We need to execlude the 1 bigger case even the resource length is not</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">  /// perserved for more FMA chain reassociations on PowerPC.</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">  512</a></span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">getExtendResourceLenLimit</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 1; }</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">setSpecialOperandAttr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldMI1</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OldMI2</a>,</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>                             <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMI1</a>,</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>                             <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMI2</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="comment">// PowerPC specific version of setSpecialOperandAttr that copies Flags to MI</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <span class="comment">// and clears nuw, nsw, and exact flags.</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">setSpecialOperandAttr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classuint16__t.html">uint16_t</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ab666db2c9fa0785e9298602f26d609f6">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>                             <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;DstReg,</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>                             <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>                               <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a0f34e95d290dc051294ec47023d90ca7">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>                              <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcOpIdx1</a>,</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                             <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcOpIdx2</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">insertNoop</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="comment">// Branch analysis.</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>                     <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowModify</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                        <span class="keywordtype">int</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesRemoved</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>                        <span class="keywordtype">int</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BytesAdded</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <span class="comment">// Select analysis.</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8d257d0fa9886eeb4ee7c842294d4449">canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>                       <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;,</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>                       <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#af14abbf5d3082cd072fe85f6f5fe2eea">insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TrueReg</a>,</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>                    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FalseReg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code hl_class" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>                   <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4b960847db9b452e5be6bbc411fbb8f2">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <span class="comment">// Emits a register spill without updating the register class for vector</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  <span class="comment">// registers. This ensures that when we spill a vector register the</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="comment">// element order in the register is the same as it was in memory.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a97de15cd29255b90b2ce510e967340bf">storeRegToStackSlotNoUpd</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>                                <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>                                <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abb74390d58054b92bc0a5373d7cfc61f">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>                            <span class="keywordtype">int</span> FrameIndex, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="comment">// Emits a register reload without updating the register class for vector</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <span class="comment">// registers. This ensures that when we reload a vector register the</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>  <span class="comment">// element order in the register is the same as it was in memory.</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4f5aa6feffe52b80166f0d252cf354cb">loadRegFromStackSlotNoUpd</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>                                 <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>                                 <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a51043d2a1b0696b32dbf2430676658c6">getStoreOpcodeForSpill</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a51f8adee69da15bfd10d880d79d8fbec">getLoadOpcodeForSpill</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code hl_variable" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a5ec71405ff522bfe6e20245ede6aaa91">FoldImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                     <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a16eb84143cfa149db94e8b4b4b2a8629">onlyFoldImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>                         <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="comment">// If conversion by predication (only supported by some branch instructions).</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="comment">// All of the profitability checks always return true; it is always</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  <span class="comment">// profitable to use the predicated branches.</span></div>
<div class="foldopen" id="foldopen00610" data-start="{" data-end="}">
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">  610</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>                          <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumCycles</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraPredCycles</a>,</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>                          <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Probability</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  }</div>
</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TMBB</a>,</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumT</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraT</a>,</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                           <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FMBB</a>,</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumF</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtraF</a>,</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>                           <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Probability</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="foldopen" id="foldopen00622" data-start="{" data-end="}">
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">  622</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">isProfitableToDupForIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumCycles</a>,</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>                                 <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Probability</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  }</div>
</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="foldopen" id="foldopen00627" data-start="{" data-end="}">
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">  627</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">isProfitableToUnpredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TMBB</a>,</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                                 <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FMBB</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  }</div>
</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <span class="comment">// Predication support.</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">isPredicated</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a082a8593849ab4e2d9d2b0019de167c3">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">PredicateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">SubsumesPredicate</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Pred1</a>,</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Pred2</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aedcc57df983cf17bab675fab4233ac7d">ClobbersPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt;MachineOperand&gt; &amp;Pred,</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>                         <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SkipDead</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">// Comparison optimization.</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#abb7303094f9b99f0ca06a9eb606dcb26">analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>                      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, int64_t &amp;Mask,</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>                      int64_t &amp;<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a8118d9f62c345028220579c9d1ca4061">optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpInstr</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcReg2</a>, int64_t Mask, int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"></span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">  /// Return true if get the base operand, byte offset of an instruction and</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">  /// the memory width. Width is the size of memory that is being</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">  /// loaded/stored (e.g. 1, 2, 4, 8).</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">getMemOperandWithOffsetWidth</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>,</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOp</a>,</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>                                    int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aeae69b1baee541f55a44aaf2804dc007">optimizeCmpPostRA</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"></span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">  /// Get the base operand and byte offset of an instruction that reads/writes</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">  /// memory.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a0d205be357ca598799bdbca4fe40cc70">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LdSt</a>,</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps, int64_t &amp;<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>      <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetIsScalable</a>, <span class="keywordtype">unsigned</span> &amp;Width,</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"></span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">  /// Returns true if the two given memory operations should be scheduled</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">  /// adjacent.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4d4ad131135377f00881005a7a0163ba">shouldClusterMemOps</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;const MachineOperand *&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOps1</a>,</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;const MachineOperand *&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BaseOps2</a>,</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>                           <span class="keywordtype">unsigned</span> NumLoads, <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"></span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">  /// Return true if two MIs access different memory addresses and false</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">  /// otherwise</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIa</a>,</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIb</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"></span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">  /// GetInstSize - Return the number of bytes of code the specified</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">  /// instruction may be.  This returns the maximum number of bytes.</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a2f3dc5cc960be4f46fdfc635895535a5">getNop</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="comment">// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">expandVSXMemPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="comment">// Lower pseudo instructions after register allocation.</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="foldopen" id="foldopen00711" data-start="{" data-end="}">
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">  711</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <span class="keywordflow">return</span> Reg &gt;= PPC::VF0 &amp;&amp; Reg &lt;= PPC::VF31;</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  }</div>
</div>
<div class="foldopen" id="foldopen00714" data-start="{" data-end="}">
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">  714</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(<span class="keywordtype">unsigned</span> Reg) {</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="keywordflow">return</span> Reg &gt;= PPC::V0 &amp;&amp; Reg &lt;= PPC::V31;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  }</div>
</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">updatedRC</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">getRecordFormOpcode</a>(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">isTOCSaveMI</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  std::pair&lt;bool, bool&gt;</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BinOpDepth</a>,</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <span class="comment">// Return true if the register is sign-extended from 32 to 64 bits.</span></div>
<div class="foldopen" id="foldopen00727" data-start="{" data-end="}">
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">  727</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">isSignExtended</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a>(Reg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>).first;</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  }</div>
</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="comment">// Return true if the register is zero-extended from 32 to 64 bits.</span></div>
<div class="foldopen" id="foldopen00733" data-start="{" data-end="}">
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">  733</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">isZeroExtended</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">isSignOrZeroExtended</a>(Reg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>).second;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  }</div>
</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">convertToImmediateForm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">KilledDef</a> = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">foldFrameOffset</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a0e3a31dc0490f96016dc6f83eb363213">combineRLWINM</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ToErase</a> = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">isADDIInstrEligibleForFolding</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ADDIMI</a>, int64_t &amp;Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">isADDInstrEligibleForFolding</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ADDMI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">isImmInstrEligibleForFolding</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;BaseReg,</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                                    <span class="keywordtype">unsigned</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">XFormOpcode</a>,</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                                    int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetOfImmInstr</a>,</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>                                    <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">III</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">isValidToBeChangedReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ADDMI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>,</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>                             <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ADDIMI</a>, int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetAddi</a>,</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>                             int64_t OffsetImm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"></span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">  /// Fixup killed/dead flag for register \p RegNo between instructions [\p</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">  /// StartMI, \p EndMI]. Some pre-RA or post-RA transformations may violate</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">  /// register killed/dead flags semantics, this function can be called to fix</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">  /// up. Before calling this function,</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">  /// 1. Ensure that \p RegNo liveness is killed after instruction \p EndMI.</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">  /// 2. Ensure that there is no new definition between (\p StartMI, \p EndMI)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">  ///    and possible definition for \p RegNo is \p StartMI or \p EndMI. For</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">  ///    pre-RA cases, definition may be \p StartMI through COPY, \p StartMI</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">  ///    will be adjust to true definition.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">  /// 3. We can do accurate fixup for the case when all instructions between</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">  ///    [\p StartMI, \p EndMI] are in same basic block.</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">  /// 4. For the case when \p StartMI and \p EndMI are not in same basic block,</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">  ///    we conservatively clear kill flag for all uses of \p RegNo for pre-RA</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">  ///    and for post-RA, we give an assertion as without reaching definition</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">  ///    analysis post-RA, \p StartMI and \p EndMI are hard to keep right.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a360d9458a82cc4a80442ad84450945e1">fixupIsDeadOrKill</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">StartMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EndMI</a>,</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>                         <span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">replaceInstrWithLI</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1LoadImmediateInfo.html">LoadImmediateInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LII</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">replaceInstrOperandWithImm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>,</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>                                  int64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">instrHasImmForm</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVFReg</a>, <a class="code hl_struct" href="structllvm_1_1ImmInstrInfo.html">ImmInstrInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">III</a>,</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                       <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PostRA</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <span class="comment">// In PostRA phase, try to find instruction defines \p Reg before \p MI.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <span class="comment">// \p SeenIntermediate is set to true if uses between DefMI and \p MI exist.</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">getDefMIPostRA</a>(<span class="keywordtype">unsigned</span> Reg, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>                               <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SeenIntermediateUse</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="comment">// Materialize immediate after RA.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a844ba3afb5257d4a9f567d42c54c95cb">materializeImmPostRA</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>,</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>                            int64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"></span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">  /// getRegNumForOperand - some operands use different numbering schemes</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">  /// for the same registers. For example, a VSX instruction may have any of</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">  /// vs0-vs63 allocated whereas an Altivec instruction could only have</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">  /// vs32-vs63 allocated (numbered as v0-v31). This function returns the actual</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">  /// register number needed for the opcode/operand number combination.</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">  /// The operand number argument will be useful when we need to extend this</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">  /// to instructions that use both Altivec and VSX numbering (for different</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">  /// operands).</span></div>
<div class="foldopen" id="foldopen00795" data-start="{" data-end="}">
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">  795</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">getRegNumForOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>                                      <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>) {</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    int16_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">regClass</a> = Desc.<a class="code hl_function" href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a>()[<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpNo</a>].RegClass;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>    <span class="keywordflow">switch</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">regClass</a>) {</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>      <span class="comment">// We store F0-F31, VF0-VF31 in MCOperand and it should be F0-F31,</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>      <span class="keywordflow">case</span> PPC::VSSRCRegClassID:</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>      <span class="keywordflow">case</span> PPC::VSFRCRegClassID:</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">isVFRegister</a>(Reg))</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>          <span class="keywordflow">return</span> PPC::VSX32 + (Reg - PPC::VF0);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>      <span class="comment">// We store VSL0-VSL31, V0-V31 in MCOperand and it should be VSL0-VSL31,</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>      <span class="comment">// VSX32-VSX63 during encoding/disassembling</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>      <span class="keywordflow">case</span> PPC::VSRCRegClassID:</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>        <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">isVRRegister</a>(Reg))</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>          <span class="keywordflow">return</span> PPC::VSX32 + (Reg - PPC::V0);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>      <span class="comment">// Other RegClass doesn&#39;t need mapping</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>    }</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  }</div>
</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"></span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">  /// Check \p Opcode is BDNZ (Decrement CTR and branch if it is still nonzero).</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">isBDNZ</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"></span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">  /// Find the hardware loop instruction used to set-up the specified loop.</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">  /// On PPC, we have two instructions used to set-up the hardware loop</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">  /// (MTCTRloop, MTCTR8loop) with corresponding endloop (BDNZ, BDNZ8)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">  /// instructions to indicate the end of a loop.</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">findLoopInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PreHeader</a>,</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>                <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallPtrSet&lt;MachineBasicBlock *, 8&gt;</a> &amp;Visited) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"></span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">  /// Analyze loop L, which must be a single-basic-block loop, and if the</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">  /// conditions can be understood enough produce a PipelinerLoopInfo object.</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"></span>  std::unique_ptr&lt;TargetInstrInfo::PipelinerLoopInfo&gt;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <a class="code hl_function" href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">analyzeLoopForPipelining</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>};</div>
</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>}</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">AArch64ExpandPseudoInsts.cpp:107</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">AArch64ExpandPseudoInsts.cpp:108</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition</b> <a href="DeadArgumentElimination_8cpp_source.html#l00347">DeadArgumentElimination.cpp:347</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01627">MachineSink.cpp:1627</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aPPCInstrInfo_8h_html_a32b4746eb68842a31e5a8673ed46434a"><div class="ttname"><a href="PPCInstrInfo_8h.html#a32b4746eb68842a31e5a8673ed46434a">LoadOpcodesForSpill</a></div><div class="ttdeci">#define LoadOpcodesForSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00208">PPCInstrInfo.h:208</a></div></div>
<div class="ttc" id="aPPCInstrInfo_8h_html_a749eafd6d931bbd6e3ab69a33b6520f8"><div class="ttname"><a href="PPCInstrInfo_8h.html#a749eafd6d931bbd6e3ab69a33b6520f8">StoreOpcodesForSpill</a></div><div class="ttdeci">#define StoreOpcodesForSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00206">PPCInstrInfo.h:206</a></div></div>
<div class="ttc" id="aPPCRegisterInfo_8h_html"><div class="ttname"><a href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassPPCGenInstrInfo_html"><div class="ttname"><a href="classPPCGenInstrInfo.html">PPCGenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrItineraries_8h_source.html#l00109">MCInstrItineraries.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html_a0f4e09a761d45bf0914f26d4c149ddeb"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0f4e09a761d45bf0914f26d4c149ddeb">llvm::MCInstrDesc::operands</a></div><div class="ttdeci">ArrayRef&lt; MCOperandInfo &gt; operands() const</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00244">MCInstrDesc.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html">llvm::PPCInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00212">PPCInstrInfo.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a082a8593849ab4e2d9d2b0019de167c3"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a082a8593849ab4e2d9d2b0019de167c3">llvm::PPCInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02175">PPCInstrInfo.cpp:2175</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0d205be357ca598799bdbca4fe40cc70"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0d205be357ca598799bdbca4fe40cc70">llvm::PPCInstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Get the base operand and byte offset of an instruction that reads/writes memory.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02850">PPCInstrInfo.cpp:2850</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0ddc379f7789e44a2138fa08e92bfe92"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0ddc379f7789e44a2138fa08e92bfe92">llvm::PPCInstrInfo::PPCInstrInfo</a></div><div class="ttdeci">PPCInstrInfo(PPCSubtarget &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00092">PPCInstrInfo.cpp:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0e3a31dc0490f96016dc6f83eb363213"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0e3a31dc0490f96016dc6f83eb363213">llvm::PPCInstrInfo::combineRLWINM</a></div><div class="ttdeci">bool combineRLWINM(MachineInstr &amp;MI, MachineInstr **ToErase=nullptr) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03850">PPCInstrInfo.cpp:3850</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a0f34e95d290dc051294ec47023d90ca7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a0f34e95d290dc051294ec47023d90ca7">llvm::PPCInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01087">PPCInstrInfo.cpp:1087</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a111dcd9b1325e89d9724d5481ddcd1a9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a111dcd9b1325e89d9724d5481ddcd1a9">llvm::PPCInstrInfo::updatedRC</a></div><div class="ttdeci">const TargetRegisterClass * updatedRC(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05222">PPCInstrInfo.cpp:5222</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a142a35a3df3a734306ff0a9d751c76bd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a142a35a3df3a734306ff0a9d751c76bd">llvm::PPCInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02164">PPCInstrInfo.cpp:2164</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1517c8d905b7053ac5bdb9582cf49c03"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1517c8d905b7053ac5bdb9582cf49c03">llvm::PPCInstrInfo::expandVSXMemPseudo</a></div><div class="ttdeci">bool expandVSXMemPseudo(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03023">PPCInstrInfo.cpp:3023</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a16eb84143cfa149db94e8b4b4b2a8629"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a16eb84143cfa149db94e8b4b4b2a8629">llvm::PPCInstrInfo::onlyFoldImmediate</a></div><div class="ttdeci">bool onlyFoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02063">PPCInstrInfo.cpp:2063</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1ad9d77362b83674dd372fa84a088cbc"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1ad9d77362b83674dd372fa84a088cbc">llvm::PPCInstrInfo::isVRRegister</a></div><div class="ttdeci">static bool isVRRegister(unsigned Reg)</div><div class="ttdef"><b>Definition</b> <a href="#l00714">PPCInstrInfo.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1d1957071616cdb2d686551e51a5336a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1d1957071616cdb2d686551e51a5336a">llvm::PPCInstrInfo::getExtendResourceLenLimit</a></div><div class="ttdeci">int getExtendResourceLenLimit() const override</div><div class="ttdoc">On PowerPC, we try to reassociate FMA chain which will increase instruction size.</div><div class="ttdef"><b>Definition</b> <a href="#l00512">PPCInstrInfo.h:512</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a1e3341c8d3c4f7b14e456fa4dfc4445f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a1e3341c8d3c4f7b14e456fa4dfc4445f">llvm::PPCInstrInfo::isPrefixed</a></div><div class="ttdeci">bool isPrefixed(unsigned Opcode) const</div><div class="ttdef"><b>Definition</b> <a href="#l00316">PPCInstrInfo.h:316</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a2f3dc5cc960be4f46fdfc635895535a5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a2f3dc5cc960be4f46fdfc635895535a5">llvm::PPCInstrInfo::getNop</a></div><div class="ttdeci">MCInst getNop() const override</div><div class="ttdoc">Return the noop instruction to use for a noop.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01259">PPCInstrInfo.cpp:1259</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a31fef05bbdd37ce0a7cf6ee85a6b5a9c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a31fef05bbdd37ce0a7cf6ee85a6b5a9c">llvm::PPCInstrInfo::getRecordFormOpcode</a></div><div class="ttdeci">static int getRecordFormOpcode(unsigned Opcode)</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05228">PPCInstrInfo.cpp:5228</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a3292a10fddf8b776e21e2b2a39ed0622"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3292a10fddf8b776e21e2b2a39ed0622">llvm::PPCInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P, bool DoRegPressureReduce) const override</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00761">PPCInstrInfo.cpp:761</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a360d9458a82cc4a80442ad84450945e1"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a360d9458a82cc4a80442ad84450945e1">llvm::PPCInstrInfo::fixupIsDeadOrKill</a></div><div class="ttdeci">void fixupIsDeadOrKill(MachineInstr *StartMI, MachineInstr *EndMI, unsigned RegNo) const</div><div class="ttdoc">Fixup killed/dead flag for register RegNo between instructions [StartMI, EndMI].</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03470">PPCInstrInfo.cpp:3470</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a3ea2369e6bcfa35889cf566047e3ca3f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a3ea2369e6bcfa35889cf566047e3ca3f">llvm::PPCInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01139">PPCInstrInfo.cpp:1139</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a463b524077a8bf49aff4cdcdb0a5b107"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a463b524077a8bf49aff4cdcdb0a5b107">llvm::PPCInstrInfo::isXFormMemOp</a></div><div class="ttdeci">bool isXFormMemOp(unsigned Opcode) const</div><div class="ttdef"><b>Definition</b> <a href="#l00313">PPCInstrInfo.h:313</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4689e7af05ff1347bf7f4be83521a3ae"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4689e7af05ff1347bf7f4be83521a3ae">llvm::PPCInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const PPCRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - TargetInstrInfo is a superset of MRegister info.</div><div class="ttdef"><b>Definition</b> <a href="#l00311">PPCInstrInfo.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4a925741128762aa8606a501ed9dad40"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4a925741128762aa8606a501ed9dad40">llvm::PPCInstrInfo::isVFRegister</a></div><div class="ttdeci">static bool isVFRegister(unsigned Reg)</div><div class="ttdef"><b>Definition</b> <a href="#l00711">PPCInstrInfo.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4b960847db9b452e5be6bbc411fbb8f2"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4b960847db9b452e5be6bbc411fbb8f2">llvm::PPCInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01973">PPCInstrInfo.cpp:1973</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4d4ad131135377f00881005a7a0163ba"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4d4ad131135377f00881005a7a0163ba">llvm::PPCInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, unsigned NumLoads, unsigned NumBytes) const override</div><div class="ttdoc">Returns true if the two given memory operations should be scheduled adjacent.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02901">PPCInstrInfo.cpp:2901</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a4f5aa6feffe52b80166f0d252cf354cb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a4f5aa6feffe52b80166f0d252cf354cb">llvm::PPCInstrInfo::loadRegFromStackSlotNoUpd</a></div><div class="ttdeci">void loadRegFromStackSlotNoUpd(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02006">PPCInstrInfo.cpp:2006</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a50c42e50d84476f314b12fc325f97cdf"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a50c42e50d84476f314b12fc325f97cdf">llvm::PPCInstrInfo::getFMAPatterns</a></div><div class="ttdeci">bool getFMAPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;P, bool DoRegPressureReduce) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for a fma chain ending in Root.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00372">PPCInstrInfo.cpp:372</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a51043d2a1b0696b32dbf2430676658c6"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a51043d2a1b0696b32dbf2430676658c6">llvm::PPCInstrInfo::getStoreOpcodeForSpill</a></div><div class="ttdeci">unsigned getStoreOpcodeForSpill(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01920">PPCInstrInfo.cpp:1920</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a51f8adee69da15bfd10d880d79d8fbec"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a51f8adee69da15bfd10d880d79d8fbec">llvm::PPCInstrInfo::getLoadOpcodeForSpill</a></div><div class="ttdeci">unsigned getLoadOpcodeForSpill(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01926">PPCInstrInfo.cpp:1926</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a5ccaef728fa7584f286ab605174a0b0b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5ccaef728fa7584f286ab605174a0b0b">llvm::PPCInstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const override</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00223">PPCInstrInfo.cpp:223</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a5d0eb474ed80ff47a9838b71df8cf1f4"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5d0eb474ed80ff47a9838b71df8cf1f4">llvm::PPCInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01071">PPCInstrInfo.cpp:1071</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a5ec71405ff522bfe6e20245ede6aaa91"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a5ec71405ff522bfe6e20245ede6aaa91">llvm::PPCInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02134">PPCInstrInfo.cpp:2134</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a62e484f70a2007cfe30d42db868f84ab"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a62e484f70a2007cfe30d42db868f84ab">llvm::PPCInstrInfo::isTOCSaveMI</a></div><div class="ttdeci">bool isTOCSaveMI(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05341">PPCInstrInfo.cpp:5341</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a63d1433613d2b51a9c6389a63ccd2cce"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a63d1433613d2b51a9c6389a63ccd2cce">llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer to use for this target when ...</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00118">PPCInstrInfo.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6526c2922e2d306e7d0ab7c584f9781c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6526c2922e2d306e7d0ab7c584f9781c">llvm::PPCInstrInfo::isSExt32To64</a></div><div class="ttdeci">bool isSExt32To64(unsigned Opcode) const</div><div class="ttdef"><b>Definition</b> <a href="#l00319">PPCInstrInfo.h:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a66df27d1558e144f63148f347b79392f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a66df27d1558e144f63148f347b79392f">llvm::PPCInstrInfo::convertToImmediateForm</a></div><div class="ttdeci">bool convertToImmediateForm(MachineInstr &amp;MI, MachineInstr **KilledDef=nullptr) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03798">PPCInstrInfo.cpp:3798</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a6bc6b3ade5432bb6d51e0039c8482445"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a6bc6b3ade5432bb6d51e0039c8482445">llvm::PPCInstrInfo::isBDNZ</a></div><div class="ttdeci">bool isBDNZ(unsigned Opcode) const</div><div class="ttdoc">Check Opcode is BDNZ (Decrement CTR and branch if it is still nonzero).</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05531">PPCInstrInfo.cpp:5531</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a71d26c25426803c700863bc98bc1d4fd"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a71d26c25426803c700863bc98bc1d4fd">llvm::PPCInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02049">PPCInstrInfo.cpp:2050</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7640b7b696150d562dad41bf6dfd8d02"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7640b7b696150d562dad41bf6dfd8d02">llvm::PPCInstrInfo::isZeroExtended</a></div><div class="ttdeci">bool isZeroExtended(const unsigned Reg, const MachineRegisterInfo *MRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l00733">PPCInstrInfo.h:733</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a76f800670cc87a59e8df8f90f74ffc02"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a76f800670cc87a59e8df8f90f74ffc02">llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02978">PPCInstrInfo.cpp:2978</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a78b9ad4b9b246aab32ff14d856f5769a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a78b9ad4b9b246aab32ff14d856f5769a">llvm::PPCInstrInfo::isSignOrZeroExtended</a></div><div class="ttdeci">std::pair&lt; bool, bool &gt; isSignOrZeroExtended(const unsigned Reg, const unsigned BinOpDepth, const MachineRegisterInfo *MRI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05363">PPCInstrInfo.cpp:5363</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7941fd2c7d339dfe155c4327fd95fab0"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7941fd2c7d339dfe155c4327fd95fab0">llvm::PPCInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03089">PPCInstrInfo.cpp:3089</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7a39ff16bf039402969f41f53763d905"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7a39ff16bf039402969f41f53763d905">llvm::PPCInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00610">PPCInstrInfo.h:610</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7c1001c415a0435743c316d7b941f56f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7c1001c415a0435743c316d7b941f56f">llvm::PPCInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01239">PPCInstrInfo.cpp:1239</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a7d841f6c4d4a0042484feff56fd25857"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a7d841f6c4d4a0042484feff56fd25857">llvm::PPCInstrInfo::getMemOperandWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandWithOffsetWidth(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return true if get the base operand, byte offset of an instruction and the memory width.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05640">PPCInstrInfo.cpp:5640</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a809bcfaa5a36e8e145a700b3e0e21926"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a809bcfaa5a36e8e145a700b3e0e21926">llvm::PPCInstrInfo::isValidToBeChangedReg</a></div><div class="ttdeci">bool isValidToBeChangedReg(MachineInstr *ADDMI, unsigned Index, MachineInstr *&amp;ADDIMI, int64_t &amp;OffsetAddi, int64_t OffsetImm) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03753">PPCInstrInfo.cpp:3753</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8118d9f62c345028220579c9d1ca4061"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8118d9f62c345028220579c9d1ca4061">llvm::PPCInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t Mask, int64_t Value, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02386">PPCInstrInfo.cpp:2386</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a830ea3a66d17dde796c0623587a8d701"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a830ea3a66d17dde796c0623587a8d701">llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02984">PPCInstrInfo.cpp:2984</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a844ba3afb5257d4a9f567d42c54c95cb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a844ba3afb5257d4a9f567d42c54c95cb">llvm::PPCInstrInfo::materializeImmPostRA</a></div><div class="ttdeci">void materializeImmPostRA(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, Register Reg, int64_t Imm) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03323">PPCInstrInfo.cpp:3323</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a849ceee707ad46510fd6a651de065478"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a849ceee707ad46510fd6a651de065478">llvm::PPCInstrInfo::isADDInstrEligibleForFolding</a></div><div class="ttdeci">bool isADDInstrEligibleForFolding(MachineInstr &amp;ADDMI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03703">PPCInstrInfo.cpp:3703</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a85b747171da3a092e7f5efcf8d7dd15c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a85b747171da3a092e7f5efcf8d7dd15c">llvm::PPCInstrInfo::isZExt32To64</a></div><div class="ttdeci">bool isZExt32To64(unsigned Opcode) const</div><div class="ttdef"><b>Definition</b> <a href="#l00322">PPCInstrInfo.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a878d28bcb9d1575d5f5e56c5b1bcf064"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a878d28bcb9d1575d5f5e56c5b1bcf064">llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdoc">Return true if two MIs access different memory addresses and false otherwise.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05663">PPCInstrInfo.cpp:5663</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a87b39c65c6a9fd9acdc3cd6ea03ed323"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a87b39c65c6a9fd9acdc3cd6ea03ed323">llvm::PPCInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02290">PPCInstrInfo.cpp:2290</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8abe69762bb82834b786c78b35015734"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8abe69762bb82834b786c78b35015734">llvm::PPCInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const override</div><div class="ttdoc">CreateTargetHazardRecognizer - Return the hazard recognizer to use for this target when scheduling th...</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00101">PPCInstrInfo.cpp:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8ba4f8b2e477a32a27b66aa99566eef9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8ba4f8b2e477a32a27b66aa99566eef9">llvm::PPCInstrInfo::finalizeInsInstrs</a></div><div class="ttdeci">void finalizeInsInstrs(MachineInstr &amp;Root, MachineCombinerPattern &amp;P, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs) const override</div><div class="ttdoc">Fixup the placeholders we put in genAlternativeCodeSequence() for MachineCombiner.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00547">PPCInstrInfo.cpp:547</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8cec51f86ff45d3fa0b21d714dcb1970"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8cec51f86ff45d3fa0b21d714dcb1970">llvm::PPCInstrInfo::isSameClassPhysRegCopy</a></div><div class="ttdeci">static bool isSameClassPhysRegCopy(unsigned Opcode)</div><div class="ttdef"><b>Definition</b> <a href="#l00419">PPCInstrInfo.h:419</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a8d257d0fa9886eeb4ee7c842294d4449"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a8d257d0fa9886eeb4ee7c842294d4449">llvm::PPCInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01528">PPCInstrInfo.cpp:1528</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a919a65c38470ee5665afa859cda18025"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a919a65c38470ee5665afa859cda18025">llvm::PPCInstrInfo::isADDIInstrEligibleForFolding</a></div><div class="ttdeci">bool isADDIInstrEligibleForFolding(MachineInstr &amp;ADDIMI, int64_t &amp;Imm) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03686">PPCInstrInfo.cpp:3686</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a950ab81bc77e4b2b21183e92a7d44e4a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a950ab81bc77e4b2b21183e92a7d44e4a">llvm::PPCInstrInfo::useMachineCombiner</a></div><div class="ttdeci">bool useMachineCombiner() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00461">PPCInstrInfo.h:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a97de15cd29255b90b2ce510e967340bf"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a97de15cd29255b90b2ce510e967340bf">llvm::PPCInstrInfo::storeRegToStackSlotNoUpd</a></div><div class="ttdeci">void storeRegToStackSlotNoUpd(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01953">PPCInstrInfo.cpp:1953</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9eb43774a0046a364f5c45f94576bc43"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9eb43774a0046a364f5c45f94576bc43">llvm::PPCInstrInfo::foldFrameOffset</a></div><div class="ttdeci">bool foldFrameOffset(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03589">PPCInstrInfo.cpp:3589</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9f02408db99c8acb18352d7398561be4"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9f02408db99c8acb18352d7398561be4">llvm::PPCInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00776">PPCInstrInfo.cpp:776</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_a9f6bd20f6d3bb4bb60d84472550ab6e5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#a9f6bd20f6d3bb4bb60d84472550ab6e5">llvm::PPCInstrInfo::findLoopInstr</a></div><div class="ttdeci">MachineInstr * findLoopInstr(MachineBasicBlock &amp;PreHeader, SmallPtrSet&lt; MachineBasicBlock *, 8 &gt; &amp;Visited) const</div><div class="ttdoc">Find the hardware loop instruction used to set-up the specified loop.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05625">PPCInstrInfo.cpp:5625</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aa311c9795e28799c06e59252e767c155"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa311c9795e28799c06e59252e767c155">llvm::PPCInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01443">PPCInstrInfo.cpp:1443</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aa88dfb98a274ef5f8da3ce147c8c45eb"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aa88dfb98a274ef5f8da3ce147c8c45eb">llvm::PPCInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00138">PPCInstrInfo.cpp:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab4f21416bf92bf6e1d1a2bb14c45f67b"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab4f21416bf92bf6e1d1a2bb14c45f67b">llvm::PPCInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00627">PPCInstrInfo.h:627</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab666db2c9fa0785e9298602f26d609f6"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab666db2c9fa0785e9298602f26d609f6">llvm::PPCInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01056">PPCInstrInfo.cpp:1056</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ab8d93b0ff1b64f553c4e86fdebacff56"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ab8d93b0ff1b64f553c4e86fdebacff56">llvm::PPCInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">bool isAssociativeAndCommutative(const MachineInstr &amp;Inst, bool Invert) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00254">PPCInstrInfo.cpp:254</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abb7303094f9b99f0ca06a9eb606dcb26"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb7303094f9b99f0ca06a9eb606dcb26">llvm::PPCInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;Value) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02356">PPCInstrInfo.cpp:2356</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abb74390d58054b92bc0a5373d7cfc61f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb74390d58054b92bc0a5373d7cfc61f">llvm::PPCInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02031">PPCInstrInfo.cpp:2031</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abb81aa2a9fed25ed7a1762421866fcc3"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abb81aa2a9fed25ed7a1762421866fcc3">llvm::PPCInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00452">PPCInstrInfo.h:452</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abcfd8b3068601b3ec4fd32fac98b99b5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abcfd8b3068601b3ec4fd32fac98b99b5">llvm::PPCInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00622">PPCInstrInfo.h:622</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abdb97a58f07f1fae1322c4989cacf4f5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abdb97a58f07f1fae1322c4989cacf4f5">llvm::PPCInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01683">PPCInstrInfo.cpp:1683</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_abdf7fddb2f6c3650c7cc2dcbaedd0177"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#abdf7fddb2f6c3650c7cc2dcbaedd0177">llvm::PPCInstrInfo::isNoTOCCallInstr</a></div><div class="ttdeci">bool isNoTOCCallInstr(unsigned Opcode) const</div><div class="ttdoc">Check if Opcode corresponds to a call instruction that should be marked with the NOTOC relocation.</div><div class="ttdef"><b>Definition</b> <a href="#l00328">PPCInstrInfo.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ac73a2a13806418aeb40c26ea794c3dd7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ac73a2a13806418aeb40c26ea794c3dd7">llvm::PPCInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01475">PPCInstrInfo.cpp:1475</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_acba682e84de176f762ddc4d774819cae"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#acba682e84de176f762ddc4d774819cae">llvm::PPCInstrInfo::shouldReduceRegisterPressure</a></div><div class="ttdeci">bool shouldReduceRegisterPressure(const MachineBasicBlock *MBB, const RegisterClassInfo *RegClassInfo) const override</div><div class="ttdoc">On PowerPC, we leverage machine combiner pass to reduce register pressure when the register pressure ...</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00617">PPCInstrInfo.cpp:617</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad5cc934c55e1ea5f64d3493dcbc3b758"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad5cc934c55e1ea5f64d3493dcbc3b758">llvm::PPCInstrInfo::isSignExtended</a></div><div class="ttdeci">bool isSignExtended(const unsigned Reg, const MachineRegisterInfo *MRI) const</div><div class="ttdef"><b>Definition</b> <a href="#l00727">PPCInstrInfo.h:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ad6408dc62ff8fa8de6c9c6daa57b897f"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ad6408dc62ff8fa8de6c9c6daa57b897f">llvm::PPCInstrInfo::replaceInstrOperandWithImm</a></div><div class="ttdeci">void replaceInstrOperandWithImm(MachineInstr &amp;MI, unsigned OpNo, int64_t Imm) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03252">PPCInstrInfo.cpp:3252</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_adaba46ae7351c9a651fc32fae020cb0d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#adaba46ae7351c9a651fc32fae020cb0d">llvm::PPCInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdoc">GetInstSize - Return the number of bytes of code the specified instruction may be.</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02959">PPCInstrInfo.cpp:2959</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_adc8a417082dae00c6f459b63a65e0ed8"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#adc8a417082dae00c6f459b63a65e0ed8">llvm::PPCInstrInfo::analyzeLoopForPipelining</a></div><div class="ttdeci">std::unique_ptr&lt; TargetInstrInfo::PipelinerLoopInfo &gt; analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const override</div><div class="ttdoc">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enou...</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l05605">PPCInstrInfo.cpp:5605</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae0793a0ace15ba8cf0d9ee31e30dc2c5"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae0793a0ace15ba8cf0d9ee31e30dc2c5">llvm::PPCInstrInfo::replaceInstrWithLI</a></div><div class="ttdeci">void replaceInstrWithLI(MachineInstr &amp;MI, const LoadImmediateInfo &amp;LII) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03283">PPCInstrInfo.cpp:3283</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae1d4c0d71423c8fa3d000f7518a4e8ae"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae1d4c0d71423c8fa3d000f7518a4e8ae">llvm::PPCInstrInfo::isImmInstrEligibleForFolding</a></div><div class="ttdeci">bool isImmInstrEligibleForFolding(MachineInstr &amp;MI, unsigned &amp;BaseReg, unsigned &amp;XFormOpcode, int64_t &amp;OffsetOfImmInstr, ImmInstrInfo &amp;III) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03710">PPCInstrInfo.cpp:3710</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae5781ad71db6e0e3bf84f10c4490e291"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae5781ad71db6e0e3bf84f10c4490e291">llvm::PPCInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02186">PPCInstrInfo.cpp:2186</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_ae91d2d0672c290bb7ecdc7527d6eb08c"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#ae91d2d0672c290bb7ecdc7527d6eb08c">llvm::PPCInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01127">PPCInstrInfo.cpp:1127</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aeae69b1baee541f55a44aaf2804dc007"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aeae69b1baee541f55a44aaf2804dc007">llvm::PPCInstrInfo::optimizeCmpPostRA</a></div><div class="ttdeci">bool optimizeCmpPostRA(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02771">PPCInstrInfo.cpp:2771</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aedb2f85719d229f0c9bc62ab1d17e918"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aedb2f85719d229f0c9bc62ab1d17e918">llvm::PPCInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01268">PPCInstrInfo.cpp:1268</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aedcc57df983cf17bab675fab4233ac7d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aedcc57df983cf17bab675fab4233ac7d">llvm::PPCInstrInfo::ClobbersPredicate</a></div><div class="ttdeci">bool ClobbersPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02321">PPCInstrInfo.cpp:2321</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af14abbf5d3082cd072fe85f6f5fe2eea"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af14abbf5d3082cd072fe85f6f5fe2eea">llvm::PPCInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01571">PPCInstrInfo.cpp:1571</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af4e58946e3b0844e0c36ddee1433284a"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af4e58946e3b0844e0c36ddee1433284a">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="#l00445">PPCInstrInfo.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_af7fcfb5e7294b3fe2d66d3349d5acfb7"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#af7fcfb5e7294b3fe2d66d3349d5acfb7">llvm::PPCInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l00168">PPCInstrInfo.cpp:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afadf8e95969c146a28e22d91218db770"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afadf8e95969c146a28e22d91218db770">llvm::PPCInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l01223">PPCInstrInfo.cpp:1223</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afb977cf93fe8661651e4503ae0722893"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afb977cf93fe8661651e4503ae0722893">llvm::PPCInstrInfo::instrHasImmForm</a></div><div class="ttdeci">bool instrHasImmForm(unsigned Opc, bool IsVFReg, ImmInstrInfo &amp;III, bool PostRA) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03987">PPCInstrInfo.cpp:3987</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afd73e5d524894500c034b811457a29e2"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd73e5d524894500c034b811457a29e2">llvm::PPCInstrInfo::getRegNumForOperand</a></div><div class="ttdeci">static unsigned getRegNumForOperand(const MCInstrDesc &amp;Desc, unsigned Reg, unsigned OpNo)</div><div class="ttdoc">getRegNumForOperand - some operands use different numbering schemes for the same registers.</div><div class="ttdef"><b>Definition</b> <a href="#l00795">PPCInstrInfo.h:795</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_afd94e27d369270a3c80e08cc32646ce9"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#afd94e27d369270a3c80e08cc32646ce9">llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l02999">PPCInstrInfo.cpp:2999</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCInstrInfo_html_aff2173f1b09ff7e5b1458b9441bcf10d"><div class="ttname"><a href="classllvm_1_1PPCInstrInfo.html#aff2173f1b09ff7e5b1458b9441bcf10d">llvm::PPCInstrInfo::getDefMIPostRA</a></div><div class="ttdeci">MachineInstr * getDefMIPostRA(unsigned Reg, MachineInstr &amp;MI, bool &amp;SeenIntermediateUse) const</div><div class="ttdef"><b>Definition</b> <a href="PPCInstrInfo_8cpp_source.html#l03306">PPCInstrInfo.cpp:3306</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1PPCRegisterInfo.html">llvm::PPCRegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="PPCRegisterInfo_8h_source.html#l00057">PPCRegisterInfo.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="PPCSubtarget_8h_source.html#l00071">PPCSubtarget.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition</b> <a href="FileCheckImpl_8h_source.html#l00614">FileCheckImpl.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition</b> <a href="RegisterClassInfo_8h_source.html#l00029">RegisterClassInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition</b> <a href="TargetSchedule_8h_source.html#l00030">TargetSchedule.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a7139e6fc69541be8cbd130d52d189ffda7cec875ed7c232b602c5433ef76e6e73"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda7cec875ed7c232b602c5433ef76e6e73">llvm::PPCII::PPC970_Mask</a></div><div class="ttdeci">@ PPC970_Mask</div><div class="ttdef"><b>Definition</b> <a href="#l00049">PPCInstrInfo.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a7139e6fc69541be8cbd130d52d189ffda89de693ba41c59ed962f9571eb6f20b5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda89de693ba41c59ed962f9571eb6f20b5">llvm::PPCII::PPC970_First</a></div><div class="ttdeci">@ PPC970_First</div><div class="ttdoc">PPC970_First - This instruction starts a new dispatch group, so it will always be the first one in th...</div><div class="ttdef"><b>Definition</b> <a href="#l00035">PPCInstrInfo.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a7139e6fc69541be8cbd130d52d189ffda8b8512a8f2e954aeeb98c8f24eda1447"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda8b8512a8f2e954aeeb98c8f24eda1447">llvm::PPCII::PPC970_Cracked</a></div><div class="ttdeci">@ PPC970_Cracked</div><div class="ttdoc">PPC970_Cracked - This instruction is cracked into two pieces, requiring two dispatch pipes to be avai...</div><div class="ttdef"><b>Definition</b> <a href="#l00043">PPCInstrInfo.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffda9de8ef894c3658424828ffc22ea43575">llvm::PPCII::PPC970_Shift</a></div><div class="ttdeci">@ PPC970_Shift</div><div class="ttdoc">PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that an instruction is issued to...</div><div class="ttdef"><b>Definition</b> <a href="#l00047">PPCInstrInfo.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_a7139e6fc69541be8cbd130d52d189ffdacb11d47c910b37516bd9a4fb15c7de43"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#a7139e6fc69541be8cbd130d52d189ffdacb11d47c910b37516bd9a4fb15c7de43">llvm::PPCII::PPC970_Single</a></div><div class="ttdeci">@ PPC970_Single</div><div class="ttdoc">PPC970_Single - This instruction starts a new dispatch group and terminates it, so it will be the sol...</div><div class="ttdef"><b>Definition</b> <a href="#l00039">PPCInstrInfo.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_ae0104c56e778ee209b92f7c5298591c9a0d0051d873cb4b1b2ec86509b76c3cca"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a0d0051d873cb4b1b2ec86509b76c3cca">llvm::PPCII::ZExt32To64</a></div><div class="ttdeci">@ ZExt32To64</div><div class="ttdoc">This instruction produced a zero extended result.</div><div class="ttdef"><b>Definition</b> <a href="#l00075">PPCInstrInfo.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4b5f73325be34c748d292f6aac6b9095">llvm::PPCII::NewDef_Shift</a></div><div class="ttdeci">@ NewDef_Shift</div><div class="ttdoc">Shift count to bypass PPC970 flags.</div><div class="ttdef"><b>Definition</b> <a href="#l00065">PPCInstrInfo.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_ae0104c56e778ee209b92f7c5298591c9a4ff4fdb7188d27bc3d4968e5d675f0c4"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a4ff4fdb7188d27bc3d4968e5d675f0c4">llvm::PPCII::SExt32To64</a></div><div class="ttdeci">@ SExt32To64</div><div class="ttdoc">This instruction produced a sign extended result.</div><div class="ttdef"><b>Definition</b> <a href="#l00072">PPCInstrInfo.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_ae0104c56e778ee209b92f7c5298591c9a57c485b93de14e13066ec4f32f99345d"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9a57c485b93de14e13066ec4f32f99345d">llvm::PPCII::Prefixed</a></div><div class="ttdeci">@ Prefixed</div><div class="ttdoc">This instruction is prefixed.</div><div class="ttdef"><b>Definition</b> <a href="#l00070">PPCInstrInfo.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_ae0104c56e778ee209b92f7c5298591c9aabe404a41cd6c42173c719a7911563c5"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#ae0104c56e778ee209b92f7c5298591c9aabe404a41cd6c42173c719a7911563c5">llvm::PPCII::XFormMemOp</a></div><div class="ttdeci">@ XFormMemOp</div><div class="ttdoc">This instruction is an X-Form memory operation.</div><div class="ttdef"><b>Definition</b> <a href="#l00068">PPCInstrInfo.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6">llvm::PPCII::PPC970_Unit</a></div><div class="ttdeci">PPC970_Unit</div><div class="ttdef"><b>Definition</b> <a href="#l00050">PPCInstrInfo.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a2a7334a88276120f2238e6d4d1a7a51e">llvm::PPCII::PPC970_LSU</a></div><div class="ttdeci">@ PPC970_LSU</div><div class="ttdef"><b>Definition</b> <a href="#l00055">PPCInstrInfo.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a48b808627be5e642a62d9cca1d68dd7e">llvm::PPCII::PPC970_VALU</a></div><div class="ttdeci">@ PPC970_VALU</div><div class="ttdef"><b>Definition</b> <a href="#l00058">PPCInstrInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a4b7f050b44fba7f1b01e3a0df85f0138">llvm::PPCII::PPC970_VPERM</a></div><div class="ttdeci">@ PPC970_VPERM</div><div class="ttdef"><b>Definition</b> <a href="#l00059">PPCInstrInfo.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6a8fd98b2e3c101aa85bbc07409022b6ed">llvm::PPCII::PPC970_FPU</a></div><div class="ttdeci">@ PPC970_FPU</div><div class="ttdef"><b>Definition</b> <a href="#l00056">PPCInstrInfo.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ab2e7d507b6cb4772d11fcc18fed5f80f">llvm::PPCII::PPC970_FXU</a></div><div class="ttdeci">@ PPC970_FXU</div><div class="ttdef"><b>Definition</b> <a href="#l00054">PPCInstrInfo.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad2c577175ece5487d0aa1cba0f3f21cf">llvm::PPCII::PPC970_Pseudo</a></div><div class="ttdeci">@ PPC970_Pseudo</div><div class="ttdoc">These are the various PPC970 execution unit pipelines.</div><div class="ttdef"><b>Definition</b> <a href="#l00053">PPCInstrInfo.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad3d339fe9c9bdedb6a7c90a2c58f4fad">llvm::PPCII::PPC970_BRU</a></div><div class="ttdeci">@ PPC970_BRU</div><div class="ttdef"><b>Definition</b> <a href="#l00061">PPCInstrInfo.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PPCII_html_aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c"><div class="ttname"><a href="namespacellvm_1_1PPCII.html#aebfd14c5a918997e894a9698f27c58e6ad81768864759a838d64839c7b75d958c">llvm::PPCII::PPC970_CRU</a></div><div class="ttdeci">@ PPC970_CRU</div><div class="ttdef"><b>Definition</b> <a href="#l00057">PPCInstrInfo.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="anamespacellvm_html_a73257f51950d9ea50955e3fb9c724a25"><div class="ttname"><a href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">llvm::get</a></div><div class="ttdeci">decltype(auto) get(const PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits, Info &gt; &amp;Pair)</div><div class="ttdef"><b>Definition</b> <a href="PointerIntPair_8h_source.html#l00234">PointerIntPair.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass.</div><div class="ttdef"><b>Definition</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785c"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785c">llvm::SpillOpcodeKey</a></div><div class="ttdeci">SpillOpcodeKey</div><div class="ttdef"><b>Definition</b> <a href="#l00118">PPCInstrInfo.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca29a342ffb3f32c297a49b95b8d265acc">llvm::SOK_CRBitSpill</a></div><div class="ttdeci">@ SOK_CRBitSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00124">PPCInstrInfo.h:124</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca369155836eb866e4be003ba3d86c9294">llvm::SOK_VSXVectorSpill</a></div><div class="ttdeci">@ SOK_VSXVectorSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00126">PPCInstrInfo.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca552472cd4a0e9484b7c8f5d113d357ce">llvm::SOK_SpillToVSR</a></div><div class="ttdeci">@ SOK_SpillToVSR</div><div class="ttdef"><b>Definition</b> <a href="#l00129">PPCInstrInfo.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca580add5a701eeb4755274b052f930e20">llvm::SOK_Int4Spill</a></div><div class="ttdeci">@ SOK_Int4Spill</div><div class="ttdef"><b>Definition</b> <a href="#l00119">PPCInstrInfo.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5e182f0c1ef3dbb6499c1b6e929146e9">llvm::SOK_PairedVecSpill</a></div><div class="ttdeci">@ SOK_PairedVecSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00130">PPCInstrInfo.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca5ec0d21419045d34ff5207a36bf45f3d">llvm::SOK_VectorFloat8Spill</a></div><div class="ttdeci">@ SOK_VectorFloat8Spill</div><div class="ttdef"><b>Definition</b> <a href="#l00127">PPCInstrInfo.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62869775e4043d1aaaf943221f9f3069">llvm::SOK_UAccumulatorSpill</a></div><div class="ttdeci">@ SOK_UAccumulatorSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00132">PPCInstrInfo.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca62e8ee8df07d6b527477605bcec74f7f">llvm::SOK_PairedG8Spill</a></div><div class="ttdeci">@ SOK_PairedG8Spill</div><div class="ttdef"><b>Definition</b> <a href="#l00135">PPCInstrInfo.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca67ecccb7d059c0060e61b4bcf9d088f7">llvm::SOK_VectorFloat4Spill</a></div><div class="ttdeci">@ SOK_VectorFloat4Spill</div><div class="ttdef"><b>Definition</b> <a href="#l00128">PPCInstrInfo.h:128</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca736992042d4dbfdc9a86d4411a718df8">llvm::SOK_Float8Spill</a></div><div class="ttdeci">@ SOK_Float8Spill</div><div class="ttdef"><b>Definition</b> <a href="#l00121">PPCInstrInfo.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785ca9a7760fc34bb720e777c2b3a3854e99d">llvm::SOK_Float4Spill</a></div><div class="ttdeci">@ SOK_Float4Spill</div><div class="ttdef"><b>Definition</b> <a href="#l00122">PPCInstrInfo.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caa1cb45d6cf8359ae1263b96540c68f03">llvm::SOK_VRVectorSpill</a></div><div class="ttdeci">@ SOK_VRVectorSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00125">PPCInstrInfo.h:125</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785caaca5fdfb3047fe3a193a24053ef69175">llvm::SOK_WAccumulatorSpill</a></div><div class="ttdeci">@ SOK_WAccumulatorSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00133">PPCInstrInfo.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab3e5513d06feb9145f3c8b4c1f625616">llvm::SOK_SPESpill</a></div><div class="ttdeci">@ SOK_SPESpill</div><div class="ttdef"><b>Definition</b> <a href="#l00134">PPCInstrInfo.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cab4c1b5f3fe353f772145892831f0a652">llvm::SOK_CRSpill</a></div><div class="ttdeci">@ SOK_CRSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00123">PPCInstrInfo.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cac13ab3d6d37c4af024472ba9e711fe02">llvm::SOK_AccumulatorSpill</a></div><div class="ttdeci">@ SOK_AccumulatorSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00131">PPCInstrInfo.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad695e1d60cbfdbfdbf4f2f49fdae29a4">llvm::SOK_Int8Spill</a></div><div class="ttdeci">@ SOK_Int8Spill</div><div class="ttdef"><b>Definition</b> <a href="#l00120">PPCInstrInfo.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228"><div class="ttname"><a href="namespacellvm.html#acbd62c639eb89998b853a9327a42785cad6f94e7677f5f7e66a69bf57efa2a228">llvm::SOK_LastOpcodeSpill</a></div><div class="ttdeci">@ SOK_LastOpcodeSpill</div><div class="ttdef"><b>Definition</b> <a href="#l00137">PPCInstrInfo.h:136</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html">llvm::ImmInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00082">PPCInstrInfo.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a0d02c7cf038307122fd7169fe910d72f"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a0d02c7cf038307122fd7169fe910d72f">llvm::ImmInstrInfo::SignedImm</a></div><div class="ttdeci">uint64_t SignedImm</div><div class="ttdef"><b>Definition</b> <a href="#l00084">PPCInstrInfo.h:84</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a1749c6946477b2e208391a3555fb94b9"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1749c6946477b2e208391a3555fb94b9">llvm::ImmInstrInfo::IsSummingOperands</a></div><div class="ttdeci">uint64_t IsSummingOperands</div><div class="ttdef"><b>Definition</b> <a href="#l00106">PPCInstrInfo.h:106</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a1efa58146b5134a31174c35b39cb6bd4"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a1efa58146b5134a31174c35b39cb6bd4">llvm::ImmInstrInfo::ImmOpcode</a></div><div class="ttdeci">uint64_t ImmOpcode</div><div class="ttdef"><b>Definition</b> <a href="#l00100">PPCInstrInfo.h:100</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a3c87effe0ac9501aee6aa53828a65c0c"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a3c87effe0ac9501aee6aa53828a65c0c">llvm::ImmInstrInfo::ImmOpNo</a></div><div class="ttdeci">uint64_t ImmOpNo</div><div class="ttdef"><b>Definition</b> <a href="#l00098">PPCInstrInfo.h:98</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a528b7ccd92e952d902dd916aa4c0ad4b"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a528b7ccd92e952d902dd916aa4c0ad4b">llvm::ImmInstrInfo::OpNoForForwarding</a></div><div class="ttdeci">uint64_t OpNoForForwarding</div><div class="ttdef"><b>Definition</b> <a href="#l00096">PPCInstrInfo.h:96</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a5dd4306fe361b27da876c8023b219a56"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a5dd4306fe361b27da876c8023b219a56">llvm::ImmInstrInfo::ImmMustBeMultipleOf</a></div><div class="ttdeci">uint64_t ImmMustBeMultipleOf</div><div class="ttdef"><b>Definition</b> <a href="#l00086">PPCInstrInfo.h:86</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_a606436aa8a72e17a56ccb60ffadd54f2"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#a606436aa8a72e17a56ccb60ffadd54f2">llvm::ImmInstrInfo::IsCommutative</a></div><div class="ttdeci">uint64_t IsCommutative</div><div class="ttdef"><b>Definition</b> <a href="#l00094">PPCInstrInfo.h:94</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_aa50dc0db89af0c3fa23a670a65f4bea5"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aa50dc0db89af0c3fa23a670a65f4bea5">llvm::ImmInstrInfo::ImmWidth</a></div><div class="ttdeci">uint64_t ImmWidth</div><div class="ttdef"><b>Definition</b> <a href="#l00102">PPCInstrInfo.h:102</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_aae8bd368f3ad729fdc192b2eb4ca80bf"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#aae8bd368f3ad729fdc192b2eb4ca80bf">llvm::ImmInstrInfo::ZeroIsSpecialNew</a></div><div class="ttdeci">uint64_t ZeroIsSpecialNew</div><div class="ttdef"><b>Definition</b> <a href="#l00092">PPCInstrInfo.h:92</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_ac6c300b1cfe574d36fe8547c4470f661"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ac6c300b1cfe574d36fe8547c4470f661">llvm::ImmInstrInfo::TruncateImmTo</a></div><div class="ttdeci">uint64_t TruncateImmTo</div><div class="ttdef"><b>Definition</b> <a href="#l00104">PPCInstrInfo.h:104</a></div></div>
<div class="ttc" id="astructllvm_1_1ImmInstrInfo_html_ace8444c8f03d1c0079250b15cd607337"><div class="ttname"><a href="structllvm_1_1ImmInstrInfo.html#ace8444c8f03d1c0079250b15cd607337">llvm::ImmInstrInfo::ZeroIsSpecialOrig</a></div><div class="ttdeci">uint64_t ZeroIsSpecialOrig</div><div class="ttdef"><b>Definition</b> <a href="#l00089">PPCInstrInfo.h:89</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html">llvm::LoadImmediateInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00111">PPCInstrInfo.h:111</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_a66834eb3a0e2888f90445ced87675079"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#a66834eb3a0e2888f90445ced87675079">llvm::LoadImmediateInfo::SetCR</a></div><div class="ttdeci">unsigned SetCR</div><div class="ttdef"><b>Definition</b> <a href="#l00114">PPCInstrInfo.h:114</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_aaf91f2e9fa96f015190607fb90e932b7"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#aaf91f2e9fa96f015190607fb90e932b7">llvm::LoadImmediateInfo::Imm</a></div><div class="ttdeci">unsigned Imm</div><div class="ttdef"><b>Definition</b> <a href="#l00112">PPCInstrInfo.h:112</a></div></div>
<div class="ttc" id="astructllvm_1_1LoadImmediateInfo_html_acaf80d046c8829eb2e8f84a785ded662"><div class="ttname"><a href="structllvm_1_1LoadImmediateInfo.html#acaf80d046c8829eb2e8f84a785ded662">llvm::LoadImmediateInfo::Is64Bit</a></div><div class="ttdeci">unsigned Is64Bit</div><div class="ttdef"><b>Definition</b> <a href="#l00113">PPCInstrInfo.h:113</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:48:17 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
