#contributor : Aaron , generated by script from template provided by Xilinx
#name : V5_ICAP_VIRTEX5
#key:V5_ICAP_VIRTEX5
# --

ICAP_VIRTEX5 #(
   .ICAP_WIDTH("X8") // "X8", "X16" or "X32" 
) U_ICAP_VIRTEX5 (
   .BUSY(BUSY),      // Busy output
   .O(O),            // 32-bit data output
   .CE(CE),          // Clock enable input
   .CLK(CLK),        // Clock input
   .I(I),            // 32-bit data input
   .WRITE(WRITE)     // Write input
);
   
