#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  2 16:08:31 2018
# Process ID: 23668
# Current directory: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31360 C:\Users\Richard\Documents\UCI\Freshman\2018 Winter\EECS 31L\Labs\Lab 4 - DD10L DCT Chip\Lab 4 - DD10L DCT Chip.xpr
# Log file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/vivado.log
# Journal file: C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.xpr}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_tb_v2.vhd} {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_v2.vhd}}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b_tb.vhd}}]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_str [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
launch_simulation
launch_simulation
launch_simulation
source tb_str.tcl
restart
run 10000 ns
synth_design -rtl -name rtl_1
restart
run 10000 ns
restart
open_project {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/Lab 3 - Enhanced Car Locator.xpr}
update_compile_order -fileset sources_1
current_project {Lab 4 - DD10L DCT Chip}
save_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}}
set_property xsim.view {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}} [get_filesets sim_1]
restart
run 10000 ns
current_project {Lab 3 - Enhanced Car Locator}
launch_simulation
open_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 3 - Enhanced Car Locator/lab3s_tb_struct.wcfg}
source lab3s_tb.tcl
current_project {Lab 4 - DD10L DCT Chip}
current_sim simulation_1
save_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}
current_project {Lab 3 - Enhanced Car Locator}
current_sim simulation_2
close_sim
close_project
restart
run 10000 ns
set_property is_enabled false [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b_tb.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b.vhd}}]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_beh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DCT_beh [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
open_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}
source DCT_beh.tcl
restart
restart
run 10000 ns
relaunch_sim
restart
run 10000 ns
run 10000 ns
run 10000 ns
restart
restart
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_beh [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
relaunch_sim
set_property is_enabled false [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_tb_v2.vhd}}]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top DCT_beh [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
restart
relaunch_sim
set_property is_enabled false [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b_tb.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/lab4s_tb_v2.vhd}}]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_str [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_wave_config
open_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}
relaunch_sim
relaunch_sim
export_ip_user_files -of_objects  [get_files {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}}
relaunch_sim
set_property is_enabled false [get_files  {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/Lab 4 - DD10L DCT Chip.srcs/sources_1/imports/Lab 4 - DD10L DCT Chip/lab4b.vhd}}]
relaunch_sim
relaunch_sim
close_sim
close_sim
launch_simulation
source tb_str.tcl
save_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}}
set_property xsim.view {{C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg} {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}} [get_filesets sim_1]
restart
run 10000 ns
restart
relaunch_sim
restart
run 10000 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}
relaunch_sim
restart
run 10000 ns
relaunch_sim
relaunch_sim
relaunch_sim
synth_design -rtl -name rtl_1
restart
run 10000 ns
save_wave_config {C:/Users/Richard/Documents/UCI/Freshman/2018 Winter/EECS 31L/Labs/Lab 4 - DD10L DCT Chip/tb_str_behav.wcfg}
close_sim
