$date
	Fri Sep 23 10:05:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module test $end
$var wire 1 ! clk $end
$var reg 1 " ack $end
$var reg 1 # req $end
$var reg 1 $ rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000000
1!
#15000000
0!
#20000000
1!
#25000000
0!
#30000000
1!
#35000000
0!
#40000000
1!
#45000000
0!
#50000000
1$
1!
#55000000
0!
#60000000
0$
0#
1!
#65000000
0!
#70000000
1!
#75000000
0!
#80000000
1!
#85000000
0!
#90000000
1!
#95000000
0!
#100000000
1!
#105000000
0!
#110000000
1$
1!
#115000000
0!
#120000000
1#
1!
#125000000
0!
#130000000
1"
1!
#135000000
0!
#140000000
1!
#145000000
0!
#150000000
1!
#155000000
0!
#160000000
1!
#165000000
0!
#170000000
1!
#175000000
0!
#180000000
1!
#185000000
0!
#190000000
0"
0#
1!
#195000000
0!
#200000000
1!
#205000000
0!
#210000000
1!
#215000000
0!
#220000000
1!
#225000000
0!
#230000000
1!
#235000000
0!
#240000000
1!
#245000000
0!
#250000000
1!
#255000000
0!
#260000000
0$
0#
1!
#265000000
0!
#270000000
1!
#275000000
0!
#280000000
1!
#285000000
0!
#290000000
1!
#295000000
0!
#300000000
1!
#305000000
0!
#310000000
1$
1!
#315000000
0!
#320000000
1#
1!
#325000000
0!
#330000000
0#
0"
1!
#335000000
0!
#340000000
1!
#345000000
0!
#350000000
1!
#355000000
0!
#360000000
1!
#365000000
0!
#370000000
1!
#375000000
0!
#380000000
1!
#385000000
0!
#390000000
1#
1!
#395000000
0!
#400000000
1!
#405000000
0!
#410000000
1!
#415000000
0!
#420000000
1!
#425000000
0!
#430000000
1!
#435000000
0!
#440000000
1"
0#
1!
#445000000
0!
#450000000
0"
1!
