---
content_type: page
parent_title: 5 Sequential Logic
parent_uid: 65644957-eae2-5f55-14b2-8b47728b4c31
title: 5.2 Topic Videos
uid: e01318d3-35d4-9080-2f77-dae35f856d7f
---

*   [<Annotated Slides]({{< baseurl >}}/pages/c5/c5s1)
*   [5.2.1Digital State]({{< baseurl >}}/pages/c5/c5s2)
*   [5.2.2D Latch]({{< baseurl >}}/pages/c5/c5s2/c5s2v2)
*   [5.2.3D Register]({{< baseurl >}}/pages/c5/c5s2/c5s2v3)
*   [5.2.4D Register Timing]({{< baseurl >}}/pages/c5/c5s2/c5s2v4)
*   [5.2.5Sequential Circuit Timing]({{< baseurl >}}/pages/c5/c5s2/c5s2v5)
*   [5.2.6Timing Example]({{< baseurl >}}/pages/c5/c5s2/c5s2v6)
*   [5.2.7WE5.1]({{< baseurl >}}/pages/c5/c5s2/c5s2v7)
*   [5.2.8WE5.2]({{< baseurl >}}/pages/c5/c5s2/c5s2v8)
*   [\>D Latch]({{< baseurl >}}/pages/c5/c5s2/c5s2v2)

Digital State (10:05)
---------------------

{{< youtube "z3DEmSG8kPk" "https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2017/c5/c5s2/digital-state-10-05-/z3DEmSG8kPk.vtt" >}}

*   [BackAnnotated Slides]({{< baseurl >}}/pages/c5/c5s1)
*   [ContinueD Latch]({{< baseurl >}}/pages/c5/c5s2/c5s2v2)