    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LED
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

; elbow
elbow__0__DM__MASK EQU 0x07
elbow__0__DM__SHIFT EQU 0
elbow__0__DR EQU CYREG_PRT1_DR
elbow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
elbow__0__HSIOM_MASK EQU 0x0000000F
elbow__0__HSIOM_SHIFT EQU 0
elbow__0__INTCFG EQU CYREG_PRT1_INTCFG
elbow__0__INTSTAT EQU CYREG_PRT1_INTSTAT
elbow__0__MASK EQU 0x01
elbow__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
elbow__0__OUT_SEL_SHIFT EQU 0
elbow__0__OUT_SEL_VAL EQU -1
elbow__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
elbow__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
elbow__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
elbow__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
elbow__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
elbow__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
elbow__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
elbow__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
elbow__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
elbow__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
elbow__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
elbow__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
elbow__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
elbow__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
elbow__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
elbow__0__PC EQU CYREG_PRT1_PC
elbow__0__PC2 EQU CYREG_PRT1_PC2
elbow__0__PORT EQU 1
elbow__0__PS EQU CYREG_PRT1_PS
elbow__0__SHIFT EQU 0
elbow__DR EQU CYREG_PRT1_DR
elbow__INTCFG EQU CYREG_PRT1_INTCFG
elbow__INTSTAT EQU CYREG_PRT1_INTSTAT
elbow__MASK EQU 0x01
elbow__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
elbow__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
elbow__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
elbow__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
elbow__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
elbow__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
elbow__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
elbow__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
elbow__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
elbow__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
elbow__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
elbow__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
elbow__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
elbow__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
elbow__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
elbow__PC EQU CYREG_PRT1_PC
elbow__PC2 EQU CYREG_PRT1_PC2
elbow__PORT EQU 1
elbow__PS EQU CYREG_PRT1_PS
elbow__SHIFT EQU 0

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x80000
isr_1__INTC_NUMBER EQU 19
isr_1__INTC_PRIOR_MASK EQU 0xC0000000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BA_PWM_cy_m0s8_tcpwm_1
BA_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
BA_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
BA_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
BA_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
BA_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
BA_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
BA_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
BA_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
BA_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
BA_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
BA_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
BA_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
BA_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
BA_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
BA_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; MISO_1
MISO_1__0__DM__MASK EQU 0x38000
MISO_1__0__DM__SHIFT EQU 15
MISO_1__0__DR EQU CYREG_PRT0_DR
MISO_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MISO_1__0__HSIOM_MASK EQU 0x00F00000
MISO_1__0__HSIOM_SHIFT EQU 20
MISO_1__0__INTCFG EQU CYREG_PRT0_INTCFG
MISO_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO_1__0__MASK EQU 0x20
MISO_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO_1__0__PC EQU CYREG_PRT0_PC
MISO_1__0__PC2 EQU CYREG_PRT0_PC2
MISO_1__0__PORT EQU 0
MISO_1__0__PS EQU CYREG_PRT0_PS
MISO_1__0__SHIFT EQU 5
MISO_1__DR EQU CYREG_PRT0_DR
MISO_1__INTCFG EQU CYREG_PRT0_INTCFG
MISO_1__INTSTAT EQU CYREG_PRT0_INTSTAT
MISO_1__MASK EQU 0x20
MISO_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MISO_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MISO_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MISO_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MISO_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MISO_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MISO_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MISO_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MISO_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MISO_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MISO_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MISO_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MISO_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MISO_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MISO_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MISO_1__PC EQU CYREG_PRT0_PC
MISO_1__PC2 EQU CYREG_PRT0_PC2
MISO_1__PORT EQU 0
MISO_1__PS EQU CYREG_PRT0_PS
MISO_1__SHIFT EQU 5

; MOSI_1
MOSI_1__0__DM__MASK EQU 0x7000
MOSI_1__0__DM__SHIFT EQU 12
MOSI_1__0__DR EQU CYREG_PRT0_DR
MOSI_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOSI_1__0__HSIOM_MASK EQU 0x000F0000
MOSI_1__0__HSIOM_SHIFT EQU 16
MOSI_1__0__INTCFG EQU CYREG_PRT0_INTCFG
MOSI_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI_1__0__MASK EQU 0x10
MOSI_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
MOSI_1__0__OUT_SEL_SHIFT EQU 8
MOSI_1__0__OUT_SEL_VAL EQU 1
MOSI_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI_1__0__PC EQU CYREG_PRT0_PC
MOSI_1__0__PC2 EQU CYREG_PRT0_PC2
MOSI_1__0__PORT EQU 0
MOSI_1__0__PS EQU CYREG_PRT0_PS
MOSI_1__0__SHIFT EQU 4
MOSI_1__DR EQU CYREG_PRT0_DR
MOSI_1__INTCFG EQU CYREG_PRT0_INTCFG
MOSI_1__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI_1__MASK EQU 0x10
MOSI_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI_1__PC EQU CYREG_PRT0_PC
MOSI_1__PC2 EQU CYREG_PRT0_PC2
MOSI_1__PORT EQU 0
MOSI_1__PS EQU CYREG_PRT0_PS
MOSI_1__SHIFT EQU 4

; SCLK_1
SCLK_1__0__DM__MASK EQU 0x1C0000
SCLK_1__0__DM__SHIFT EQU 18
SCLK_1__0__DR EQU CYREG_PRT0_DR
SCLK_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCLK_1__0__HSIOM_MASK EQU 0x0F000000
SCLK_1__0__HSIOM_SHIFT EQU 24
SCLK_1__0__INTCFG EQU CYREG_PRT0_INTCFG
SCLK_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK_1__0__MASK EQU 0x40
SCLK_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCLK_1__0__OUT_SEL_SHIFT EQU 12
SCLK_1__0__OUT_SEL_VAL EQU 2
SCLK_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK_1__0__PC EQU CYREG_PRT0_PC
SCLK_1__0__PC2 EQU CYREG_PRT0_PC2
SCLK_1__0__PORT EQU 0
SCLK_1__0__PS EQU CYREG_PRT0_PS
SCLK_1__0__SHIFT EQU 6
SCLK_1__DR EQU CYREG_PRT0_DR
SCLK_1__INTCFG EQU CYREG_PRT0_INTCFG
SCLK_1__INTSTAT EQU CYREG_PRT0_INTSTAT
SCLK_1__MASK EQU 0x40
SCLK_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCLK_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCLK_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCLK_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCLK_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCLK_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCLK_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCLK_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCLK_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCLK_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCLK_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCLK_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCLK_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCLK_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCLK_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCLK_1__PC EQU CYREG_PRT0_PC
SCLK_1__PC2 EQU CYREG_PRT0_PC2
SCLK_1__PORT EQU 0
SCLK_1__PS EQU CYREG_PRT0_PS
SCLK_1__SHIFT EQU 6

; SPIM_1_BSPIM
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_03
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_03
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_03
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
SPIM_1_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
SPIM_1_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_1_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_00
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_00
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
SPIM_1_BSPIM_sR8_Dp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
SPIM_1_BSPIM_sR8_Dp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
SPIM_1_BSPIM_sR8_Dp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
SPIM_1_BSPIM_sR8_Dp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
SPIM_1_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
SPIM_1_BSPIM_sR8_Dp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
SPIM_1_BSPIM_sR8_Dp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_02

; SPIM_1_IntClock
SPIM_1_IntClock__DIVIDER_MASK EQU 0x0000FFFF
SPIM_1_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPIM_1_IntClock__ENABLE_MASK EQU 0x80000000
SPIM_1_IntClock__MASK EQU 0x80000000
SPIM_1_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; WIZ_SS
WIZ_SS__0__DM__MASK EQU 0xE00
WIZ_SS__0__DM__SHIFT EQU 9
WIZ_SS__0__DR EQU CYREG_PRT0_DR
WIZ_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_SS__0__HSIOM_MASK EQU 0x0000F000
WIZ_SS__0__HSIOM_SHIFT EQU 12
WIZ_SS__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__0__MASK EQU 0x08
WIZ_SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__0__PC EQU CYREG_PRT0_PC
WIZ_SS__0__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__0__PORT EQU 0
WIZ_SS__0__PS EQU CYREG_PRT0_PS
WIZ_SS__0__SHIFT EQU 3
WIZ_SS__DR EQU CYREG_PRT0_DR
WIZ_SS__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_SS__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_SS__MASK EQU 0x08
WIZ_SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_SS__PC EQU CYREG_PRT0_PC
WIZ_SS__PC2 EQU CYREG_PRT0_PC2
WIZ_SS__PORT EQU 0
WIZ_SS__PS EQU CYREG_PRT0_PS
WIZ_SS__SHIFT EQU 3

; Timer_1_cy_m0s8_tcpwm_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; WIZ_INT
WIZ_INT__0__DM__MASK EQU 0x07
WIZ_INT__0__DM__SHIFT EQU 0
WIZ_INT__0__DR EQU CYREG_PRT0_DR
WIZ_INT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_INT__0__HSIOM_MASK EQU 0x0000000F
WIZ_INT__0__HSIOM_SHIFT EQU 0
WIZ_INT__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__0__MASK EQU 0x01
WIZ_INT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__0__PC EQU CYREG_PRT0_PC
WIZ_INT__0__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__0__PORT EQU 0
WIZ_INT__0__PS EQU CYREG_PRT0_PS
WIZ_INT__0__SHIFT EQU 0
WIZ_INT__DR EQU CYREG_PRT0_DR
WIZ_INT__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_INT__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_INT__MASK EQU 0x01
WIZ_INT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_INT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_INT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_INT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_INT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_INT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_INT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_INT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_INT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_INT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_INT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_INT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_INT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_INT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_INT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_INT__PC EQU CYREG_PRT0_PC
WIZ_INT__PC2 EQU CYREG_PRT0_PC2
WIZ_INT__PORT EQU 0
WIZ_INT__PS EQU CYREG_PRT0_PS
WIZ_INT__SHIFT EQU 0

; WIZ_RDY
WIZ_RDY__0__DM__MASK EQU 0x38
WIZ_RDY__0__DM__SHIFT EQU 3
WIZ_RDY__0__DR EQU CYREG_PRT0_DR
WIZ_RDY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RDY__0__HSIOM_MASK EQU 0x000000F0
WIZ_RDY__0__HSIOM_SHIFT EQU 4
WIZ_RDY__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__0__MASK EQU 0x02
WIZ_RDY__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__0__PC EQU CYREG_PRT0_PC
WIZ_RDY__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__0__PORT EQU 0
WIZ_RDY__0__PS EQU CYREG_PRT0_PS
WIZ_RDY__0__SHIFT EQU 1
WIZ_RDY__DR EQU CYREG_PRT0_DR
WIZ_RDY__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RDY__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RDY__MASK EQU 0x02
WIZ_RDY__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RDY__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RDY__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RDY__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RDY__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RDY__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RDY__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RDY__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RDY__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RDY__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RDY__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RDY__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RDY__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RDY__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RDY__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RDY__PC EQU CYREG_PRT0_PC
WIZ_RDY__PC2 EQU CYREG_PRT0_PC2
WIZ_RDY__PORT EQU 0
WIZ_RDY__PS EQU CYREG_PRT0_PS
WIZ_RDY__SHIFT EQU 1

; WIZ_RST
WIZ_RST__0__DM__MASK EQU 0x1C0
WIZ_RST__0__DM__SHIFT EQU 6
WIZ_RST__0__DR EQU CYREG_PRT0_DR
WIZ_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WIZ_RST__0__HSIOM_MASK EQU 0x00000F00
WIZ_RST__0__HSIOM_SHIFT EQU 8
WIZ_RST__0__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__0__MASK EQU 0x04
WIZ_RST__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__0__PC EQU CYREG_PRT0_PC
WIZ_RST__0__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__0__PORT EQU 0
WIZ_RST__0__PS EQU CYREG_PRT0_PS
WIZ_RST__0__SHIFT EQU 2
WIZ_RST__DR EQU CYREG_PRT0_DR
WIZ_RST__INTCFG EQU CYREG_PRT0_INTCFG
WIZ_RST__INTSTAT EQU CYREG_PRT0_INTSTAT
WIZ_RST__MASK EQU 0x04
WIZ_RST__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WIZ_RST__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WIZ_RST__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WIZ_RST__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WIZ_RST__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WIZ_RST__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WIZ_RST__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WIZ_RST__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WIZ_RST__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WIZ_RST__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WIZ_RST__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WIZ_RST__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WIZ_RST__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WIZ_RST__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WIZ_RST__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WIZ_RST__PC EQU CYREG_PRT0_PC
WIZ_RST__PC2 EQU CYREG_PRT0_PC2
WIZ_RST__PORT EQU 0
WIZ_RST__PS EQU CYREG_PRT0_PS
WIZ_RST__SHIFT EQU 2

; ELBW_PWM_cy_m0s8_tcpwm_1
ELBW_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
ELBW_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
ELBW_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
ELBW_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
ELBW_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
ELBW_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
ELBW_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
ELBW_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
ELBW_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
ELBW_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
ELBW_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
ELBW_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
ELBW_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
ELBW_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
ELBW_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; shoulder
shoulder__0__DM__MASK EQU 0x38
shoulder__0__DM__SHIFT EQU 3
shoulder__0__DR EQU CYREG_PRT1_DR
shoulder__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
shoulder__0__HSIOM_MASK EQU 0x000000F0
shoulder__0__HSIOM_SHIFT EQU 4
shoulder__0__INTCFG EQU CYREG_PRT1_INTCFG
shoulder__0__INTSTAT EQU CYREG_PRT1_INTSTAT
shoulder__0__MASK EQU 0x02
shoulder__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
shoulder__0__OUT_SEL_SHIFT EQU 2
shoulder__0__OUT_SEL_VAL EQU 2
shoulder__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
shoulder__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
shoulder__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
shoulder__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
shoulder__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
shoulder__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
shoulder__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
shoulder__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
shoulder__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
shoulder__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
shoulder__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
shoulder__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
shoulder__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
shoulder__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
shoulder__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
shoulder__0__PC EQU CYREG_PRT1_PC
shoulder__0__PC2 EQU CYREG_PRT1_PC2
shoulder__0__PORT EQU 1
shoulder__0__PS EQU CYREG_PRT1_PS
shoulder__0__SHIFT EQU 1
shoulder__DR EQU CYREG_PRT1_DR
shoulder__INTCFG EQU CYREG_PRT1_INTCFG
shoulder__INTSTAT EQU CYREG_PRT1_INTSTAT
shoulder__MASK EQU 0x02
shoulder__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
shoulder__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
shoulder__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
shoulder__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
shoulder__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
shoulder__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
shoulder__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
shoulder__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
shoulder__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
shoulder__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
shoulder__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
shoulder__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
shoulder__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
shoulder__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
shoulder__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
shoulder__PC EQU CYREG_PRT1_PC
shoulder__PC2 EQU CYREG_PRT1_PC2
shoulder__PORT EQU 1
shoulder__PS EQU CYREG_PRT1_PS
shoulder__SHIFT EQU 1

; Clock_pwm
Clock_pwm__DIVIDER_MASK EQU 0x0000FFFF
Clock_pwm__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_pwm__ENABLE_MASK EQU 0x80000000
Clock_pwm__MASK EQU 0x80000000
Clock_pwm__REGISTER EQU CYREG_CLK_DIVIDER_B01

; SHLDR_PWM_cy_m0s8_tcpwm_1
SHLDR_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
SHLDR_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
SHLDR_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
SHLDR_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
SHLDR_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
SHLDR_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
SHLDR_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
SHLDR_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
SHLDR_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
SHLDR_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
SHLDR_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
SHLDR_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
SHLDR_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
SHLDR_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
SHLDR_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; pot_elbow
pot_elbow__0__DM__MASK EQU 0x38
pot_elbow__0__DM__SHIFT EQU 3
pot_elbow__0__DR EQU CYREG_PRT2_DR
pot_elbow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pot_elbow__0__HSIOM_MASK EQU 0x000000F0
pot_elbow__0__HSIOM_SHIFT EQU 4
pot_elbow__0__INTCFG EQU CYREG_PRT2_INTCFG
pot_elbow__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_elbow__0__MASK EQU 0x02
pot_elbow__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_elbow__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_elbow__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_elbow__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_elbow__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_elbow__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_elbow__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_elbow__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_elbow__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_elbow__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_elbow__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_elbow__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_elbow__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_elbow__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_elbow__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_elbow__0__PC EQU CYREG_PRT2_PC
pot_elbow__0__PC2 EQU CYREG_PRT2_PC2
pot_elbow__0__PORT EQU 2
pot_elbow__0__PS EQU CYREG_PRT2_PS
pot_elbow__0__SHIFT EQU 1
pot_elbow__DR EQU CYREG_PRT2_DR
pot_elbow__INTCFG EQU CYREG_PRT2_INTCFG
pot_elbow__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_elbow__MASK EQU 0x02
pot_elbow__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_elbow__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_elbow__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_elbow__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_elbow__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_elbow__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_elbow__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_elbow__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_elbow__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_elbow__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_elbow__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_elbow__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_elbow__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_elbow__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_elbow__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_elbow__PC EQU CYREG_PRT2_PC
pot_elbow__PC2 EQU CYREG_PRT2_PC2
pot_elbow__PORT EQU 2
pot_elbow__PS EQU CYREG_PRT2_PS
pot_elbow__SHIFT EQU 1

; Wrist_UART_rx
Wrist_UART_rx__0__DM__MASK EQU 0x07
Wrist_UART_rx__0__DM__SHIFT EQU 0
Wrist_UART_rx__0__DR EQU CYREG_PRT4_DR
Wrist_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Wrist_UART_rx__0__HSIOM_MASK EQU 0x0000000F
Wrist_UART_rx__0__HSIOM_SHIFT EQU 0
Wrist_UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
Wrist_UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Wrist_UART_rx__0__MASK EQU 0x01
Wrist_UART_rx__0__PC EQU CYREG_PRT4_PC
Wrist_UART_rx__0__PC2 EQU CYREG_PRT4_PC2
Wrist_UART_rx__0__PORT EQU 4
Wrist_UART_rx__0__PS EQU CYREG_PRT4_PS
Wrist_UART_rx__0__SHIFT EQU 0
Wrist_UART_rx__DR EQU CYREG_PRT4_DR
Wrist_UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
Wrist_UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
Wrist_UART_rx__MASK EQU 0x01
Wrist_UART_rx__PC EQU CYREG_PRT4_PC
Wrist_UART_rx__PC2 EQU CYREG_PRT4_PC2
Wrist_UART_rx__PORT EQU 4
Wrist_UART_rx__PS EQU CYREG_PRT4_PS
Wrist_UART_rx__SHIFT EQU 0

; Wrist_UART_SCB
Wrist_UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
Wrist_UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
Wrist_UART_SCB__CTRL EQU CYREG_SCB0_CTRL
Wrist_UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
Wrist_UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
Wrist_UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
Wrist_UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
Wrist_UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
Wrist_UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
Wrist_UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
Wrist_UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
Wrist_UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
Wrist_UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
Wrist_UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
Wrist_UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
Wrist_UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
Wrist_UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
Wrist_UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
Wrist_UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
Wrist_UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
Wrist_UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
Wrist_UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
Wrist_UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
Wrist_UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
Wrist_UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
Wrist_UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
Wrist_UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
Wrist_UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
Wrist_UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
Wrist_UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
Wrist_UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
Wrist_UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
Wrist_UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
Wrist_UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
Wrist_UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
Wrist_UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
Wrist_UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
Wrist_UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
Wrist_UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
Wrist_UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
Wrist_UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
Wrist_UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
Wrist_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
Wrist_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
Wrist_UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
Wrist_UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
Wrist_UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
Wrist_UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
Wrist_UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
Wrist_UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
Wrist_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
Wrist_UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
Wrist_UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
Wrist_UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
Wrist_UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
Wrist_UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
Wrist_UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
Wrist_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
Wrist_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
Wrist_UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
Wrist_UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
Wrist_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
Wrist_UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
Wrist_UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
Wrist_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
Wrist_UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
Wrist_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
Wrist_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
Wrist_UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
Wrist_UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
Wrist_UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
Wrist_UART_SCB__SS0_POSISTION EQU 0
Wrist_UART_SCB__SS1_POSISTION EQU 1
Wrist_UART_SCB__SS2_POSISTION EQU 2
Wrist_UART_SCB__SS3_POSISTION EQU 3
Wrist_UART_SCB__STATUS EQU CYREG_SCB0_STATUS
Wrist_UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
Wrist_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
Wrist_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
Wrist_UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
Wrist_UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
Wrist_UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
Wrist_UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
Wrist_UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; Wrist_UART_SCBCLK
Wrist_UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
Wrist_UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C01
Wrist_UART_SCBCLK__ENABLE_MASK EQU 0x80000000
Wrist_UART_SCBCLK__MASK EQU 0x80000000
Wrist_UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C01

; Wrist_UART_tx
Wrist_UART_tx__0__DM__MASK EQU 0x38
Wrist_UART_tx__0__DM__SHIFT EQU 3
Wrist_UART_tx__0__DR EQU CYREG_PRT4_DR
Wrist_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Wrist_UART_tx__0__HSIOM_MASK EQU 0x000000F0
Wrist_UART_tx__0__HSIOM_SHIFT EQU 4
Wrist_UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
Wrist_UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Wrist_UART_tx__0__MASK EQU 0x02
Wrist_UART_tx__0__PC EQU CYREG_PRT4_PC
Wrist_UART_tx__0__PC2 EQU CYREG_PRT4_PC2
Wrist_UART_tx__0__PORT EQU 4
Wrist_UART_tx__0__PS EQU CYREG_PRT4_PS
Wrist_UART_tx__0__SHIFT EQU 1
Wrist_UART_tx__DR EQU CYREG_PRT4_DR
Wrist_UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
Wrist_UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
Wrist_UART_tx__MASK EQU 0x02
Wrist_UART_tx__PC EQU CYREG_PRT4_PC
Wrist_UART_tx__PC2 EQU CYREG_PRT4_PC2
Wrist_UART_tx__PORT EQU 4
Wrist_UART_tx__PS EQU CYREG_PRT4_PS
Wrist_UART_tx__SHIFT EQU 1

; effector_A
effector_A__0__DM__MASK EQU 0xE00
effector_A__0__DM__SHIFT EQU 9
effector_A__0__DR EQU CYREG_PRT1_DR
effector_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
effector_A__0__HSIOM_MASK EQU 0x0000F000
effector_A__0__HSIOM_SHIFT EQU 12
effector_A__0__INTCFG EQU CYREG_PRT1_INTCFG
effector_A__0__INTSTAT EQU CYREG_PRT1_INTSTAT
effector_A__0__MASK EQU 0x08
effector_A__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
effector_A__0__OUT_SEL_SHIFT EQU 6
effector_A__0__OUT_SEL_VAL EQU 1
effector_A__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
effector_A__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
effector_A__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
effector_A__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
effector_A__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
effector_A__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
effector_A__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
effector_A__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
effector_A__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
effector_A__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
effector_A__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
effector_A__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
effector_A__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
effector_A__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
effector_A__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
effector_A__0__PC EQU CYREG_PRT1_PC
effector_A__0__PC2 EQU CYREG_PRT1_PC2
effector_A__0__PORT EQU 1
effector_A__0__PS EQU CYREG_PRT1_PS
effector_A__0__SHIFT EQU 3
effector_A__DR EQU CYREG_PRT1_DR
effector_A__INTCFG EQU CYREG_PRT1_INTCFG
effector_A__INTSTAT EQU CYREG_PRT1_INTSTAT
effector_A__MASK EQU 0x08
effector_A__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
effector_A__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
effector_A__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
effector_A__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
effector_A__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
effector_A__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
effector_A__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
effector_A__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
effector_A__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
effector_A__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
effector_A__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
effector_A__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
effector_A__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
effector_A__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
effector_A__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
effector_A__PC EQU CYREG_PRT1_PC
effector_A__PC2 EQU CYREG_PRT1_PC2
effector_A__PORT EQU 1
effector_A__PS EQU CYREG_PRT1_PS
effector_A__SHIFT EQU 3

; baseAzimuth
baseAzimuth__0__DM__MASK EQU 0x1C0
baseAzimuth__0__DM__SHIFT EQU 6
baseAzimuth__0__DR EQU CYREG_PRT1_DR
baseAzimuth__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
baseAzimuth__0__HSIOM_MASK EQU 0x00000F00
baseAzimuth__0__HSIOM_SHIFT EQU 8
baseAzimuth__0__INTCFG EQU CYREG_PRT1_INTCFG
baseAzimuth__0__INTSTAT EQU CYREG_PRT1_INTSTAT
baseAzimuth__0__MASK EQU 0x04
baseAzimuth__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
baseAzimuth__0__OUT_SEL_SHIFT EQU 4
baseAzimuth__0__OUT_SEL_VAL EQU 0
baseAzimuth__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
baseAzimuth__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
baseAzimuth__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
baseAzimuth__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
baseAzimuth__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
baseAzimuth__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
baseAzimuth__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
baseAzimuth__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
baseAzimuth__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
baseAzimuth__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
baseAzimuth__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
baseAzimuth__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
baseAzimuth__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
baseAzimuth__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
baseAzimuth__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
baseAzimuth__0__PC EQU CYREG_PRT1_PC
baseAzimuth__0__PC2 EQU CYREG_PRT1_PC2
baseAzimuth__0__PORT EQU 1
baseAzimuth__0__PS EQU CYREG_PRT1_PS
baseAzimuth__0__SHIFT EQU 2
baseAzimuth__DR EQU CYREG_PRT1_DR
baseAzimuth__INTCFG EQU CYREG_PRT1_INTCFG
baseAzimuth__INTSTAT EQU CYREG_PRT1_INTSTAT
baseAzimuth__MASK EQU 0x04
baseAzimuth__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
baseAzimuth__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
baseAzimuth__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
baseAzimuth__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
baseAzimuth__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
baseAzimuth__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
baseAzimuth__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
baseAzimuth__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
baseAzimuth__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
baseAzimuth__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
baseAzimuth__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
baseAzimuth__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
baseAzimuth__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
baseAzimuth__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
baseAzimuth__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
baseAzimuth__PC EQU CYREG_PRT1_PC
baseAzimuth__PC2 EQU CYREG_PRT1_PC2
baseAzimuth__PORT EQU 1
baseAzimuth__PS EQU CYREG_PRT1_PS
baseAzimuth__SHIFT EQU 2

; stop_elb_dn
stop_elb_dn__0__DM__MASK EQU 0xE00000
stop_elb_dn__0__DM__SHIFT EQU 21
stop_elb_dn__0__DR EQU CYREG_PRT3_DR
stop_elb_dn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
stop_elb_dn__0__HSIOM_MASK EQU 0xF0000000
stop_elb_dn__0__HSIOM_SHIFT EQU 28
stop_elb_dn__0__INTCFG EQU CYREG_PRT3_INTCFG
stop_elb_dn__0__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_elb_dn__0__MASK EQU 0x80
stop_elb_dn__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_elb_dn__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_elb_dn__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_elb_dn__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_elb_dn__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_elb_dn__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_elb_dn__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_elb_dn__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_elb_dn__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_elb_dn__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_elb_dn__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_elb_dn__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_elb_dn__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_elb_dn__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_elb_dn__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_elb_dn__0__PC EQU CYREG_PRT3_PC
stop_elb_dn__0__PC2 EQU CYREG_PRT3_PC2
stop_elb_dn__0__PORT EQU 3
stop_elb_dn__0__PS EQU CYREG_PRT3_PS
stop_elb_dn__0__SHIFT EQU 7
stop_elb_dn__DR EQU CYREG_PRT3_DR
stop_elb_dn__INTCFG EQU CYREG_PRT3_INTCFG
stop_elb_dn__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_elb_dn__MASK EQU 0x80
stop_elb_dn__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_elb_dn__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_elb_dn__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_elb_dn__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_elb_dn__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_elb_dn__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_elb_dn__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_elb_dn__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_elb_dn__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_elb_dn__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_elb_dn__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_elb_dn__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_elb_dn__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_elb_dn__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_elb_dn__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_elb_dn__PC EQU CYREG_PRT3_PC
stop_elb_dn__PC2 EQU CYREG_PRT3_PC2
stop_elb_dn__PORT EQU 3
stop_elb_dn__PS EQU CYREG_PRT3_PS
stop_elb_dn__SHIFT EQU 7

; stop_elb_up
stop_elb_up__0__DM__MASK EQU 0x1C0000
stop_elb_up__0__DM__SHIFT EQU 18
stop_elb_up__0__DR EQU CYREG_PRT3_DR
stop_elb_up__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
stop_elb_up__0__HSIOM_MASK EQU 0x0F000000
stop_elb_up__0__HSIOM_SHIFT EQU 24
stop_elb_up__0__INTCFG EQU CYREG_PRT3_INTCFG
stop_elb_up__0__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_elb_up__0__MASK EQU 0x40
stop_elb_up__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_elb_up__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_elb_up__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_elb_up__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_elb_up__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_elb_up__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_elb_up__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_elb_up__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_elb_up__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_elb_up__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_elb_up__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_elb_up__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_elb_up__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_elb_up__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_elb_up__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_elb_up__0__PC EQU CYREG_PRT3_PC
stop_elb_up__0__PC2 EQU CYREG_PRT3_PC2
stop_elb_up__0__PORT EQU 3
stop_elb_up__0__PS EQU CYREG_PRT3_PS
stop_elb_up__0__SHIFT EQU 6
stop_elb_up__DR EQU CYREG_PRT3_DR
stop_elb_up__INTCFG EQU CYREG_PRT3_INTCFG
stop_elb_up__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_elb_up__MASK EQU 0x40
stop_elb_up__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_elb_up__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_elb_up__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_elb_up__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_elb_up__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_elb_up__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_elb_up__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_elb_up__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_elb_up__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_elb_up__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_elb_up__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_elb_up__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_elb_up__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_elb_up__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_elb_up__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_elb_up__PC EQU CYREG_PRT3_PC
stop_elb_up__PC2 EQU CYREG_PRT3_PC2
stop_elb_up__PORT EQU 3
stop_elb_up__PS EQU CYREG_PRT3_PS
stop_elb_up__SHIFT EQU 6

; Arduino_UART_rx
Arduino_UART_rx__0__DM__MASK EQU 0x07
Arduino_UART_rx__0__DM__SHIFT EQU 0
Arduino_UART_rx__0__DR EQU CYREG_PRT3_DR
Arduino_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Arduino_UART_rx__0__HSIOM_MASK EQU 0x0000000F
Arduino_UART_rx__0__HSIOM_SHIFT EQU 0
Arduino_UART_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
Arduino_UART_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Arduino_UART_rx__0__MASK EQU 0x01
Arduino_UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Arduino_UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Arduino_UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Arduino_UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Arduino_UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Arduino_UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Arduino_UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Arduino_UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Arduino_UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Arduino_UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Arduino_UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Arduino_UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Arduino_UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Arduino_UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Arduino_UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Arduino_UART_rx__0__PC EQU CYREG_PRT3_PC
Arduino_UART_rx__0__PC2 EQU CYREG_PRT3_PC2
Arduino_UART_rx__0__PORT EQU 3
Arduino_UART_rx__0__PS EQU CYREG_PRT3_PS
Arduino_UART_rx__0__SHIFT EQU 0
Arduino_UART_rx__DR EQU CYREG_PRT3_DR
Arduino_UART_rx__INTCFG EQU CYREG_PRT3_INTCFG
Arduino_UART_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
Arduino_UART_rx__MASK EQU 0x01
Arduino_UART_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Arduino_UART_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Arduino_UART_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Arduino_UART_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Arduino_UART_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Arduino_UART_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Arduino_UART_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Arduino_UART_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Arduino_UART_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Arduino_UART_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Arduino_UART_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Arduino_UART_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Arduino_UART_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Arduino_UART_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Arduino_UART_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Arduino_UART_rx__PC EQU CYREG_PRT3_PC
Arduino_UART_rx__PC2 EQU CYREG_PRT3_PC2
Arduino_UART_rx__PORT EQU 3
Arduino_UART_rx__PS EQU CYREG_PRT3_PS
Arduino_UART_rx__SHIFT EQU 0

; Arduino_UART_SCB
Arduino_UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
Arduino_UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
Arduino_UART_SCB__CTRL EQU CYREG_SCB1_CTRL
Arduino_UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
Arduino_UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
Arduino_UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
Arduino_UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
Arduino_UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
Arduino_UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
Arduino_UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
Arduino_UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
Arduino_UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
Arduino_UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
Arduino_UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
Arduino_UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
Arduino_UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
Arduino_UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
Arduino_UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
Arduino_UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
Arduino_UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
Arduino_UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
Arduino_UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
Arduino_UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
Arduino_UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
Arduino_UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
Arduino_UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
Arduino_UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
Arduino_UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
Arduino_UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
Arduino_UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
Arduino_UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
Arduino_UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
Arduino_UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
Arduino_UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
Arduino_UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
Arduino_UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
Arduino_UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
Arduino_UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
Arduino_UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
Arduino_UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
Arduino_UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
Arduino_UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
Arduino_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
Arduino_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
Arduino_UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
Arduino_UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
Arduino_UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
Arduino_UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
Arduino_UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
Arduino_UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
Arduino_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
Arduino_UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
Arduino_UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
Arduino_UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
Arduino_UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
Arduino_UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
Arduino_UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
Arduino_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
Arduino_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
Arduino_UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
Arduino_UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
Arduino_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
Arduino_UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
Arduino_UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
Arduino_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
Arduino_UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
Arduino_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
Arduino_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
Arduino_UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
Arduino_UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
Arduino_UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
Arduino_UART_SCB__SS0_POSISTION EQU 0
Arduino_UART_SCB__SS1_POSISTION EQU 1
Arduino_UART_SCB__SS2_POSISTION EQU 2
Arduino_UART_SCB__SS3_POSISTION EQU 3
Arduino_UART_SCB__STATUS EQU CYREG_SCB1_STATUS
Arduino_UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
Arduino_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
Arduino_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
Arduino_UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
Arduino_UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
Arduino_UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
Arduino_UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
Arduino_UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; Arduino_UART_SCB_IRQ
Arduino_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Arduino_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Arduino_UART_SCB_IRQ__INTC_MASK EQU 0x800
Arduino_UART_SCB_IRQ__INTC_NUMBER EQU 11
Arduino_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
Arduino_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Arduino_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
Arduino_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Arduino_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Arduino_UART_SCBCLK
Arduino_UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
Arduino_UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
Arduino_UART_SCBCLK__ENABLE_MASK EQU 0x80000000
Arduino_UART_SCBCLK__MASK EQU 0x80000000
Arduino_UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Arduino_UART_tx
Arduino_UART_tx__0__DM__MASK EQU 0x38
Arduino_UART_tx__0__DM__SHIFT EQU 3
Arduino_UART_tx__0__DR EQU CYREG_PRT3_DR
Arduino_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Arduino_UART_tx__0__HSIOM_MASK EQU 0x000000F0
Arduino_UART_tx__0__HSIOM_SHIFT EQU 4
Arduino_UART_tx__0__INTCFG EQU CYREG_PRT3_INTCFG
Arduino_UART_tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Arduino_UART_tx__0__MASK EQU 0x02
Arduino_UART_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Arduino_UART_tx__0__OUT_SEL_SHIFT EQU 2
Arduino_UART_tx__0__OUT_SEL_VAL EQU -1
Arduino_UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Arduino_UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Arduino_UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Arduino_UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Arduino_UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Arduino_UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Arduino_UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Arduino_UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Arduino_UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Arduino_UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Arduino_UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Arduino_UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Arduino_UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Arduino_UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Arduino_UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Arduino_UART_tx__0__PC EQU CYREG_PRT3_PC
Arduino_UART_tx__0__PC2 EQU CYREG_PRT3_PC2
Arduino_UART_tx__0__PORT EQU 3
Arduino_UART_tx__0__PS EQU CYREG_PRT3_PS
Arduino_UART_tx__0__SHIFT EQU 1
Arduino_UART_tx__DR EQU CYREG_PRT3_DR
Arduino_UART_tx__INTCFG EQU CYREG_PRT3_INTCFG
Arduino_UART_tx__INTSTAT EQU CYREG_PRT3_INTSTAT
Arduino_UART_tx__MASK EQU 0x02
Arduino_UART_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Arduino_UART_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Arduino_UART_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Arduino_UART_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Arduino_UART_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Arduino_UART_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Arduino_UART_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Arduino_UART_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Arduino_UART_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Arduino_UART_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Arduino_UART_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Arduino_UART_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Arduino_UART_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Arduino_UART_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Arduino_UART_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Arduino_UART_tx__PC EQU CYREG_PRT3_PC
Arduino_UART_tx__PC2 EQU CYREG_PRT3_PC2
Arduino_UART_tx__PORT EQU 3
Arduino_UART_tx__PS EQU CYREG_PRT3_PS
Arduino_UART_tx__SHIFT EQU 1

; EFFECTOR_PWM_PWMUDB
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
EFFECTOR_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
EFFECTOR_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
EFFECTOR_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; pot_shoulder
pot_shoulder__0__DM__MASK EQU 0x07
pot_shoulder__0__DM__SHIFT EQU 0
pot_shoulder__0__DR EQU CYREG_PRT2_DR
pot_shoulder__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pot_shoulder__0__HSIOM_MASK EQU 0x0000000F
pot_shoulder__0__HSIOM_SHIFT EQU 0
pot_shoulder__0__INTCFG EQU CYREG_PRT2_INTCFG
pot_shoulder__0__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_shoulder__0__MASK EQU 0x01
pot_shoulder__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_shoulder__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_shoulder__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_shoulder__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_shoulder__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_shoulder__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_shoulder__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_shoulder__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_shoulder__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_shoulder__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_shoulder__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_shoulder__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_shoulder__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_shoulder__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_shoulder__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_shoulder__0__PC EQU CYREG_PRT2_PC
pot_shoulder__0__PC2 EQU CYREG_PRT2_PC2
pot_shoulder__0__PORT EQU 2
pot_shoulder__0__PS EQU CYREG_PRT2_PS
pot_shoulder__0__SHIFT EQU 0
pot_shoulder__DR EQU CYREG_PRT2_DR
pot_shoulder__INTCFG EQU CYREG_PRT2_INTCFG
pot_shoulder__INTSTAT EQU CYREG_PRT2_INTSTAT
pot_shoulder__MASK EQU 0x01
pot_shoulder__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot_shoulder__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot_shoulder__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot_shoulder__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot_shoulder__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot_shoulder__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot_shoulder__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot_shoulder__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot_shoulder__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot_shoulder__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot_shoulder__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot_shoulder__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot_shoulder__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot_shoulder__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot_shoulder__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot_shoulder__PC EQU CYREG_PRT2_PC
pot_shoulder__PC2 EQU CYREG_PRT2_PC2
pot_shoulder__PORT EQU 2
pot_shoulder__PS EQU CYREG_PRT2_PS
pot_shoulder__SHIFT EQU 0

; stop_shdr_dn
stop_shdr_dn__0__DM__MASK EQU 0x38000
stop_shdr_dn__0__DM__SHIFT EQU 15
stop_shdr_dn__0__DR EQU CYREG_PRT3_DR
stop_shdr_dn__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
stop_shdr_dn__0__HSIOM_MASK EQU 0x00F00000
stop_shdr_dn__0__HSIOM_SHIFT EQU 20
stop_shdr_dn__0__INTCFG EQU CYREG_PRT3_INTCFG
stop_shdr_dn__0__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_shdr_dn__0__MASK EQU 0x20
stop_shdr_dn__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_shdr_dn__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_shdr_dn__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_shdr_dn__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_shdr_dn__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_shdr_dn__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_shdr_dn__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_shdr_dn__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_shdr_dn__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_shdr_dn__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_shdr_dn__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_shdr_dn__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_shdr_dn__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_shdr_dn__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_shdr_dn__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_shdr_dn__0__PC EQU CYREG_PRT3_PC
stop_shdr_dn__0__PC2 EQU CYREG_PRT3_PC2
stop_shdr_dn__0__PORT EQU 3
stop_shdr_dn__0__PS EQU CYREG_PRT3_PS
stop_shdr_dn__0__SHIFT EQU 5
stop_shdr_dn__DR EQU CYREG_PRT3_DR
stop_shdr_dn__INTCFG EQU CYREG_PRT3_INTCFG
stop_shdr_dn__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_shdr_dn__MASK EQU 0x20
stop_shdr_dn__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_shdr_dn__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_shdr_dn__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_shdr_dn__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_shdr_dn__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_shdr_dn__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_shdr_dn__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_shdr_dn__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_shdr_dn__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_shdr_dn__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_shdr_dn__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_shdr_dn__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_shdr_dn__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_shdr_dn__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_shdr_dn__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_shdr_dn__PC EQU CYREG_PRT3_PC
stop_shdr_dn__PC2 EQU CYREG_PRT3_PC2
stop_shdr_dn__PORT EQU 3
stop_shdr_dn__PS EQU CYREG_PRT3_PS
stop_shdr_dn__SHIFT EQU 5

; stop_shdr_up
stop_shdr_up__0__DM__MASK EQU 0x7000
stop_shdr_up__0__DM__SHIFT EQU 12
stop_shdr_up__0__DR EQU CYREG_PRT3_DR
stop_shdr_up__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
stop_shdr_up__0__HSIOM_MASK EQU 0x000F0000
stop_shdr_up__0__HSIOM_SHIFT EQU 16
stop_shdr_up__0__INTCFG EQU CYREG_PRT3_INTCFG
stop_shdr_up__0__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_shdr_up__0__MASK EQU 0x10
stop_shdr_up__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_shdr_up__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_shdr_up__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_shdr_up__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_shdr_up__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_shdr_up__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_shdr_up__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_shdr_up__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_shdr_up__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_shdr_up__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_shdr_up__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_shdr_up__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_shdr_up__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_shdr_up__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_shdr_up__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_shdr_up__0__PC EQU CYREG_PRT3_PC
stop_shdr_up__0__PC2 EQU CYREG_PRT3_PC2
stop_shdr_up__0__PORT EQU 3
stop_shdr_up__0__PS EQU CYREG_PRT3_PS
stop_shdr_up__0__SHIFT EQU 4
stop_shdr_up__DR EQU CYREG_PRT3_DR
stop_shdr_up__INTCFG EQU CYREG_PRT3_INTCFG
stop_shdr_up__INTSTAT EQU CYREG_PRT3_INTSTAT
stop_shdr_up__MASK EQU 0x10
stop_shdr_up__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
stop_shdr_up__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
stop_shdr_up__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
stop_shdr_up__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
stop_shdr_up__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
stop_shdr_up__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
stop_shdr_up__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
stop_shdr_up__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
stop_shdr_up__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
stop_shdr_up__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
stop_shdr_up__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
stop_shdr_up__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
stop_shdr_up__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
stop_shdr_up__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
stop_shdr_up__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
stop_shdr_up__PC EQU CYREG_PRT3_PC
stop_shdr_up__PC2 EQU CYREG_PRT3_PC2
stop_shdr_up__PORT EQU 3
stop_shdr_up__PS EQU CYREG_PRT3_PS
stop_shdr_up__SHIFT EQU 4

; Clock_counter
Clock_counter__DIVIDER_MASK EQU 0x0000FFFF
Clock_counter__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_counter__ENABLE_MASK EQU 0x80000000
Clock_counter__MASK EQU 0x80000000
Clock_counter__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
