// Seed: 1390046903
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  notif0 primCall (id_1, id_2, id_4);
  input wire _id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 ();
  inout reg id_1;
  initial id_1 = 1'h0;
  assign id_2[id_3] = (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire id_1;
  wire id_4;
  ;
endmodule
