16:55:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\ADS_bus_CS\Vitis_proj\temp_xsdb_launch_script.tcl
16:55:23 INFO  : Registering command handlers for Vitis TCF services
16:55:24 INFO  : XSCT server has started successfully.
16:55:24 INFO  : plnx-install-location is set to ''
16:55:24 INFO  : Successfully done setting XSCT server connection channel  
16:55:40 INFO  : Successfully done setting workspace for the tool. 
16:55:40 INFO  : Successfully done query RDI_DATADIR 
16:59:04 INFO  : Successfully done sdx_reload_mss "D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:02:26 INFO  : Successfully done sdx_reload_mss "D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:02:26 INFO  : No changes in MSS file content so sources will not be generated.
20:29:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\ADS_bus_CS\Vitis_proj\temp_xsdb_launch_script.tcl
20:29:52 INFO  : XSCT server has started successfully.
20:29:52 INFO  : Successfully done setting XSCT server connection channel  
20:29:52 INFO  : Registering command handlers for Vitis TCF services
20:30:15 INFO  : plnx-install-location is set to ''
20:30:15 INFO  : Successfully done setting workspace for the tool. 
20:30:15 INFO  : Successfully done query RDI_DATADIR 
20:30:27 INFO  : Checking for BSP changes to sync application flags for project 'ADS_bus_App'...
20:30:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus/export/ADS_bus/hw/design_1_wrapper.xsa is already opened

21:34:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\ADS_bus_CS\Vitis_proj\temp_xsdb_launch_script.tcl
21:34:26 INFO  : XSCT server has started successfully.
21:34:27 INFO  : plnx-install-location is set to ''
21:34:27 INFO  : Successfully done setting XSCT server connection channel  
21:34:27 INFO  : Successfully done setting workspace for the tool. 
21:34:28 INFO  : Registering command handlers for Vitis TCF services
21:34:28 INFO  : Successfully done query RDI_DATADIR 
21:35:38 INFO  : Successfully done sdx_reload_mss "D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:36:11 INFO  : Successfully done sdx_reload_mss "D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:37:58 INFO  : Checking for BSP changes to sync application flags for project 'ADS_bus_App'...
14:26:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\ADS_bus_CS\Vitis_proj\temp_xsdb_launch_script.tcl
14:26:33 INFO  : XSCT server has started successfully.
14:26:34 INFO  : Successfully done setting XSCT server connection channel  
14:26:34 INFO  : plnx-install-location is set to ''
14:26:34 INFO  : Successfully done setting workspace for the tool. 
14:26:37 INFO  : Registering command handlers for Vitis TCF services
14:26:38 INFO  : Successfully done query RDI_DATADIR 
14:39:27 INFO  : Successfully done sdx_reload_mss "D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:39:28 INFO  : Successfully done sdx_reload_mss "D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:41:09 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:28 INFO  : Jtag cable 'Digilent Zed 210248492668' is selected.
14:41:28 INFO  : 'jtag frequency' command is executed.
14:41:28 INFO  : Context for 'APU' is selected.
14:41:28 INFO  : System reset is completed.
14:41:32 INFO  : 'after 3000' command is executed.
14:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1' command is executed.
14:41:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:41:34 INFO  : Context for 'APU' is selected.
14:41:34 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:35 INFO  : Context for 'APU' is selected.
14:41:35 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:41:35 INFO  : 'ps7_init' command is executed.
14:41:35 INFO  : 'ps7_post_config' command is executed.
14:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:35 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:36 INFO  : Memory regions updated for context APU
14:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:36 INFO  : 'con' command is executed.
14:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:36 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:42:56 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:43:11 INFO  : Disconnected from the channel tcfchan#3.
14:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:13 INFO  : Jtag cable 'Digilent Zed 210248492668' is selected.
14:43:13 INFO  : 'jtag frequency' command is executed.
14:43:14 INFO  : Context for 'APU' is selected.
14:43:14 INFO  : System reset is completed.
14:43:17 INFO  : 'after 3000' command is executed.
14:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1' command is executed.
14:43:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:43:20 INFO  : Context for 'APU' is selected.
14:43:20 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:43:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:20 INFO  : Context for 'APU' is selected.
14:43:20 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:43:20 INFO  : 'ps7_init' command is executed.
14:43:20 INFO  : 'ps7_post_config' command is executed.
14:43:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:21 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:21 INFO  : Memory regions updated for context APU
14:43:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:21 INFO  : 'con' command is executed.
14:43:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:43:21 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:43:36 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:43:52 INFO  : Disconnected from the channel tcfchan#5.
14:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:54 INFO  : Jtag cable 'Digilent Zed 210248492668' is selected.
14:43:54 INFO  : 'jtag frequency' command is executed.
14:43:54 INFO  : Context for 'APU' is selected.
14:43:55 INFO  : System reset is completed.
14:43:58 INFO  : 'after 3000' command is executed.
14:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1' command is executed.
14:44:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:44:01 INFO  : Context for 'APU' is selected.
14:44:01 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:44:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:01 INFO  : Context for 'APU' is selected.
14:44:01 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:44:01 INFO  : 'ps7_init' command is executed.
14:44:01 INFO  : 'ps7_post_config' command is executed.
14:44:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:02 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:02 INFO  : Memory regions updated for context APU
14:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:02 INFO  : 'con' command is executed.
14:44:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:02 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:46:39 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:47:03 INFO  : Disconnected from the channel tcfchan#7.
14:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:04 INFO  : Jtag cable 'Digilent Zed 210248492668' is selected.
14:47:04 INFO  : 'jtag frequency' command is executed.
14:47:05 INFO  : Context for 'APU' is selected.
14:47:05 INFO  : System reset is completed.
14:47:08 INFO  : 'after 3000' command is executed.
14:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1' command is executed.
14:47:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:47:11 INFO  : Context for 'APU' is selected.
14:47:11 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:11 INFO  : Context for 'APU' is selected.
14:47:11 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:47:11 INFO  : 'ps7_init' command is executed.
14:47:11 INFO  : 'ps7_post_config' command is executed.
14:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:12 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248492668" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:12 INFO  : Memory regions updated for context APU
14:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:12 INFO  : 'con' command is executed.
14:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:12 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:54:48 INFO  : Disconnected from the channel tcfchan#9.
05:08:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\ADS_bus_CS\Vitis_proj\temp_xsdb_launch_script.tcl
05:08:26 INFO  : XSCT server has started successfully.
05:08:26 INFO  : Successfully done setting XSCT server connection channel  
05:08:26 INFO  : plnx-install-location is set to ''
05:08:26 INFO  : Successfully done setting workspace for the tool. 
05:08:30 INFO  : Registering command handlers for Vitis TCF services
05:08:47 INFO  : Successfully done query RDI_DATADIR 
05:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:10:34 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:10:34 INFO  : 'jtag frequency' command is executed.
05:10:34 INFO  : Context for 'APU' is selected.
05:10:34 INFO  : System reset is completed.
05:10:38 INFO  : 'after 3000' command is executed.
05:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:10:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:10:41 INFO  : Context for 'APU' is selected.
05:10:41 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
05:10:41 INFO  : Context for 'APU' is selected.
05:10:41 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:10:41 INFO  : 'ps7_init' command is executed.
05:10:42 INFO  : 'ps7_post_config' command is executed.
05:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:42 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
05:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:10:42 INFO  : Memory regions updated for context APU
05:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:43 INFO  : 'con' command is executed.
05:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:10:43 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:11:21 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:11:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:11:54 INFO  : Disconnected from the channel tcfchan#1.
05:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:11:56 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:11:56 INFO  : 'jtag frequency' command is executed.
05:11:56 INFO  : Context for 'APU' is selected.
05:11:56 INFO  : System reset is completed.
05:11:59 INFO  : 'after 3000' command is executed.
05:12:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:12:02 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:12:02 INFO  : Context for 'APU' is selected.
05:12:05 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:12:05 INFO  : 'configparams force-mem-access 1' command is executed.
05:12:05 INFO  : Context for 'APU' is selected.
05:12:05 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:12:05 INFO  : 'ps7_init' command is executed.
05:12:05 INFO  : 'ps7_post_config' command is executed.
05:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:06 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:12:06 INFO  : 'configparams force-mem-access 0' command is executed.
05:12:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:12:06 INFO  : Memory regions updated for context APU
05:12:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:06 INFO  : 'con' command is executed.
05:12:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:12:06 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:15:36 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:15:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:15:50 INFO  : Disconnected from the channel tcfchan#3.
05:15:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:15:52 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:15:52 INFO  : 'jtag frequency' command is executed.
05:15:52 INFO  : Context for 'APU' is selected.
05:15:52 INFO  : System reset is completed.
05:15:55 INFO  : 'after 3000' command is executed.
05:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:15:58 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:15:58 INFO  : Context for 'APU' is selected.
05:16:00 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:16:00 INFO  : 'configparams force-mem-access 1' command is executed.
05:16:00 INFO  : Context for 'APU' is selected.
05:16:01 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:16:01 INFO  : 'ps7_init' command is executed.
05:16:01 INFO  : 'ps7_post_config' command is executed.
05:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:16:01 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
05:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:16:02 INFO  : Memory regions updated for context APU
05:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:16:02 INFO  : 'con' command is executed.
05:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:16:02 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:16:31 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:16:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:16:42 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:16:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:16:51 INFO  : Disconnected from the channel tcfchan#5.
05:16:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:16:53 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:16:53 INFO  : 'jtag frequency' command is executed.
05:16:53 INFO  : Context for 'APU' is selected.
05:16:53 INFO  : System reset is completed.
05:16:56 INFO  : 'after 3000' command is executed.
05:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:16:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:16:59 INFO  : Context for 'APU' is selected.
05:17:02 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:17:02 INFO  : 'configparams force-mem-access 1' command is executed.
05:17:02 INFO  : Context for 'APU' is selected.
05:17:02 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:17:02 INFO  : 'ps7_init' command is executed.
05:17:02 INFO  : 'ps7_post_config' command is executed.
05:17:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:17:03 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:17:03 INFO  : 'configparams force-mem-access 0' command is executed.
05:17:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:17:03 INFO  : Memory regions updated for context APU
05:17:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:17:03 INFO  : 'con' command is executed.
05:17:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:17:03 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:18:07 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:18:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:18:21 INFO  : Disconnected from the channel tcfchan#8.
05:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:18:22 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:18:23 INFO  : 'jtag frequency' command is executed.
05:18:23 INFO  : Context for 'APU' is selected.
05:18:23 INFO  : System reset is completed.
05:18:26 INFO  : 'after 3000' command is executed.
05:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:18:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:18:29 INFO  : Context for 'APU' is selected.
05:18:32 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
05:18:32 INFO  : Context for 'APU' is selected.
05:18:32 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:18:32 INFO  : 'ps7_init' command is executed.
05:18:32 INFO  : 'ps7_post_config' command is executed.
05:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:18:33 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
05:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:18:33 INFO  : Memory regions updated for context APU
05:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:18:33 INFO  : 'con' command is executed.
05:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:18:33 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:19:03 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:19:15 INFO  : Disconnected from the channel tcfchan#10.
05:19:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:19:17 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:19:17 INFO  : 'jtag frequency' command is executed.
05:19:17 INFO  : Context for 'APU' is selected.
05:19:17 INFO  : System reset is completed.
05:19:21 INFO  : 'after 3000' command is executed.
05:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:19:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:19:23 INFO  : Context for 'APU' is selected.
05:19:26 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:19:26 INFO  : 'configparams force-mem-access 1' command is executed.
05:19:26 INFO  : Context for 'APU' is selected.
05:19:26 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:19:27 INFO  : 'ps7_init' command is executed.
05:19:27 INFO  : 'ps7_post_config' command is executed.
05:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:27 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:19:27 INFO  : Memory regions updated for context APU
05:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:27 INFO  : 'con' command is executed.
05:19:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:19:27 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:21:38 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:21:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:22:07 INFO  : Removed 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus/export/ADS_bus' from custom platform repositories.
05:22:14 INFO  : Disconnected from the channel tcfchan#12.
05:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:22:16 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:22:16 INFO  : 'jtag frequency' command is executed.
05:22:16 INFO  : Context for 'APU' is selected.
05:22:16 INFO  : System reset is completed.
05:22:19 INFO  : 'after 3000' command is executed.
05:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:22:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:22:22 INFO  : Context for 'APU' is selected.
05:22:25 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
05:22:25 INFO  : Context for 'APU' is selected.
05:22:25 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:22:26 INFO  : 'ps7_init' command is executed.
05:22:26 INFO  : 'ps7_post_config' command is executed.
05:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:26 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
05:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:22:26 INFO  : Memory regions updated for context APU
05:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:22:26 INFO  : 'con' command is executed.
05:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:22:26 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:33:04 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:33:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:33:17 INFO  : Disconnected from the channel tcfchan#14.
05:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:33:19 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:33:19 INFO  : 'jtag frequency' command is executed.
05:33:19 INFO  : Context for 'APU' is selected.
05:33:20 INFO  : System reset is completed.
05:33:23 INFO  : 'after 3000' command is executed.
05:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:33:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:33:26 INFO  : Context for 'APU' is selected.
05:33:26 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
05:33:26 INFO  : Context for 'APU' is selected.
05:33:26 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:33:27 INFO  : 'ps7_init' command is executed.
05:33:27 INFO  : 'ps7_post_config' command is executed.
05:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:27 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:33:27 INFO  : Memory regions updated for context APU
05:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:28 INFO  : 'con' command is executed.
05:33:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:33:28 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:34:58 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:35:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:35:08 INFO  : Disconnected from the channel tcfchan#16.
05:35:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:35:10 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:35:10 INFO  : 'jtag frequency' command is executed.
05:35:10 INFO  : Context for 'APU' is selected.
05:35:10 INFO  : System reset is completed.
05:35:13 INFO  : 'after 3000' command is executed.
05:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:35:16 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:35:16 INFO  : Context for 'APU' is selected.
05:35:17 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
05:35:17 INFO  : Context for 'APU' is selected.
05:35:17 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:35:17 INFO  : 'ps7_init' command is executed.
05:35:17 INFO  : 'ps7_post_config' command is executed.
05:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:35:18 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
05:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:35:18 INFO  : Memory regions updated for context APU
05:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:35:18 INFO  : 'con' command is executed.
05:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:35:18 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:35:43 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:35:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:36:02 INFO  : Disconnected from the channel tcfchan#18.
05:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:36:04 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:36:04 INFO  : 'jtag frequency' command is executed.
05:36:04 INFO  : Context for 'APU' is selected.
05:36:04 INFO  : System reset is completed.
05:36:07 INFO  : 'after 3000' command is executed.
05:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:36:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:36:10 INFO  : Context for 'APU' is selected.
05:36:10 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
05:36:11 INFO  : Context for 'APU' is selected.
05:36:11 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:36:11 INFO  : 'ps7_init' command is executed.
05:36:11 INFO  : 'ps7_post_config' command is executed.
05:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:12 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
05:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:36:12 INFO  : Memory regions updated for context APU
05:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:36:12 INFO  : 'con' command is executed.
05:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:36:12 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:45:35 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:45:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:45:46 INFO  : Disconnected from the channel tcfchan#20.
05:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:45:48 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:45:48 INFO  : 'jtag frequency' command is executed.
05:45:49 INFO  : Context for 'APU' is selected.
05:45:49 INFO  : System reset is completed.
05:45:52 INFO  : 'after 3000' command is executed.
05:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:45:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:45:55 INFO  : Context for 'APU' is selected.
05:45:55 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
05:45:55 INFO  : Context for 'APU' is selected.
05:45:55 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:45:56 INFO  : 'ps7_init' command is executed.
05:45:56 INFO  : 'ps7_post_config' command is executed.
05:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:45:56 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
05:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:45:57 INFO  : Memory regions updated for context APU
05:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:45:57 INFO  : 'con' command is executed.
05:45:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:45:57 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:46:14 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:46:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:46:30 INFO  : Disconnected from the channel tcfchan#22.
05:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:46:32 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:46:32 INFO  : 'jtag frequency' command is executed.
05:46:33 INFO  : Context for 'APU' is selected.
05:46:33 INFO  : System reset is completed.
05:46:36 INFO  : 'after 3000' command is executed.
05:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:46:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:46:39 INFO  : Context for 'APU' is selected.
05:46:39 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
05:46:39 INFO  : Context for 'APU' is selected.
05:46:39 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:46:40 INFO  : 'ps7_init' command is executed.
05:46:40 INFO  : 'ps7_post_config' command is executed.
05:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:46:40 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
05:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:46:41 INFO  : Memory regions updated for context APU
05:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:46:41 INFO  : 'con' command is executed.
05:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:46:41 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:47:03 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:47:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:47:16 INFO  : Disconnected from the channel tcfchan#24.
05:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:47:18 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:47:18 INFO  : 'jtag frequency' command is executed.
05:47:18 INFO  : Context for 'APU' is selected.
05:47:19 INFO  : System reset is completed.
05:47:22 INFO  : 'after 3000' command is executed.
05:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:47:25 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:47:25 INFO  : Context for 'APU' is selected.
05:47:25 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:47:25 INFO  : 'configparams force-mem-access 1' command is executed.
05:47:25 INFO  : Context for 'APU' is selected.
05:47:25 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:47:26 INFO  : 'ps7_init' command is executed.
05:47:26 INFO  : 'ps7_post_config' command is executed.
05:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:26 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
05:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:47:27 INFO  : Memory regions updated for context APU
05:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:27 INFO  : 'con' command is executed.
05:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:47:27 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:54:01 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:54:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:54:11 INFO  : Disconnected from the channel tcfchan#26.
05:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:13 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:54:13 INFO  : 'jtag frequency' command is executed.
05:54:14 INFO  : Context for 'APU' is selected.
05:54:14 INFO  : System reset is completed.
05:54:17 INFO  : 'after 3000' command is executed.
05:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:54:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:54:20 INFO  : Context for 'APU' is selected.
05:54:20 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
05:54:20 INFO  : Context for 'APU' is selected.
05:54:21 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:54:21 INFO  : 'ps7_init' command is executed.
05:54:21 INFO  : 'ps7_post_config' command is executed.
05:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:22 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
05:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:54:22 INFO  : Memory regions updated for context APU
05:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:22 INFO  : 'con' command is executed.
05:54:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:54:22 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:55:24 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:55:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:55:35 INFO  : Disconnected from the channel tcfchan#28.
05:55:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:55:37 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:55:38 INFO  : 'jtag frequency' command is executed.
05:55:38 INFO  : Context for 'APU' is selected.
05:55:38 INFO  : System reset is completed.
05:55:41 INFO  : 'after 3000' command is executed.
05:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:55:44 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:55:44 INFO  : Context for 'APU' is selected.
05:55:44 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:55:45 INFO  : 'configparams force-mem-access 1' command is executed.
05:55:45 INFO  : Context for 'APU' is selected.
05:55:45 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:55:45 INFO  : 'ps7_init' command is executed.
05:55:45 INFO  : 'ps7_post_config' command is executed.
05:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:55:46 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
05:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:55:46 INFO  : Memory regions updated for context APU
05:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:55:46 INFO  : 'con' command is executed.
05:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:55:46 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:56:10 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:56:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:56:18 INFO  : Disconnected from the channel tcfchan#30.
05:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:56:21 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:56:21 INFO  : 'jtag frequency' command is executed.
05:56:21 INFO  : Context for 'APU' is selected.
05:56:21 INFO  : System reset is completed.
05:56:24 INFO  : 'after 3000' command is executed.
05:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:56:27 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:56:28 INFO  : Context for 'APU' is selected.
05:56:28 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
05:56:28 INFO  : Context for 'APU' is selected.
05:56:28 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:56:29 INFO  : 'ps7_init' command is executed.
05:56:29 INFO  : 'ps7_post_config' command is executed.
05:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:56:29 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
05:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:56:29 INFO  : Memory regions updated for context APU
05:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:56:30 INFO  : 'con' command is executed.
05:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:56:30 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:57:15 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:57:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:58:01 INFO  : Disconnected from the channel tcfchan#32.
05:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:58:46 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:04 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:59:04 INFO  : 'jtag frequency' command is executed.
05:59:04 INFO  : Context for 'APU' is selected.
05:59:05 INFO  : System reset is completed.
05:59:08 INFO  : 'after 3000' command is executed.
05:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
05:59:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
05:59:11 INFO  : Context for 'APU' is selected.
05:59:11 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
05:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
05:59:11 INFO  : Context for 'APU' is selected.
05:59:12 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
05:59:12 INFO  : 'ps7_init' command is executed.
05:59:12 INFO  : 'ps7_post_config' command is executed.
05:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:13 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:59:13 INFO  : 'configparams force-mem-access 0' command is executed.
05:59:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

05:59:13 INFO  : Memory regions updated for context APU
05:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:13 INFO  : 'con' command is executed.
05:59:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:59:13 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
05:59:42 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
05:59:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

05:59:55 INFO  : Disconnected from the channel tcfchan#34.
05:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:58 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
05:59:58 INFO  : 'jtag frequency' command is executed.
05:59:58 INFO  : Context for 'APU' is selected.
05:59:58 INFO  : System reset is completed.
06:00:01 INFO  : 'after 3000' command is executed.
06:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:00:04 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:00:05 INFO  : Context for 'APU' is selected.
06:00:05 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
06:00:05 INFO  : Context for 'APU' is selected.
06:00:05 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:00:06 INFO  : 'ps7_init' command is executed.
06:00:06 INFO  : 'ps7_post_config' command is executed.
06:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:06 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
06:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:00:06 INFO  : Memory regions updated for context APU
06:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:07 INFO  : 'con' command is executed.
06:00:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:00:07 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:04:13 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:04:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:04:25 INFO  : Disconnected from the channel tcfchan#36.
06:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:04:27 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:04:28 INFO  : 'jtag frequency' command is executed.
06:04:28 INFO  : Context for 'APU' is selected.
06:04:28 INFO  : System reset is completed.
06:04:31 INFO  : 'after 3000' command is executed.
06:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:04:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:04:34 INFO  : Context for 'APU' is selected.
06:04:35 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
06:04:35 INFO  : Context for 'APU' is selected.
06:04:35 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:04:35 INFO  : 'ps7_init' command is executed.
06:04:36 INFO  : 'ps7_post_config' command is executed.
06:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:36 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:04:36 INFO  : 'configparams force-mem-access 0' command is executed.
06:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:04:36 INFO  : Memory regions updated for context APU
06:04:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:04:37 INFO  : 'con' command is executed.
06:04:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:04:37 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:08:06 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:08:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:08:16 INFO  : Disconnected from the channel tcfchan#38.
06:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:08:19 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:08:19 INFO  : 'jtag frequency' command is executed.
06:08:19 INFO  : Context for 'APU' is selected.
06:08:20 INFO  : System reset is completed.
06:08:23 INFO  : 'after 3000' command is executed.
06:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:08:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:08:26 INFO  : Context for 'APU' is selected.
06:08:26 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:08:26 INFO  : 'configparams force-mem-access 1' command is executed.
06:08:27 INFO  : Context for 'APU' is selected.
06:08:27 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:08:27 INFO  : 'ps7_init' command is executed.
06:08:27 INFO  : 'ps7_post_config' command is executed.
06:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:08:28 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
06:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:08:28 INFO  : Memory regions updated for context APU
06:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:08:28 INFO  : 'con' command is executed.
06:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:08:28 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:09:24 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:09:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:09:32 INFO  : Disconnected from the channel tcfchan#40.
06:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:09:35 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:09:35 INFO  : 'jtag frequency' command is executed.
06:09:35 INFO  : Context for 'APU' is selected.
06:09:36 INFO  : System reset is completed.
06:09:39 INFO  : 'after 3000' command is executed.
06:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:09:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:09:42 INFO  : Context for 'APU' is selected.
06:09:42 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
06:09:42 INFO  : Context for 'APU' is selected.
06:09:43 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:09:43 INFO  : 'ps7_init' command is executed.
06:09:43 INFO  : 'ps7_post_config' command is executed.
06:09:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:44 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:09:44 INFO  : 'configparams force-mem-access 0' command is executed.
06:09:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:09:44 INFO  : Memory regions updated for context APU
06:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:09:44 INFO  : 'con' command is executed.
06:09:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:09:44 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:11:56 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:11:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:12:12 INFO  : Disconnected from the channel tcfchan#42.
06:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:12:15 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:12:15 INFO  : 'jtag frequency' command is executed.
06:12:15 INFO  : Context for 'APU' is selected.
06:12:15 INFO  : System reset is completed.
06:12:18 INFO  : 'after 3000' command is executed.
06:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:12:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:12:22 INFO  : Context for 'APU' is selected.
06:12:22 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
06:12:22 INFO  : Context for 'APU' is selected.
06:12:22 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:12:23 INFO  : 'ps7_init' command is executed.
06:12:23 INFO  : 'ps7_post_config' command is executed.
06:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:12:24 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:12:24 INFO  : 'configparams force-mem-access 0' command is executed.
06:12:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:12:24 INFO  : Memory regions updated for context APU
06:12:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:12:24 INFO  : 'con' command is executed.
06:12:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:12:24 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:18:04 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:18:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:18:13 INFO  : Disconnected from the channel tcfchan#44.
06:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:18:16 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:18:16 INFO  : 'jtag frequency' command is executed.
06:18:16 INFO  : Context for 'APU' is selected.
06:18:16 INFO  : System reset is completed.
06:18:20 INFO  : 'after 3000' command is executed.
06:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:18:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:18:23 INFO  : Context for 'APU' is selected.
06:18:23 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
06:18:23 INFO  : Context for 'APU' is selected.
06:18:24 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:18:24 INFO  : 'ps7_init' command is executed.
06:18:24 INFO  : 'ps7_post_config' command is executed.
06:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:25 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:18:25 INFO  : 'configparams force-mem-access 0' command is executed.
06:18:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:18:25 INFO  : Memory regions updated for context APU
06:18:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:18:25 INFO  : 'con' command is executed.
06:18:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:18:25 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:19:18 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:19:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:19:30 INFO  : Disconnected from the channel tcfchan#46.
06:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:19:33 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:19:33 INFO  : 'jtag frequency' command is executed.
06:19:34 INFO  : Context for 'APU' is selected.
06:19:34 INFO  : System reset is completed.
06:19:37 INFO  : 'after 3000' command is executed.
06:19:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:19:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:19:40 INFO  : Context for 'APU' is selected.
06:19:40 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
06:19:41 INFO  : Context for 'APU' is selected.
06:19:41 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:19:41 INFO  : 'ps7_init' command is executed.
06:19:42 INFO  : 'ps7_post_config' command is executed.
06:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:42 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
06:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:19:42 INFO  : Memory regions updated for context APU
06:19:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:43 INFO  : 'con' command is executed.
06:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:19:43 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:20:00 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:20:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:20:12 INFO  : Disconnected from the channel tcfchan#48.
06:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:20:15 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:20:15 INFO  : 'jtag frequency' command is executed.
06:20:15 INFO  : Context for 'APU' is selected.
06:20:16 INFO  : System reset is completed.
06:20:19 INFO  : 'after 3000' command is executed.
06:20:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:20:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:20:22 INFO  : Context for 'APU' is selected.
06:20:22 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
06:20:23 INFO  : Context for 'APU' is selected.
06:20:23 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:20:23 INFO  : 'ps7_init' command is executed.
06:20:23 INFO  : 'ps7_post_config' command is executed.
06:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:20:24 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:20:24 INFO  : 'configparams force-mem-access 0' command is executed.
06:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:20:24 INFO  : Memory regions updated for context APU
06:20:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:20:25 INFO  : 'con' command is executed.
06:20:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:20:25 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:20:47 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:20:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:20:58 INFO  : Disconnected from the channel tcfchan#50.
06:20:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:21:01 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:21:01 INFO  : 'jtag frequency' command is executed.
06:21:01 INFO  : Context for 'APU' is selected.
06:21:02 INFO  : System reset is completed.
06:21:05 INFO  : 'after 3000' command is executed.
06:21:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:21:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:21:08 INFO  : Context for 'APU' is selected.
06:21:08 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
06:21:09 INFO  : Context for 'APU' is selected.
06:21:09 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:21:09 INFO  : 'ps7_init' command is executed.
06:21:10 INFO  : 'ps7_post_config' command is executed.
06:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:10 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
06:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:21:10 INFO  : Memory regions updated for context APU
06:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:11 INFO  : 'con' command is executed.
06:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:21:11 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:28:28 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:28:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:28:43 INFO  : Disconnected from the channel tcfchan#52.
06:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:28:46 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:28:46 INFO  : 'jtag frequency' command is executed.
06:28:46 INFO  : Context for 'APU' is selected.
06:28:46 INFO  : System reset is completed.
06:28:50 INFO  : 'after 3000' command is executed.
06:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:28:53 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:28:53 INFO  : Context for 'APU' is selected.
06:28:53 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:28:53 INFO  : 'configparams force-mem-access 1' command is executed.
06:28:54 INFO  : Context for 'APU' is selected.
06:28:54 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:28:54 INFO  : 'ps7_init' command is executed.
06:28:54 INFO  : 'ps7_post_config' command is executed.
06:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:28:55 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:28:55 INFO  : 'configparams force-mem-access 0' command is executed.
06:28:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:28:55 INFO  : Memory regions updated for context APU
06:28:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:28:56 INFO  : 'con' command is executed.
06:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:28:56 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:34:33 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:34:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:35:09 INFO  : Disconnected from the channel tcfchan#54.
06:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:35:12 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:35:13 INFO  : 'jtag frequency' command is executed.
06:35:13 INFO  : Context for 'APU' is selected.
06:35:13 INFO  : System reset is completed.
06:35:16 INFO  : 'after 3000' command is executed.
06:35:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:35:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:35:20 INFO  : Context for 'APU' is selected.
06:35:20 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:35:20 INFO  : 'configparams force-mem-access 1' command is executed.
06:35:20 INFO  : Context for 'APU' is selected.
06:35:20 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:35:21 INFO  : 'ps7_init' command is executed.
06:35:21 INFO  : 'ps7_post_config' command is executed.
06:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:35:22 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
06:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:35:22 INFO  : Memory regions updated for context APU
06:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:35:22 INFO  : 'con' command is executed.
06:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:35:22 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:37:58 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:38:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:38:15 INFO  : Disconnected from the channel tcfchan#56.
06:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:38:18 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:38:19 INFO  : 'jtag frequency' command is executed.
06:38:19 INFO  : Context for 'APU' is selected.
06:38:19 INFO  : System reset is completed.
06:38:22 INFO  : 'after 3000' command is executed.
06:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:38:25 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:38:25 INFO  : Context for 'APU' is selected.
06:38:25 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:38:25 INFO  : 'configparams force-mem-access 1' command is executed.
06:38:25 INFO  : Context for 'APU' is selected.
06:38:25 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:38:26 INFO  : 'ps7_init' command is executed.
06:38:26 INFO  : 'ps7_post_config' command is executed.
06:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:38:26 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:38:26 INFO  : 'configparams force-mem-access 0' command is executed.
06:38:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:38:26 INFO  : Memory regions updated for context APU
06:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:38:26 INFO  : 'con' command is executed.
06:38:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:38:26 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:39:35 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
06:39:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

06:39:42 INFO  : Disconnected from the channel tcfchan#58.
06:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:39:43 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
06:39:43 INFO  : 'jtag frequency' command is executed.
06:39:43 INFO  : Context for 'APU' is selected.
06:39:43 INFO  : System reset is completed.
06:39:46 INFO  : 'after 3000' command is executed.
06:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
06:39:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
06:39:48 INFO  : Context for 'APU' is selected.
06:39:48 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
06:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
06:39:48 INFO  : Context for 'APU' is selected.
06:39:48 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
06:39:48 INFO  : 'ps7_init' command is executed.
06:39:48 INFO  : 'ps7_post_config' command is executed.
06:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:39:49 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
06:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

06:39:49 INFO  : Memory regions updated for context APU
06:39:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:39:49 INFO  : 'con' command is executed.
06:39:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:39:49 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
06:43:21 INFO  : Disconnected from the channel tcfchan#60.
12:38:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\FPGA\ADS_bus_CS\Vitis_proj\temp_xsdb_launch_script.tcl
12:38:41 INFO  : XSCT server has started successfully.
12:38:41 INFO  : Registering command handlers for Vitis TCF services
12:38:41 INFO  : Successfully done setting XSCT server connection channel  
12:38:41 INFO  : plnx-install-location is set to ''
12:39:15 INFO  : Successfully done setting workspace for the tool. 
12:39:21 INFO  : Successfully done query RDI_DATADIR 
12:39:38 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
12:39:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

12:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:10 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
12:40:10 INFO  : 'jtag frequency' command is executed.
12:40:10 INFO  : Context for 'APU' is selected.
12:40:11 INFO  : System reset is completed.
12:40:14 INFO  : 'after 3000' command is executed.
12:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
12:40:16 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
12:40:16 INFO  : Context for 'APU' is selected.
12:40:16 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
12:40:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:16 INFO  : Context for 'APU' is selected.
12:40:16 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
12:40:17 INFO  : 'ps7_init' command is executed.
12:40:17 INFO  : 'ps7_post_config' command is executed.
12:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:17 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:17 INFO  : Memory regions updated for context APU
12:40:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:17 INFO  : 'con' command is executed.
12:40:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:17 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
12:40:29 INFO  : Disconnected from the channel tcfchan#2.
12:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:29 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
12:40:29 INFO  : 'jtag frequency' command is executed.
12:40:29 INFO  : Context for 'APU' is selected.
12:40:30 INFO  : System reset is completed.
12:40:33 INFO  : 'after 3000' command is executed.
12:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
12:40:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
12:40:35 INFO  : Context for 'APU' is selected.
12:40:38 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
12:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:38 INFO  : Context for 'APU' is selected.
12:40:38 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
12:40:38 INFO  : 'ps7_init' command is executed.
12:40:38 INFO  : 'ps7_post_config' command is executed.
12:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:38 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:38 INFO  : Memory regions updated for context APU
12:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:38 INFO  : 'con' command is executed.
12:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:38 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
12:59:27 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
12:59:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:00:03 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:00:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:01:08 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:01:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:01:50 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:01:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:02:04 INFO  : Disconnected from the channel tcfchan#3.
13:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:04 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:02:04 INFO  : 'jtag frequency' command is executed.
13:02:04 INFO  : Context for 'APU' is selected.
13:02:04 INFO  : System reset is completed.
13:02:07 INFO  : 'after 3000' command is executed.
13:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:02:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:02:10 INFO  : Context for 'APU' is selected.
13:02:12 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:02:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:12 INFO  : Context for 'APU' is selected.
13:02:12 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:02:12 INFO  : 'ps7_init' command is executed.
13:02:12 INFO  : 'ps7_post_config' command is executed.
13:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:13 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:13 INFO  : Memory regions updated for context APU
13:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:13 INFO  : 'con' command is executed.
13:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:02:13 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:03:22 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:03:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:03:34 INFO  : Disconnected from the channel tcfchan#8.
13:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:34 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:03:34 INFO  : 'jtag frequency' command is executed.
13:03:34 INFO  : Context for 'APU' is selected.
13:03:34 INFO  : System reset is completed.
13:03:37 INFO  : 'after 3000' command is executed.
13:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:03:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:03:40 INFO  : Context for 'APU' is selected.
13:03:42 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:03:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:42 INFO  : Context for 'APU' is selected.
13:03:42 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:03:43 INFO  : 'ps7_init' command is executed.
13:03:43 INFO  : 'ps7_post_config' command is executed.
13:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:43 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:43 INFO  : Memory regions updated for context APU
13:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:43 INFO  : 'con' command is executed.
13:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:43 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:04:45 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:04:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:04:56 INFO  : Disconnected from the channel tcfchan#10.
13:04:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:56 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:04:56 INFO  : 'jtag frequency' command is executed.
13:04:56 INFO  : Context for 'APU' is selected.
13:04:56 INFO  : System reset is completed.
13:04:59 INFO  : 'after 3000' command is executed.
13:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:05:02 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:05:02 INFO  : Context for 'APU' is selected.
13:05:04 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:04 INFO  : Context for 'APU' is selected.
13:05:04 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:05:04 INFO  : 'ps7_init' command is executed.
13:05:04 INFO  : 'ps7_post_config' command is executed.
13:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:05 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:05 INFO  : Memory regions updated for context APU
13:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:05 INFO  : 'con' command is executed.
13:05:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:05 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:06:33 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:06:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:06:45 INFO  : Disconnected from the channel tcfchan#12.
13:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:45 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:06:45 INFO  : 'jtag frequency' command is executed.
13:06:45 INFO  : Context for 'APU' is selected.
13:06:46 INFO  : System reset is completed.
13:06:49 INFO  : 'after 3000' command is executed.
13:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:06:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:06:51 INFO  : Context for 'APU' is selected.
13:06:53 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:53 INFO  : Context for 'APU' is selected.
13:06:53 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:06:54 INFO  : 'ps7_init' command is executed.
13:06:54 INFO  : 'ps7_post_config' command is executed.
13:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:54 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:54 INFO  : Memory regions updated for context APU
13:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:54 INFO  : 'con' command is executed.
13:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:54 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:08:55 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:08:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:09:07 INFO  : Disconnected from the channel tcfchan#14.
13:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:08 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:09:08 INFO  : 'jtag frequency' command is executed.
13:09:08 INFO  : Context for 'APU' is selected.
13:09:08 INFO  : System reset is completed.
13:09:11 INFO  : 'after 3000' command is executed.
13:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:09:13 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:09:13 INFO  : Context for 'APU' is selected.
13:09:15 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:09:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:15 INFO  : Context for 'APU' is selected.
13:09:15 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:09:16 INFO  : 'ps7_init' command is executed.
13:09:16 INFO  : 'ps7_post_config' command is executed.
13:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:16 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:16 INFO  : Memory regions updated for context APU
13:09:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:16 INFO  : 'con' command is executed.
13:09:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:16 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:09:44 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:09:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:09:54 INFO  : Disconnected from the channel tcfchan#16.
13:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:55 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:09:55 INFO  : 'jtag frequency' command is executed.
13:09:55 INFO  : Context for 'APU' is selected.
13:09:55 INFO  : System reset is completed.
13:09:58 INFO  : 'after 3000' command is executed.
13:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:10:00 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:10:00 INFO  : Context for 'APU' is selected.
13:10:03 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:03 INFO  : Context for 'APU' is selected.
13:10:03 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:10:03 INFO  : 'ps7_init' command is executed.
13:10:03 INFO  : 'ps7_post_config' command is executed.
13:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:03 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:03 INFO  : Memory regions updated for context APU
13:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:03 INFO  : 'con' command is executed.
13:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:03 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:12:24 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:12:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:12:33 INFO  : Disconnected from the channel tcfchan#18.
13:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:33 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:12:33 INFO  : 'jtag frequency' command is executed.
13:12:33 INFO  : Context for 'APU' is selected.
13:12:33 INFO  : System reset is completed.
13:12:36 INFO  : 'after 3000' command is executed.
13:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:12:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:12:39 INFO  : Context for 'APU' is selected.
13:12:41 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:41 INFO  : Context for 'APU' is selected.
13:12:41 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:12:42 INFO  : 'ps7_init' command is executed.
13:12:42 INFO  : 'ps7_post_config' command is executed.
13:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:42 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:42 INFO  : Memory regions updated for context APU
13:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:42 INFO  : 'con' command is executed.
13:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:42 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:17:57 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:18:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:18:11 INFO  : Disconnected from the channel tcfchan#20.
13:18:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:11 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:18:11 INFO  : 'jtag frequency' command is executed.
13:18:11 INFO  : Context for 'APU' is selected.
13:18:11 INFO  : System reset is completed.
13:18:14 INFO  : 'after 3000' command is executed.
13:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:18:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:18:17 INFO  : Context for 'APU' is selected.
13:18:19 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:20 INFO  : Context for 'APU' is selected.
13:18:20 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:18:20 INFO  : 'ps7_init' command is executed.
13:18:20 INFO  : 'ps7_post_config' command is executed.
13:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:20 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:20 INFO  : Memory regions updated for context APU
13:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:20 INFO  : 'con' command is executed.
13:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:20 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:25:59 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:26:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:26:14 INFO  : Disconnected from the channel tcfchan#22.
13:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:14 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:26:14 INFO  : 'jtag frequency' command is executed.
13:26:14 INFO  : Context for 'APU' is selected.
13:26:14 INFO  : System reset is completed.
13:26:17 INFO  : 'after 3000' command is executed.
13:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:26:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:26:20 INFO  : Context for 'APU' is selected.
13:26:22 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:26:22 INFO  : Context for 'APU' is selected.
13:26:22 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:26:23 INFO  : 'ps7_init' command is executed.
13:26:23 INFO  : 'ps7_post_config' command is executed.
13:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:23 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:26:23 INFO  : Memory regions updated for context APU
13:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:26:23 INFO  : 'con' command is executed.
13:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:26:23 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:27:55 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:27:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:28:12 INFO  : Disconnected from the channel tcfchan#24.
13:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:13 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:28:13 INFO  : 'jtag frequency' command is executed.
13:28:13 INFO  : Context for 'APU' is selected.
13:28:13 INFO  : System reset is completed.
13:28:16 INFO  : 'after 3000' command is executed.
13:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:28:18 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:28:18 INFO  : Context for 'APU' is selected.
13:28:21 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:21 INFO  : Context for 'APU' is selected.
13:28:21 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:28:22 INFO  : 'ps7_init' command is executed.
13:28:22 INFO  : 'ps7_post_config' command is executed.
13:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:22 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:22 INFO  : Memory regions updated for context APU
13:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:22 INFO  : 'con' command is executed.
13:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:22 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:30:09 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:30:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:30:29 INFO  : Disconnected from the channel tcfchan#26.
13:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:29 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:30:29 INFO  : 'jtag frequency' command is executed.
13:30:29 INFO  : Context for 'APU' is selected.
13:30:29 INFO  : System reset is completed.
13:30:32 INFO  : 'after 3000' command is executed.
13:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:30:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:30:35 INFO  : Context for 'APU' is selected.
13:30:37 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:37 INFO  : Context for 'APU' is selected.
13:30:37 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:30:38 INFO  : 'ps7_init' command is executed.
13:30:38 INFO  : 'ps7_post_config' command is executed.
13:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:38 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:38 INFO  : Memory regions updated for context APU
13:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:38 INFO  : 'con' command is executed.
13:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:38 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:32:00 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:32:55 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:32:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:33:07 INFO  : Disconnected from the channel tcfchan#28.
13:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:07 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:33:07 INFO  : 'jtag frequency' command is executed.
13:33:07 INFO  : Context for 'APU' is selected.
13:33:08 INFO  : System reset is completed.
13:33:11 INFO  : 'after 3000' command is executed.
13:33:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:33:13 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:33:13 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:33:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:16 INFO  : Context for 'APU' is selected.
13:33:16 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:33:16 INFO  : 'ps7_init' command is executed.
13:33:16 INFO  : 'ps7_post_config' command is executed.
13:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:16 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:16 INFO  : Memory regions updated for context APU
13:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:17 INFO  : 'con' command is executed.
13:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:17 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:34:12 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:34:20 INFO  : Disconnected from the channel tcfchan#30.
13:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:20 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:34:21 INFO  : 'jtag frequency' command is executed.
13:34:21 INFO  : Context for 'APU' is selected.
13:34:21 INFO  : System reset is completed.
13:34:24 INFO  : 'after 3000' command is executed.
13:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:34:26 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:34:26 INFO  : Context for 'APU' is selected.
13:34:29 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:34:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:29 INFO  : Context for 'APU' is selected.
13:34:29 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:34:29 INFO  : 'ps7_init' command is executed.
13:34:29 INFO  : 'ps7_post_config' command is executed.
13:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:29 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:30 INFO  : Memory regions updated for context APU
13:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:30 INFO  : 'con' command is executed.
13:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:34:30 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:37:12 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:37:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:37:33 INFO  : Disconnected from the channel tcfchan#31.
13:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:33 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:37:33 INFO  : 'jtag frequency' command is executed.
13:37:33 INFO  : Context for 'APU' is selected.
13:37:33 INFO  : System reset is completed.
13:37:36 INFO  : 'after 3000' command is executed.
13:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:37:39 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:37:39 INFO  : Context for 'APU' is selected.
13:37:42 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:37:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:42 INFO  : Context for 'APU' is selected.
13:37:42 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:37:42 INFO  : 'ps7_init' command is executed.
13:37:42 INFO  : 'ps7_post_config' command is executed.
13:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:42 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:42 INFO  : Memory regions updated for context APU
13:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:42 INFO  : 'con' command is executed.
13:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:37:42 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:43:05 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:43:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:43:18 INFO  : Disconnected from the channel tcfchan#33.
13:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:18 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:43:18 INFO  : 'jtag frequency' command is executed.
13:43:18 INFO  : Context for 'APU' is selected.
13:43:18 INFO  : System reset is completed.
13:43:21 INFO  : 'after 3000' command is executed.
13:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:43:24 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:43:24 INFO  : Context for 'APU' is selected.
13:43:26 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:26 INFO  : Context for 'APU' is selected.
13:43:26 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:43:27 INFO  : 'ps7_init' command is executed.
13:43:27 INFO  : 'ps7_post_config' command is executed.
13:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:27 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:27 INFO  : Memory regions updated for context APU
13:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:27 INFO  : 'con' command is executed.
13:43:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:43:27 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:46:45 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:46:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:47:02 INFO  : Disconnected from the channel tcfchan#35.
13:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:03 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:47:03 INFO  : 'jtag frequency' command is executed.
13:47:03 INFO  : Context for 'APU' is selected.
13:47:03 INFO  : System reset is completed.
13:47:06 INFO  : 'after 3000' command is executed.
13:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:47:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:47:08 INFO  : Context for 'APU' is selected.
13:47:11 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:11 INFO  : Context for 'APU' is selected.
13:47:11 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:47:12 INFO  : 'ps7_init' command is executed.
13:47:12 INFO  : 'ps7_post_config' command is executed.
13:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:12 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:12 INFO  : Memory regions updated for context APU
13:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:12 INFO  : 'con' command is executed.
13:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:47:12 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:53:50 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:53:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:54:02 INFO  : Disconnected from the channel tcfchan#37.
13:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:03 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:54:03 INFO  : 'jtag frequency' command is executed.
13:54:03 INFO  : Context for 'APU' is selected.
13:54:03 INFO  : System reset is completed.
13:54:06 INFO  : 'after 3000' command is executed.
13:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:54:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:54:09 INFO  : Context for 'APU' is selected.
13:54:11 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:11 INFO  : Context for 'APU' is selected.
13:54:11 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:54:12 INFO  : 'ps7_init' command is executed.
13:54:12 INFO  : 'ps7_post_config' command is executed.
13:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:12 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:54:12 INFO  : Memory regions updated for context APU
13:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:54:12 INFO  : 'con' command is executed.
13:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:54:12 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:55:53 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:55:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:56:11 INFO  : Disconnected from the channel tcfchan#39.
13:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:12 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:56:12 INFO  : 'jtag frequency' command is executed.
13:56:12 INFO  : Context for 'APU' is selected.
13:56:12 INFO  : System reset is completed.
13:56:15 INFO  : 'after 3000' command is executed.
13:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:56:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:56:17 INFO  : Context for 'APU' is selected.
13:56:20 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:20 INFO  : Context for 'APU' is selected.
13:56:20 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:56:20 INFO  : 'ps7_init' command is executed.
13:56:20 INFO  : 'ps7_post_config' command is executed.
13:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:20 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:20 INFO  : Memory regions updated for context APU
13:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:20 INFO  : 'con' command is executed.
13:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:56:20 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
13:57:35 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
13:57:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

13:57:49 INFO  : Disconnected from the channel tcfchan#41.
13:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:49 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
13:57:49 INFO  : 'jtag frequency' command is executed.
13:57:49 INFO  : Context for 'APU' is selected.
13:57:49 INFO  : System reset is completed.
13:57:52 INFO  : 'after 3000' command is executed.
13:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
13:57:55 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
13:57:55 INFO  : Context for 'APU' is selected.
13:57:58 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
13:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:58 INFO  : Context for 'APU' is selected.
13:57:58 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
13:57:58 INFO  : 'ps7_init' command is executed.
13:57:58 INFO  : 'ps7_post_config' command is executed.
13:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:58 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:58 INFO  : Memory regions updated for context APU
13:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:58 INFO  : 'con' command is executed.
13:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:58 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:00:15 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:00:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:00:31 INFO  : Disconnected from the channel tcfchan#43.
14:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:31 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:00:31 INFO  : 'jtag frequency' command is executed.
14:00:31 INFO  : Context for 'APU' is selected.
14:00:31 INFO  : System reset is completed.
14:00:34 INFO  : 'after 3000' command is executed.
14:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:00:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:00:37 INFO  : Context for 'APU' is selected.
14:00:40 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:40 INFO  : Context for 'APU' is selected.
14:00:40 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:00:40 INFO  : 'ps7_init' command is executed.
14:00:40 INFO  : 'ps7_post_config' command is executed.
14:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:40 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:40 INFO  : Memory regions updated for context APU
14:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:40 INFO  : 'con' command is executed.
14:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:00:40 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:05:49 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:05:54 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:05:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:06:24 INFO  : Disconnected from the channel tcfchan#45.
14:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:25 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:06:25 INFO  : 'jtag frequency' command is executed.
14:06:25 INFO  : Context for 'APU' is selected.
14:06:25 INFO  : System reset is completed.
14:06:28 INFO  : 'after 3000' command is executed.
14:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:06:30 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:06:30 INFO  : Context for 'APU' is selected.
14:06:33 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:33 INFO  : Context for 'APU' is selected.
14:06:33 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:06:34 INFO  : 'ps7_init' command is executed.
14:06:34 INFO  : 'ps7_post_config' command is executed.
14:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:34 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:06:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:34 INFO  : Memory regions updated for context APU
14:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:06:34 INFO  : 'con' command is executed.
14:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:06:34 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:07:17 INFO  : Disconnected from the channel tcfchan#47.
14:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:18 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:07:18 INFO  : 'jtag frequency' command is executed.
14:07:18 INFO  : Context for 'APU' is selected.
14:07:18 INFO  : System reset is completed.
14:07:21 INFO  : 'after 3000' command is executed.
14:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:07:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:07:23 INFO  : Context for 'APU' is selected.
14:07:26 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:26 INFO  : Context for 'APU' is selected.
14:07:26 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:07:26 INFO  : 'ps7_init' command is executed.
14:07:26 INFO  : 'ps7_post_config' command is executed.
14:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:27 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:27 INFO  : Memory regions updated for context APU
14:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:27 INFO  : 'con' command is executed.
14:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:27 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:08:19 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:08:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:08:30 INFO  : Disconnected from the channel tcfchan#48.
14:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:30 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:08:30 INFO  : 'jtag frequency' command is executed.
14:08:30 INFO  : Context for 'APU' is selected.
14:08:30 INFO  : System reset is completed.
14:08:33 INFO  : 'after 3000' command is executed.
14:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:08:36 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:08:36 INFO  : Context for 'APU' is selected.
14:08:39 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:39 INFO  : Context for 'APU' is selected.
14:08:39 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:08:39 INFO  : 'ps7_init' command is executed.
14:08:39 INFO  : 'ps7_post_config' command is executed.
14:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:39 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:39 INFO  : Memory regions updated for context APU
14:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:39 INFO  : 'con' command is executed.
14:08:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:39 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:09:03 INFO  : Disconnected from the channel tcfchan#50.
14:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:04 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:09:04 INFO  : 'jtag frequency' command is executed.
14:09:04 INFO  : Context for 'APU' is selected.
14:09:04 INFO  : System reset is completed.
14:09:07 INFO  : 'after 3000' command is executed.
14:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:09:09 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:09:09 INFO  : Context for 'APU' is selected.
14:09:12 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:12 INFO  : Context for 'APU' is selected.
14:09:12 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:09:13 INFO  : 'ps7_init' command is executed.
14:09:13 INFO  : 'ps7_post_config' command is executed.
14:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:13 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:13 INFO  : Memory regions updated for context APU
14:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:13 INFO  : 'con' command is executed.
14:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:13 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:09:21 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:09:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:09:38 INFO  : Disconnected from the channel tcfchan#51.
14:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:39 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:09:39 INFO  : 'jtag frequency' command is executed.
14:09:39 INFO  : Context for 'APU' is selected.
14:09:39 INFO  : System reset is completed.
14:09:42 INFO  : 'after 3000' command is executed.
14:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:09:44 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:09:44 INFO  : Context for 'APU' is selected.
14:09:47 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:47 INFO  : Context for 'APU' is selected.
14:09:47 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:09:47 INFO  : 'ps7_init' command is executed.
14:09:47 INFO  : 'ps7_post_config' command is executed.
14:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:48 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:48 INFO  : Memory regions updated for context APU
14:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:48 INFO  : 'con' command is executed.
14:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:48 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:13:23 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:13:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:13:34 INFO  : Disconnected from the channel tcfchan#53.
14:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:34 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:13:34 INFO  : 'jtag frequency' command is executed.
14:13:34 INFO  : Context for 'APU' is selected.
14:13:34 INFO  : System reset is completed.
14:13:37 INFO  : 'after 3000' command is executed.
14:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:13:40 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:13:40 INFO  : Context for 'APU' is selected.
14:13:43 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:43 INFO  : Context for 'APU' is selected.
14:13:43 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:13:43 INFO  : 'ps7_init' command is executed.
14:13:43 INFO  : 'ps7_post_config' command is executed.
14:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:43 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:43 INFO  : Memory regions updated for context APU
14:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:43 INFO  : 'con' command is executed.
14:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:13:43 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:15:12 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:15:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:15:23 INFO  : Disconnected from the channel tcfchan#55.
14:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:23 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:15:23 INFO  : 'jtag frequency' command is executed.
14:15:23 INFO  : Context for 'APU' is selected.
14:15:23 INFO  : System reset is completed.
14:15:26 INFO  : 'after 3000' command is executed.
14:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:15:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:15:29 INFO  : Context for 'APU' is selected.
14:15:31 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:31 INFO  : Context for 'APU' is selected.
14:15:31 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:15:32 INFO  : 'ps7_init' command is executed.
14:15:32 INFO  : 'ps7_post_config' command is executed.
14:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:32 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:32 INFO  : Memory regions updated for context APU
14:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:32 INFO  : 'con' command is executed.
14:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:32 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:17:32 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:17:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:18:38 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:18:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:19:02 INFO  : Disconnected from the channel tcfchan#57.
14:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:02 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:19:02 INFO  : 'jtag frequency' command is executed.
14:19:02 INFO  : Context for 'APU' is selected.
14:19:02 INFO  : System reset is completed.
14:19:05 INFO  : 'after 3000' command is executed.
14:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:19:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:19:08 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:19:11 INFO  : 'ps7_init' command is executed.
14:19:11 INFO  : 'ps7_post_config' command is executed.
14:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:11 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:11 INFO  : Memory regions updated for context APU
14:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:11 INFO  : 'con' command is executed.
14:19:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:11 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:19:38 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:19:50 INFO  : Disconnected from the channel tcfchan#60.
14:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:50 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:19:50 INFO  : 'jtag frequency' command is executed.
14:19:50 INFO  : Context for 'APU' is selected.
14:19:50 INFO  : System reset is completed.
14:19:53 INFO  : 'after 3000' command is executed.
14:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:19:56 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:19:56 INFO  : Context for 'APU' is selected.
14:19:59 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:59 INFO  : Context for 'APU' is selected.
14:19:59 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:19:59 INFO  : 'ps7_init' command is executed.
14:19:59 INFO  : 'ps7_post_config' command is executed.
14:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:59 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:59 INFO  : Memory regions updated for context APU
14:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:00 INFO  : 'con' command is executed.
14:20:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:00 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:20:31 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:20:39 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:20:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:20:47 INFO  : Disconnected from the channel tcfchan#61.
14:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:48 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:20:48 INFO  : 'jtag frequency' command is executed.
14:20:48 INFO  : Context for 'APU' is selected.
14:20:48 INFO  : System reset is completed.
14:20:51 INFO  : 'after 3000' command is executed.
14:20:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:20:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:20:54 INFO  : Context for 'APU' is selected.
14:20:56 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:20:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:56 INFO  : Context for 'APU' is selected.
14:20:56 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:20:57 INFO  : 'ps7_init' command is executed.
14:20:57 INFO  : 'ps7_post_config' command is executed.
14:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:57 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:57 INFO  : Memory regions updated for context APU
14:20:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:57 INFO  : 'con' command is executed.
14:20:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:57 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:45:35 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:45:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:46:06 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:46:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:46:25 INFO  : Disconnected from the channel tcfchan#63.
14:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:26 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:46:26 INFO  : 'jtag frequency' command is executed.
14:46:26 INFO  : Context for 'APU' is selected.
14:46:26 INFO  : System reset is completed.
14:46:29 INFO  : 'after 3000' command is executed.
14:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:46:31 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:46:31 INFO  : Context for 'APU' is selected.
14:46:35 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:46:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:35 INFO  : Context for 'APU' is selected.
14:46:35 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:46:35 INFO  : 'ps7_init' command is executed.
14:46:35 INFO  : 'ps7_post_config' command is executed.
14:46:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:36 INFO  : Memory regions updated for context APU
14:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:36 INFO  : 'con' command is executed.
14:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:36 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
14:50:10 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
14:50:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

14:50:43 INFO  : Disconnected from the channel tcfchan#66.
14:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:43 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
14:50:43 INFO  : 'jtag frequency' command is executed.
14:50:43 INFO  : Context for 'APU' is selected.
14:50:43 INFO  : System reset is completed.
14:50:46 INFO  : 'after 3000' command is executed.
14:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
14:50:49 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
14:50:49 INFO  : Context for 'APU' is selected.
14:50:52 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
14:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:52 INFO  : Context for 'APU' is selected.
14:50:52 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
14:50:52 INFO  : 'ps7_init' command is executed.
14:50:52 INFO  : 'ps7_post_config' command is executed.
14:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:52 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:52 INFO  : Memory regions updated for context APU
14:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:53 INFO  : 'con' command is executed.
14:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:53 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
15:03:45 INFO  : Checking for BSP changes to sync application flags for project 'hello'...
15:03:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa is already opened

15:04:00 INFO  : Disconnected from the channel tcfchan#68.
15:04:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:00 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
15:04:00 INFO  : 'jtag frequency' command is executed.
15:04:00 INFO  : Context for 'APU' is selected.
15:04:00 INFO  : System reset is completed.
15:04:03 INFO  : 'after 3000' command is executed.
15:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
15:04:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
15:04:06 INFO  : Context for 'APU' is selected.
15:04:09 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
15:04:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:09 INFO  : Context for 'APU' is selected.
15:04:09 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
15:04:09 INFO  : 'ps7_init' command is executed.
15:04:09 INFO  : 'ps7_post_config' command is executed.
15:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:09 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:10 INFO  : Memory regions updated for context APU
15:04:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:10 INFO  : 'con' command is executed.
15:04:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:10 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
15:20:56 INFO  : Disconnected from the channel tcfchan#70.
15:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:57 INFO  : Jtag cable 'Digilent Zed 210248552874' is selected.
15:20:57 INFO  : 'jtag frequency' command is executed.
15:20:57 INFO  : Context for 'APU' is selected.
15:20:57 INFO  : System reset is completed.
15:21:00 INFO  : 'after 3000' command is executed.
15:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1' command is executed.
15:21:02 INFO  : FPGA configured successfully with bitstream "D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit"
15:21:02 INFO  : Context for 'APU' is selected.
15:21:05 INFO  : Hardware design information is loaded from 'D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa'.
15:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:05 INFO  : Context for 'APU' is selected.
15:21:05 INFO  : Sourcing of 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl' is done.
15:21:05 INFO  : 'ps7_init' command is executed.
15:21:05 INFO  : 'ps7_post_config' command is executed.
15:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:06 INFO  : The application 'D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248552874" && level==0} -index 1
fpga -file D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/FPGA/ADS_bus_CS/Vitis_proj/ADS_bus_CS_new/export/ADS_bus_CS_new/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/FPGA/ADS_bus_CS/Vitis_proj/hello/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/FPGA/ADS_bus_CS/Vitis_proj/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:06 INFO  : Memory regions updated for context APU
15:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:06 INFO  : 'con' command is executed.
15:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:06 INFO  : Launch script is exported to file 'D:\FPGA\ADS_bus_CS\Vitis_proj\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_system_standalone.tcl'
15:26:11 INFO  : Disconnected from the channel tcfchan#71.
