#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 25 21:07:54 2024
# Process ID: 29344
# Current directory: C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1
# Command line: vivado.exe C:\Users\abu.bakar\Documents\RISC_V_Single_Cycle_Core\project_1\project_1.xpr
# Log file: C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/vivado.log
# Journal file: C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/abu.bakar/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/abu.bakar/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memeory.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 921.305 ; gain = 295.043
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCV_Single_Cycle_Processor_Top_tb_behav -key {Behavioral:sim_1:Functional:RISCV_Single_Cycle_Processor_Top_tb} -tclbatch {RISCV_Single_Cycle_Processor_Top_tb.tcl} -view {C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/RISCV_Single_Cycle_Processor_Top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/RISCV_Single_Cycle_Processor_Top_tb_behav.wcfg
source RISCV_Single_Cycle_Processor_Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCV_Single_Cycle_Processor_Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 989.094 ; gain = 26.082
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 993.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
ERROR: [XSIM 43-3164] "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" Line 38. Incorrect no. of arguments passed to system task $readmemh. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'MEM' is not declared [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 993.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 993.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 993.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 993.469 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File C:Users\abu.bakarDocumentsRISC_V_Single_Cycle_Coreproject_1project_1.srcssources_1
ewmemfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 38 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 993.469 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 995.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 995.359 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 995.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 996.688 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 996.688 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 996.688 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File \new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 998.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File \new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\sources_1\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\project_1.srcs\sources_1\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.984 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\project_1\project_1.srcs\sources_1\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\RISC_V_Single_Cycle_Core\project_1\project_1.srcs\sources_1\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\Documents\RISC_V_Single_Cycle_Core\project_1\project_1.srcs\sources_1\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File \Documents\RISC_V_Single_Cycle_Core\project_1\project_1.srcs\sources_1\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File .\sim_1\new\memfile.hex referenced on C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v at line 40 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.984 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1010.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RISCV_Single_Cycle_Processor_Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RISCV_Single_Cycle_Processor_Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.984 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.984 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3ae1a55e82304aa88ca6cac3012a7345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_Single_Cycle_Processor_Top_tb_behav xil_defaultlib.RISCV_Single_Cycle_Processor_Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCounter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_files
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.Control_Unit_Top
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.PC_Adder
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top
Compiling module xil_defaultlib.RISCV_Single_Cycle_Processor_Top...
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_Single_Cycle_Processor_Top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1010.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1010.984 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 400 ns : File "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1010.984 ; gain = 0.000
save_wave_config {C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/RISCV_Single_Cycle_Processor_Top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 22:22:26 2024...
