Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct  5 11:02:16 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_led
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     8           
TIMING-18  Warning   Missing input or output delay             10          
XDCH-2     Warning   Same min and max delay values on IO port  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.185      -73.648                      9                  111        0.158        0.000                      0                  111        4.500        0.000                       0                    51  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk_pin        {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             5.694        0.000                      0                  102        0.170        0.000                      0                  102        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin             -0.281       -0.281                      1                    1        0.158        0.000                      0                    1  
clk_pin        virtual_clock       -9.185      -73.367                      8                    8        3.187        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/led_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.670ns (17.105%)  route 3.247ns (82.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880     5.642    meta_harden_btn_i0/clk_dst
    SLICE_X112Y48        FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=8, routed)           1.903     8.063    led_ctl_i0/btn_clk_rx
    SLICE_X113Y23        LUT3 (Prop_lut3_I1_O)        0.152     8.215 r  led_ctl_i0/led_o[7]_i_1/O
                         net (fo=1, routed)           1.344     9.559    led_ctl_i0/p_0_in[7]
    SLICE_X113Y0         FDRE                                         r  led_ctl_i0/led_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.700    15.183    led_ctl_i0/clk_rx
    SLICE_X113Y0         FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X113Y0         FDRE (Setup_fdre_C_D)       -0.289    15.253    led_ctl_i0/led_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/led_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.518ns (14.496%)  route 3.055ns (85.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879     5.641    meta_harden_rst_i0/clk_dst
    SLICE_X112Y45        FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=43, routed)          3.055     9.215    led_ctl_i0/rst_clk_rx
    SLICE_X113Y0         FDRE                                         r  led_ctl_i0/led_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.700    15.183    led_ctl_i0/clk_rx
    SLICE_X113Y0         FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
                         clock pessimism              0.394    15.577    
                         clock uncertainty           -0.035    15.542    
    SLICE_X113Y0         FDRE (Setup_fdre_C_R)       -0.429    15.113    led_ctl_i0/led_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 meta_harden_btn_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.642ns (16.563%)  route 3.234ns (83.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880     5.642    meta_harden_btn_i0/clk_dst
    SLICE_X112Y48        FDRE                                         r  meta_harden_btn_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDRE (Prop_fdre_C_Q)         0.518     6.160 r  meta_harden_btn_i0/signal_dst_reg/Q
                         net (fo=8, routed)           1.903     8.063    led_ctl_i0/btn_clk_rx
    SLICE_X113Y23        LUT3 (Prop_lut3_I1_O)        0.124     8.187 r  led_ctl_i0/led_o[3]_i_1/O
                         net (fo=1, routed)           1.331     9.518    led_ctl_i0/p_0_in[3]
    SLICE_X113Y47        FDRE                                         r  led_ctl_i0/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.700    15.183    led_ctl_i0/clk_rx
    SLICE_X113Y47        FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X113Y47        FDRE (Setup_fdre_C_D)       -0.081    15.501    led_ctl_i0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.091ns (29.828%)  route 2.567ns (70.172%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X110Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.893     6.989    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X110Y42        LUT4 (Prop_lut4_I1_O)        0.124     7.113 f  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.866     7.980    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X112Y41        LUT4 (Prop_lut4_I3_O)        0.156     8.136 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.807     8.943    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X110Y41        LUT4 (Prop_lut4_I0_O)        0.355     9.298 r  uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.298    uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X110Y41        FDRE (Setup_fdre_C_D)        0.029    15.609    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.288ns (35.377%)  route 2.353ns (64.623%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X110Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.893     6.989    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[0]
    SLICE_X110Y42        LUT5 (Prop_lut5_I2_O)        0.152     7.141 f  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_3/O
                         net (fo=8, routed)           0.869     8.010    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_3_n_0
    SLICE_X110Y41        LUT4 (Prop_lut4_I1_O)        0.354     8.364 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2/O
                         net (fo=2, routed)           0.591     8.955    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_2_n_0
    SLICE_X110Y42        LUT6 (Prop_lut6_I5_O)        0.326     9.281 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.281    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0
    SLICE_X110Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X110Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.459    15.640    
                         clock uncertainty           -0.035    15.605    
    SLICE_X110Y42        FDRE (Setup_fdre_C_D)        0.031    15.636    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.504%)  route 2.570ns (78.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456     6.096 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.916     7.012    uart_rx_i0/uart_rx_ctl_i0/bit_cnt__0[2]
    SLICE_X112Y41        LUT3 (Prop_lut3_I0_O)        0.124     7.136 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_2/O
                         net (fo=2, routed)           0.999     8.135    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X110Y41        LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.655     8.914    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X112Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y41        FDRE (Setup_fdre_C_CE)      -0.169    15.411    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.704ns (21.504%)  route 2.570ns (78.496%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456     6.096 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.916     7.012    uart_rx_i0/uart_rx_ctl_i0/bit_cnt__0[2]
    SLICE_X112Y41        LUT3 (Prop_lut3_I0_O)        0.124     7.136 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_2/O
                         net (fo=2, routed)           0.999     8.135    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X110Y41        LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.655     8.914    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X112Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y41        FDRE (Setup_fdre_C_CE)      -0.169    15.411    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.263%)  route 2.458ns (77.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.878     5.640    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456     6.096 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.916     7.012    uart_rx_i0/uart_rx_ctl_i0/bit_cnt__0[2]
    SLICE_X112Y41        LUT3 (Prop_lut3_I0_O)        0.124     7.136 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_2/O
                         net (fo=2, routed)           0.999     8.135    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done
    SLICE_X110Y41        LUT6 (Prop_lut6_I3_O)        0.124     8.259 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.543     8.803    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.698    15.181    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X110Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.437    15.618    
                         clock uncertainty           -0.035    15.583    
    SLICE_X110Y41        FDRE (Setup_fdre_C_CE)      -0.205    15.378    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.642ns (21.964%)  route 2.281ns (78.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879     5.641    meta_harden_rst_i0/clk_dst
    SLICE_X112Y45        FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=43, routed)          1.921     8.080    uart_rx_i0/uart_baud_gen_rx_i0/rst
    SLICE_X110Y39        LUT4 (Prop_lut4_I3_O)        0.124     8.204 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=6, routed)           0.360     8.564    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1_n_0
    SLICE_X110Y38        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.696    15.179    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X110Y38        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                         clock pessimism              0.434    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X110Y38        FDSE (Setup_fdse_C_S)       -0.429    15.149    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.642ns (21.964%)  route 2.281ns (78.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879     5.641    meta_harden_rst_i0/clk_dst
    SLICE_X112Y45        FDRE                                         r  meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.518     6.159 r  meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=43, routed)          1.921     8.080    uart_rx_i0/uart_baud_gen_rx_i0/rst
    SLICE_X110Y39        LUT4 (Prop_lut4_I3_O)        0.124     8.204 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=6, routed)           0.360     8.564    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1_n_0
    SLICE_X110Y38        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.696    15.179    uart_rx_i0/uart_baud_gen_rx_i0/clk
    SLICE_X110Y38        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                         clock pessimism              0.434    15.613    
                         clock uncertainty           -0.035    15.578    
    SLICE_X110Y38        FDRE (Setup_fdre_C_R)       -0.429    15.149    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.123     1.850    led_ctl_i0/rx_data[7]
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    led_ctl_i0/clk_rx
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[7]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.078     1.680    led_ctl_i0/char_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.114     1.841    led_ctl_i0/rx_data[2]
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    led_ctl_i0/clk_rx
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[2]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.047     1.649    led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.116     1.866    led_ctl_i0/rx_data[5]
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    led_ctl_i0/clk_rx
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[5]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.071     1.670    led_ctl_i0/char_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.127     1.877    led_ctl_i0/rx_data[6]
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    led_ctl_i0/clk_rx
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[6]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.076     1.675    led_ctl_i0/char_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/char_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.127     1.877    led_ctl_i0/rx_data[4]
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    led_ctl_i0/clk_rx
    SLICE_X113Y42        FDRE                                         r  led_ctl_i0/char_data_reg[4]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X113Y42        FDRE (Hold_fdre_C_D)         0.075     1.674    led_ctl_i0/char_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.543%)  route 0.148ns (41.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y42        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.148     1.898    uart_rx_i0/uart_rx_ctl_i0/rx_data[6]
    SLICE_X112Y42        LUT6 (Prop_lut6_I5_O)        0.045     1.943 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.943    uart_rx_i0/uart_rx_ctl_i0/rx_data[6]_i_1_n_0
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X112Y42        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.121     1.707    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.576%)  route 0.161ns (46.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.161     1.888    uart_rx_i0/uart_rx_ctl_i0/bit_cnt__0[2]
    SLICE_X113Y41        LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.933    uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.092     1.694    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.365%)  route 0.163ns (46.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=14, routed)          0.163     1.889    uart_rx_i0/uart_rx_ctl_i0/bit_cnt__0[1]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.091     1.693    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.117%)  route 0.164ns (46.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.164     1.891    uart_rx_i0/uart_rx_ctl_i0/bit_cnt__0[2]
    SLICE_X113Y41        LUT6 (Prop_lut6_I3_O)        0.045     1.936 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.936    uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1_n_0
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.910     2.104    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X113Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X113Y41        FDRE (Hold_fdre_C_D)         0.092     1.694    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ctl_i0/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.197%)  route 0.178ns (55.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.639     1.586    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X111Y41        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.178     1.905    led_ctl_i0/rx_data_rdy
    SLICE_X112Y43        FDRE                                         r  led_ctl_i0/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.911     2.105    led_ctl_i0/clk_rx
    SLICE_X112Y43        FDRE                                         r  led_ctl_i0/old_rx_data_rdy_reg/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y43        FDRE (Hold_fdre_C_D)         0.059     1.662    led_ctl_i0/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y42  led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y46  led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y42  led_ctl_i0/char_data_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.281ns,  Total Violation       -0.281ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_pin rise@50.000ns - virtual_clock rise@48.000ns)
  Data Path Delay:        7.395ns  (logic 1.470ns (19.873%)  route 5.925ns (80.127%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 55.183 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 48.000 - 48.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                     48.000    48.000 r  
                         ideal clock network latency
                                                      0.000    48.000    
                         input delay                  0.000    48.000    
    T18                                               0.000    48.000 r  btn_pin (IN)
                         net (fo=0)                   0.000    48.000    btn_pin
    T18                  IBUF (Prop_ibuf_I_O)         1.470    49.470 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           5.925    55.395    meta_harden_btn_i0/signal_src
    SLICE_X112Y48        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   50.000    50.000 r  
    Y9                                                0.000    50.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    50.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.700    55.183    meta_harden_btn_i0/clk_dst
    SLICE_X112Y48        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    55.183    
                         clock uncertainty           -0.025    55.158    
    SLICE_X112Y48        FDRE (Setup_fdre_C_D)       -0.045    55.113    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         55.113    
                         arrival time                         -55.395    
  -------------------------------------------------------------------
                         slack                                 -0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 1.399ns (21.337%)  route 5.158ns (78.663%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        5.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    T18                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    T18                  IBUF (Prop_ibuf_I_O)         1.399     0.899 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           5.158     6.057    meta_harden_btn_i0/signal_src
    SLICE_X112Y48        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880     5.642    meta_harden_btn_i0/clk_dst
    SLICE_X112Y48        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     5.642    
                         clock uncertainty            0.025     5.667    
    SLICE_X112Y48        FDRE (Hold_fdre_C_D)         0.232     5.899    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -5.899    
                         arrival time                           6.057    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            8  Failing Endpoints,  Worst Slack       -9.185ns,  Total Violation      -73.367ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.185ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.518ns  (logic 3.993ns (72.355%)  route 1.526ns (27.645%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.641ns = ( 15.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879    15.641    led_ctl_i0/clk_rx
    SLICE_X113Y44        FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456    16.097 r  led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           1.526    17.623    led_pins_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    21.160 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.160    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.160    
  -------------------------------------------------------------------
                         slack                                 -9.185    

Slack (VIOLATED) :        -9.179ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.513ns  (logic 3.987ns (72.326%)  route 1.526ns (27.673%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.641ns = ( 15.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879    15.641    led_ctl_i0/clk_rx
    SLICE_X113Y45        FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456    16.097 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           1.526    17.623    led_pins_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    21.154 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.154    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.154    
  -------------------------------------------------------------------
                         slack                                 -9.179    

Slack (VIOLATED) :        -9.179ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.513ns  (logic 3.987ns (72.326%)  route 1.526ns (27.674%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.641ns = ( 15.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879    15.641    led_ctl_i0/clk_rx
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456    16.097 r  led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           1.526    17.623    led_pins_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    21.154 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.154    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.154    
  -------------------------------------------------------------------
                         slack                                 -9.179    

Slack (VIOLATED) :        -9.179ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.511ns  (logic 3.986ns (72.320%)  route 1.526ns (27.680%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.642ns = ( 15.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880    15.642    led_ctl_i0/clk_rx
    SLICE_X113Y47        FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456    16.098 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           1.526    17.624    led_pins_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    21.154 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.154    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.154    
  -------------------------------------------------------------------
                         slack                                 -9.179    

Slack (VIOLATED) :        -9.170ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.504ns  (logic 3.978ns (72.283%)  route 1.526ns (27.717%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.641ns = ( 15.641 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.879    15.641    led_ctl_i0/clk_rx
    SLICE_X113Y46        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456    16.097 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           1.526    17.623    led_pins_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    21.145 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.145    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.145    
  -------------------------------------------------------------------
                         slack                                 -9.170    

Slack (VIOLATED) :        -9.163ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.495ns  (logic 3.970ns (72.239%)  route 1.526ns (27.761%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.642ns = ( 15.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880    15.642    led_ctl_i0/clk_rx
    SLICE_X113Y48        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.456    16.098 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           1.526    17.624    led_pins_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    21.138 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.138    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.138    
  -------------------------------------------------------------------
                         slack                                 -9.163    

Slack (VIOLATED) :        -9.161ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.494ns  (logic 3.968ns (72.232%)  route 1.526ns (27.768%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.642ns = ( 15.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880    15.642    led_ctl_i0/clk_rx
    SLICE_X113Y49        FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.456    16.098 r  led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           1.526    17.624    led_pins_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    21.136 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.136    led_pins[6]
    U19                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.136    
  -------------------------------------------------------------------
                         slack                                 -9.161    

Slack (VIOLATED) :        -9.151ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (virtual_clock rise@12.000ns - clk_pin rise@10.000ns)
  Data Path Delay:        5.483ns  (logic 3.958ns (72.179%)  route 1.526ns (27.821%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 12.000 - 12.000 ) 
    Source Clock Delay      (SCD):    5.642ns = ( 15.642 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.171    13.661    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.762 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.880    15.642    led_ctl_i0/clk_rx
    SLICE_X113Y0         FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.456    16.098 r  led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           1.526    17.624    led_pins_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    21.126 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000    21.126    led_pins[7]
    U14                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     12.000    12.000 r  
                         ideal clock network latency
                                                      0.000    12.000    
                         clock pessimism              0.000    12.000    
                         clock uncertainty           -0.025    11.975    
                         output delay                -0.000    11.975    
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                         -21.126    
  -------------------------------------------------------------------
                         slack                                 -9.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.187ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 1.344ns (82.732%)  route 0.281ns (17.268%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.641     1.588    led_ctl_i0/clk_rx
    SLICE_X113Y0         FDRE                                         r  led_ctl_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y0         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  led_ctl_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.212 r  led_pins_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.212    led_pins[7]
    U14                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.198ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 1.354ns (82.841%)  route 0.281ns (17.159%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.641     1.588    led_ctl_i0/clk_rx
    SLICE_X113Y49        FDRE                                         r  led_ctl_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  led_ctl_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.223 r  led_pins_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.223    led_pins[6]
    U19                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.199ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 1.356ns (82.855%)  route 0.281ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.641     1.588    led_ctl_i0/clk_rx
    SLICE_X113Y48        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.224 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.224    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.207ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 1.364ns (82.945%)  route 0.281ns (17.055%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/clk_rx
    SLICE_X113Y46        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.281     2.008    led_pins_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.232 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.232    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.215ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 1.372ns (83.021%)  route 0.281ns (16.979%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.641     1.588    led_ctl_i0/clk_rx
    SLICE_X113Y47        FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.281     2.009    led_pins_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.240 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.240    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 1.373ns (83.034%)  route 0.281ns (16.966%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/clk_rx
    SLICE_X113Y43        FDRE                                         r  led_ctl_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  led_ctl_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.281     2.008    led_pins_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.240 r  led_pins_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.240    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 1.373ns (83.034%)  route 0.281ns (16.966%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/clk_rx
    SLICE_X113Y45        FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.281     2.008    led_pins_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.240 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.240    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.221ns  (arrival time - required time)
  Source:                 led_ctl_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 1.379ns (83.092%)  route 0.281ns (16.908%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.640     1.587    led_ctl_i0/clk_rx
    SLICE_X113Y44        FDRE                                         r  led_ctl_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  led_ctl_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.281     2.008    led_pins_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.246 r  led_pins_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.246    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  3.221    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 1.448ns (56.724%)  route 1.105ns (43.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           1.105     2.553    meta_harden_rst_i0/signal_src
    SLICE_X112Y45        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.699     5.182    meta_harden_rst_i0/clk_dst
    SLICE_X112Y45        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.216ns (33.111%)  route 0.437ns (66.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           0.437     0.653    meta_harden_rst_i0/signal_src
    SLICE_X112Y45        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_pin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.911     2.105    meta_harden_rst_i0/clk_dst
    SLICE_X112Y45        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C





