<profile>

<section name = "Vitis HLS Report for 'main_func'" level="0">
<item name = "Date">Fri Apr 19 11:03:28 2024
</item>
<item name = "Version">2023.2.1 (Build 4070103 on Dec 13 2023)</item>
<item name = "Project">wider_bus_fp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9cg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">87, 87, 0.870 us, 0.870 us, 88, 88, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_main_func_Pipeline_VITIS_LOOP_10_1_fu_129">main_func_Pipeline_VITIS_LOOP_10_1, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_22_3_fu_141">main_func_Pipeline_VITIS_LOOP_22_3, 52, 52, 0.520 us, 0.520 us, 52, 52, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_30_4_fu_155">main_func_Pipeline_VITIS_LOOP_30_4, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">30, -, 1762, 1786, 0</column>
<column name="Memory">0, -, 320, 30, 0</column>
<column name="Multiplexer">-, -, -, 754, -</column>
<column name="Register">-, -, 141, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 170, 296, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_10_1_fu_129">main_func_Pipeline_VITIS_LOOP_10_1, 0, 0, 174, 73, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_22_3_fu_141">main_func_Pipeline_VITIS_LOOP_22_3, 0, 0, 51, 178, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_30_4_fu_155">main_func_Pipeline_VITIS_LOOP_30_4, 0, 0, 168, 73, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 30, 0, 1199, 1166, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_local_U">A_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="A_local_1_U">A_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="A_local_2_U">A_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="A_local_3_U">A_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="A_local_4_U">A_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="B_local_U">B_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="B_local_1_U">B_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="B_local_2_U">B_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="B_local_3_U">B_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
<column name="B_local_4_U">B_local_RAM_AUTO_1R1W, 0, 32, 3, 0, 10, 16, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_local_1_address0">14, 3, 4, 12</column>
<column name="A_local_1_ce0">14, 3, 1, 3</column>
<column name="A_local_1_ce1">9, 2, 1, 2</column>
<column name="A_local_1_we0">9, 2, 1, 2</column>
<column name="A_local_1_we1">9, 2, 1, 2</column>
<column name="A_local_2_address0">14, 3, 4, 12</column>
<column name="A_local_2_ce0">14, 3, 1, 3</column>
<column name="A_local_2_ce1">9, 2, 1, 2</column>
<column name="A_local_2_we0">9, 2, 1, 2</column>
<column name="A_local_2_we1">9, 2, 1, 2</column>
<column name="A_local_3_address0">14, 3, 4, 12</column>
<column name="A_local_3_ce0">14, 3, 1, 3</column>
<column name="A_local_3_ce1">9, 2, 1, 2</column>
<column name="A_local_3_we0">9, 2, 1, 2</column>
<column name="A_local_3_we1">9, 2, 1, 2</column>
<column name="A_local_4_address0">14, 3, 4, 12</column>
<column name="A_local_4_ce0">14, 3, 1, 3</column>
<column name="A_local_4_ce1">9, 2, 1, 2</column>
<column name="A_local_4_we0">9, 2, 1, 2</column>
<column name="A_local_4_we1">9, 2, 1, 2</column>
<column name="A_local_address0">14, 3, 4, 12</column>
<column name="A_local_ce0">14, 3, 1, 3</column>
<column name="A_local_ce1">9, 2, 1, 2</column>
<column name="A_local_we0">9, 2, 1, 2</column>
<column name="A_local_we1">9, 2, 1, 2</column>
<column name="B_local_1_address0">14, 3, 4, 12</column>
<column name="B_local_1_ce0">14, 3, 1, 3</column>
<column name="B_local_1_ce1">9, 2, 1, 2</column>
<column name="B_local_1_we0">9, 2, 1, 2</column>
<column name="B_local_2_address0">14, 3, 4, 12</column>
<column name="B_local_2_ce0">14, 3, 1, 3</column>
<column name="B_local_2_ce1">9, 2, 1, 2</column>
<column name="B_local_2_we0">9, 2, 1, 2</column>
<column name="B_local_3_address0">14, 3, 4, 12</column>
<column name="B_local_3_ce0">14, 3, 1, 3</column>
<column name="B_local_3_ce1">9, 2, 1, 2</column>
<column name="B_local_3_we0">9, 2, 1, 2</column>
<column name="B_local_4_address0">14, 3, 4, 12</column>
<column name="B_local_4_ce0">14, 3, 1, 3</column>
<column name="B_local_4_ce1">9, 2, 1, 2</column>
<column name="B_local_4_we0">9, 2, 1, 2</column>
<column name="B_local_address0">14, 3, 4, 12</column>
<column name="B_local_ce0">14, 3, 1, 3</column>
<column name="B_local_ce1">9, 2, 1, 2</column>
<column name="B_local_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_10_1_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_22_3_fu_141_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_30_4_fu_155_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_213">59, 0, 59, 0</column>
<column name="trunc_ln_reg_207">59, 0, 59, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_func, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, main_func, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_func, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_func, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_func, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_func, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 256, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 256, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
