/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module alu_test_rom_b (
        input wire [4:0] addr,
        output reg [31:0] data
    );
    logic [31:0] b;
    always @* begin
        
        case (addr)
            1'h0: begin
                b = 32'h14;
            end
            1'h1: begin
                b = 32'h7fffffff;
            end
            2'h2: begin
                b = 32'h20;
            end
            2'h3: begin
                b = 32'hf;
            end
            3'h4: begin
                b = 32'h14;
            end
            3'h5: begin
                b = 32'h7fffffff;
            end
            3'h6: begin
                b = 32'hf;
            end
            3'h7: begin
                b = 32'h5;
            end
            4'h8: begin
                b = 32'h3b9aca00;
            end
            4'h9: begin
                b = 32'h20;
            end
            4'ha: begin
                b = -33'sh32;
            end
            4'hb: begin
                b = 32'h1;
            end
            4'hc: begin
                b = 32'h621;
            end
            4'hd: begin
                b = 32'ha;
            end
            4'he: begin
                b = 32'h5b;
            end
            4'hf: begin
                b = 32'h621;
            end
            5'h10: begin
                b = 32'ha;
            end
            5'h11: begin
                b = 32'h5b;
            end
            5'h12: begin
                b = 32'h0;
            end
            5'h13: begin
                b = 32'h1;
            end
            5'h14: begin
                b = 32'h0;
            end
            5'h15: begin
                b = 32'h1f;
            end
            5'h16: begin
                b = 32'h1;
            end
            5'h17: begin
                b = 32'h0;
            end
            5'h18: begin
                b = 32'h1f;
            end
            5'h19: begin
                b = 32'h1;
            end
            5'h1a: begin
                b = 32'h14;
            end
            5'h1b: begin
                b = 32'h14;
            end
            5'h1c: begin
                b = 32'h14;
            end
            5'h1d: begin
                b = 32'h14;
            end
            5'h1e: begin
                b = 32'h14;
            end
            default: begin
                b = 32'h0;
            end
        endcase
        data = b;
    end
    
    
endmodule