
---------- Begin Simulation Statistics ----------
final_tick                                 9299315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153783                       # Simulator instruction rate (inst/s)
host_mem_usage                                 928008                       # Number of bytes of host memory used
host_op_rate                                   183995                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.03                       # Real time elapsed on the host
host_tick_rate                              143007505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009299                       # Number of seconds simulated
sim_ticks                                  9299315000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.527429                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1396654                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1462045                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                969                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115820                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2131371                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             101296                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          127406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            26110                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2965001                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  318510                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10373                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3207981                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3251158                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             94470                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                390828                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1488037                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     16355995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.732791                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.700837                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12157319     74.33%     74.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1719784     10.51%     84.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       797263      4.87%     89.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       492288      3.01%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       349507      2.14%     94.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       152907      0.93%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       167523      1.02%     96.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       128576      0.79%     97.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       390828      2.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16355995                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.859880                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.859880                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                935743                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 21528                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1362488                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13927256                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 12705941                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2767573                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  95237                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 59642                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 92532                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2965001                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1851469                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3503618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 75458                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12171207                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           371                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  233280                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.159419                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12976322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1816460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.654408                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           16597026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.867706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.131156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13580046     81.82%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   381345      2.30%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   369273      2.22%     86.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   398655      2.40%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   270109      1.63%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   320913      1.93%     92.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   286587      1.73%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   239827      1.44%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   750271      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16597026                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2001778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               123775                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2550734                       # Number of branches executed
system.cpu.iew.exec_nop                         24733                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.697046                       # Inst execution rate
system.cpu.iew.exec_refs                      4539463                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1563369                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  184669                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2985360                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                646                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13894                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1606199                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13475468                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2976094                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            106876                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12964221                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2597                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 65560                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  95237                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 69197                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            37593                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          606                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       113962                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       400049                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        94401                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            642                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        70154                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          53621                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11893783                       # num instructions consuming a value
system.cpu.iew.wb_count                      12727375                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.554772                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6598334                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.684311                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12771971                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15664432                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9330136                       # number of integer regfile writes
system.cpu.ipc                               0.537669                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.537669                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                66      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8358745     63.95%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110472      0.85%     64.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10057      0.08%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 258      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                176      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                225      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 100      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3019311     23.10%     87.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1571600     12.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13071100                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      124268                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009507                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39674     31.93%     31.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.02%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     31.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52711     42.42%     74.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 31860     25.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13192109                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           42869613                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12724799                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14932274                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13450089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13071100                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 646                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1486109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12514                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             71                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1121563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16597026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.787557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.543513                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11729305     70.67%     70.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1584618      9.55%     80.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1166388      7.03%     87.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              815094      4.91%     92.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              489640      2.95%     95.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              342623      2.06%     97.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              291259      1.75%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              135597      0.82%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               42502      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16597026                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.702793                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3193                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6392                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2576                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5183                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             36194                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            50619                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2985360                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1606199                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9738185                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         18598804                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  301943                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 122743                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12773767                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  41341                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1502                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20326672                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13774922                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13587702                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2780129                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 171583                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  95237                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                364808                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1813091                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         16705841                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         281142                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14745                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    445069                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            655                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3406                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     29436018                       # The number of ROB reads
system.cpu.rob.rob_writes                    27188870                       # The number of ROB writes
system.cpu.timesIdled                          406097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2171                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     683                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17669                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          251                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       581518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1164123                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6751                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10626                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10626                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6751                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1112128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1112128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17669                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17669    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17669                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22330500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           91857750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            568606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       548030                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13684                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        548095                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20512                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          315                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1644208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       102509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1746717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     70151232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4072896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74224128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              11                       # Total snoops (count)
system.tol2bus.snoopTraffic                       704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           582606                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020793                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 582354     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    252      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             582606                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1159534500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51547807                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         822169443                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               542739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22163                       # number of demand (read+write) hits
system.l2.demand_hits::total                   564902                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              542739                       # number of overall hits
system.l2.overall_hits::.cpu.data               22163                       # number of overall hits
system.l2.overall_hits::total                  564902                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12033                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5345                       # number of overall misses
system.l2.overall_misses::.cpu.data             12033                       # number of overall misses
system.l2.overall_misses::total                 17378                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    420212000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    936934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1357146500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    420212000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    936934500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1357146500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           548084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               582280                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          548084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              582280                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.351883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029845                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.351883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029845                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78617.773620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77863.749688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78095.666935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78617.773620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77863.749688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78095.666935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17377                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17377                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    366676000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    816604001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1183280001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    366676000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    816604001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1183280001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.351883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.351883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029843                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68614.520958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67863.708219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68094.607872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68614.520958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67863.708219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68094.607872                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29443                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       547781                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           547781                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       547781                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       547781                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3058                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10626                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    822022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     822022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77359.542631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77359.542631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    715762001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    715762001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67359.495671                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67359.495671                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         542739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             542739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    420212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    420212000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       548084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         548084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78617.773620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78617.773620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    366676000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    366676000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68614.520958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68614.520958                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1407                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    114912000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    114912000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81671.641791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81671.641791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    100842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    100842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71671.641791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71671.641791                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          292                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             292                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.926984                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.926984                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          292                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5778500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5778500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.926984                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.926984                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19789.383562                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19789.383562                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12001.781914                       # Cycle average of tags in use
system.l2.tags.total_refs                     1163568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17669                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     65.853642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.977249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3841.833335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7963.971331                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.091566                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          934                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.134628                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9328557                       # Number of tag accesses
system.l2.tags.data_accesses                  9328557                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         342016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         770112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1112128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       342016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        342016                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            5344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17377                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          36778623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          82813842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             119592465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     36778623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36778623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         36778623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         82813842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119592465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      5344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000591000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36907                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    142890750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   86885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               468709500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8222.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26972.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14123                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17377                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.772588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.588395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.871151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          834     25.63%     25.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          739     22.71%     48.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          421     12.94%     61.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          338     10.39%     71.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          371     11.40%     83.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          152      4.67%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          104      3.20%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           52      1.60%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          243      7.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3254                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1112128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1112128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    119.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9294513500                       # Total gap between requests
system.mem_ctrls.avgGap                     534874.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       342016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       770112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 36778622.941582255065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 82813841.664681747556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    146824000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    321885500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27474.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26750.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10595760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5631780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61453980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     733880160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1662190680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2171197440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4644949800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.493758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5628476500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    310440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3360398500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12637800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6717150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62617800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     733880160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1855105470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2008742880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4679701260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.230750                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5203609500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    310440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3785265500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1279930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1279930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1279930                       # number of overall hits
system.cpu.icache.overall_hits::total         1279930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       571539                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         571539                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       571539                       # number of overall misses
system.cpu.icache.overall_misses::total        571539                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7922639500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7922639500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7922639500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7922639500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1851469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1851469                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1851469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1851469                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.308695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.308695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.308695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.308695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13861.940305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13861.940305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13861.940305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13861.940305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       548030                       # number of writebacks
system.cpu.icache.writebacks::total            548030                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        23444                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23444                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        23444                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23444                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       548095                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       548095                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       548095                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       548095                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7112955000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7112955000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7112955000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7112955000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.296033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.296033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.296033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.296033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12977.595125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12977.595125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12977.595125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12977.595125                       # average overall mshr miss latency
system.cpu.icache.replacements                 548030                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1279930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1279930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       571539                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        571539                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7922639500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7922639500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1851469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1851469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.308695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.308695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13861.940305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13861.940305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        23444                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23444                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       548095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       548095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7112955000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7112955000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.296033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.296033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12977.595125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12977.595125                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.980752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1828024                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            548094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.335238                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.980752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999699                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4251032                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4251032                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4189978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4189978                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4195888                       # number of overall hits
system.cpu.dcache.overall_hits::total         4195888                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       137012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         137012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       137019                       # number of overall misses
system.cpu.dcache.overall_misses::total        137019                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5964410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5964410500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5964410500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5964410500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4326990                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4326990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4332907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4332907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031665                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43532.030041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43532.030041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43529.806085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43529.806085                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5619                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             106                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.009434                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29443                       # number of writebacks
system.cpu.dcache.writebacks::total             29443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       102510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       102510                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       102510                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       102510                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1232451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1232451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1232769000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1232769000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35721.146600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35721.146600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35723.115709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35723.115709                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33487                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2762998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2762998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1386782500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1386782500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2815112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2815112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26610.555705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26610.555705                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    347881500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    347881500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16966.518728                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16966.518728                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1426977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1426977                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        84693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        84693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4571008000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4571008000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53971.497054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53971.497054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    878154500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    878154500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63666.678750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63666.678750                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5910                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5910                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5917                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5917                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001183                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001183                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 45428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6620000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6620000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32292.682927                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32292.682927                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6415000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6415000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31292.682927                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31292.682927                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       424500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       424500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 60642.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60642.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.648872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4231536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34511                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.614123                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.648872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8702613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8702613                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9299315000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   9299315000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
