COMPUTER ARCHITECTURES
02LSEOQ, 02LSEOV – A.Y. 2020/21
LAB 04 – WINMIPS

Considering a MIPS architecture with the following characteristics:

Integer ALU: 1 clock cycle

Data memory: 1 clock cycle

FP arithmetic unit: pipelined, 2 clock cycles

FP multiplier unit: pipelined, 6 clock cycles

FP divider unit: not pipelined, 10 clock cycles

Assume also:

branch delay slot corresponding to 1 clock cycle, branch delay slot not enabled

data forwarding enabled

EXE stage could be completed also in out-of-order fashion.

Given the codes provided, esteem the number of clock cycles needed for completion.
Also, fill up the tables with the pipeline stages at each clock cycle (this is needed only for one iteration of the loop).

------------------------------------------------------------------------------------------------------------------------
; ********************* C *********************
;  for (i = 0; i < 10; i++) {
;	  v5[i] = v1[i]*v2[i] - v3[i]/v4[i];
;  }
; ******************* MIPS64 *******************


		.data	comments	Clock cycles
V1:      .double	“10 values”		
V2:      .double “10 values”		
V3:      .double “10 values”
…
V5:      .double “10 zeros”		
 		
 		
 		
		.text		
main:  daddui r1, r0, 0 	r1 ← pointer	
            daddui r2, r0, 10	r2 <= 10 	
loop:   l.d f1, v1(r1)	f1 <= v1[i]	
            l.d f2, v2(r1)	f2 <= v2[i]	
            mul.d f5, f1, f2	f5 <= v1[i] * v2[i]	
            l.d f3, v3(r1)	f3 <= v3[i]	
            l.d f4, v4(r1)	f4 <= v4[i]	
            div.d f6, f3, f4	f6 <= v3[i] / v4[i]      	
            sub.d f5, f5, f6	f5 <= f5 - f6    	
            s.d f5, v5(r1) 	v5[i] <= f5                            	
            daddui r1, r1, 8	r1 <= r1 + 8                	
            daddi r2, r2, -1	r2 <= r2 - 1                	
            bnez r2, loop  		
            halt		
