$date
  Sun Sep 24 20:42:49 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module trafficbench $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 1 # reset $end
$var reg 1 $ nsred $end
$var reg 1 % nsyellow $end
$var reg 1 & nsgreen $end
$var reg 1 ' ewred $end
$var reg 1 ( ewyellow $end
$var reg 1 ) ewgreen $end
$scope module l0 $end
$var reg 1 * enable $end
$var reg 1 + reset $end
$var reg 1 , clk $end
$var reg 1 - ns_r $end
$var reg 1 . ns_y $end
$var reg 1 / ns_g $end
$var reg 1 0 ew_r $end
$var reg 1 1 ew_y $end
$var reg 1 2 ew_g $end
$var reg 4 3 q[3:0] $end
$var reg 1 4 w $end
$var reg 1 5 x $end
$var reg 1 6 y $end
$var reg 1 7 z $end
$var reg 1 8 synthesized_wire_0 $end
$var reg 1 9 synthesized_wire_1 $end
$var reg 1 : synthesized_wire_2 $end
$var reg 1 ; synthesized_wire_3 $end
$var reg 1 < synthesized_wire_4 $end
$var reg 1 = synthesized_wire_5 $end
$var reg 1 > synthesized_wire_6 $end
$var reg 1 ? synthesized_wire_7 $end
$scope module b2v_inst $end
$var reg 1 @ clk $end
$var reg 1 A reset $end
$var reg 1 B enable $end
$var reg 4 C q[3:0] $end
$var reg 4 D cnt[3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
1#
1$
0%
0&
1'
0(
0)
1*
1+
0,
1-
0.
0/
10
01
02
b0000 3
14
15
16
17
08
09
0:
1;
0<
0=
0>
1?
0@
1A
1B
b0000 C
b0000 D
#5000000
1!
0#
0$
1&
0+
1,
0-
1/
b0001 3
07
1:
0;
0?
1@
0A
b0001 C
b0001 D
#10000000
0!
0,
0@
#15000000
1!
1,
b0010 3
06
17
18
0:
1@
b0010 C
b0010 D
#20000000
0!
0,
0@
#25000000
1!
1,
b0011 3
07
1:
1@
b0011 C
b0011 D
#30000000
0!
0,
0@
#35000000
1!
1&
1,
1/
b0100 3
05
16
17
08
19
0:
1@
b0100 C
b0100 D
#40000000
0!
0,
0@
#45000000
1!
1,
b0101 3
07
1@
b0101 C
b0101 D
#50000000
0!
0,
0@
#55000000
1!
1%
0&
1,
1.
0/
b0110 3
06
17
09
1@
b0110 C
b0110 D
#60000000
0!
0,
0@
#65000000
1!
1,
b0111 3
07
1@
b0111 C
b0111 D
#70000000
0!
0,
0@
#75000000
1!
1$
0%
1'
1,
1-
0.
10
b1000 3
04
15
16
17
1;
1?
1@
b1000 C
b1000 D
#80000000
0!
0,
0@
#85000000
1!
0'
1)
1,
00
12
b1001 3
07
0;
1>
0?
1@
b1001 C
b1001 D
#90000000
0!
0,
0@
#95000000
1!
1,
b1010 3
06
17
1<
0>
1@
b1010 C
b1010 D
#100000000
0!
0,
0@
#105000000
1!
1,
b1011 3
07
1>
1@
b1011 C
b1011 D
#110000000
0!
0,
0@
#115000000
1!
1)
1,
12
b1100 3
05
16
17
0<
1=
0>
1@
b1100 C
b1100 D
#120000000
0!
0,
0@
#125000000
1!
1,
b1101 3
07
1@
b1101 C
b1101 D
#130000000
0!
0,
0@
#135000000
1!
1(
0)
1,
11
02
b1110 3
06
17
0=
1@
b1110 C
b1110 D
#140000000
0!
0,
0@
#145000000
1!
1,
b1111 3
07
1@
b1111 C
b1111 D
#150000000
0!
0,
0@
#155000000
1!
1$
1'
0(
1,
1-
10
01
b0000 3
14
15
16
17
1;
1?
1@
b0000 C
b0000 D
#160000000
