<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dma.h source code [linux-4.14.y/arch/x86/include/asm/dma.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/arch/x86/include/asm/dma.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.14.y</a>/<a href='../../..'>arch</a>/<a href='../..'>x86</a>/<a href='..'>include</a>/<a href='./'>asm</a>/<a href='dma.h.html'>dma.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * linux/include/asm/dma.h: Defines for using and allocating dma channels.</i></td></tr>
<tr><th id="4">4</th><td><i> * Written by Hennus Bergman, 1992.</i></td></tr>
<tr><th id="5">5</th><td><i> * High DMA channel support &amp; info by Hannu Savolainen</i></td></tr>
<tr><th id="6">6</th><td><i> * and John Boyd, Nov. 1992.</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/_ASM_X86_DMA_H">_ASM_X86_DMA_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/_ASM_X86_DMA_H" data-ref="_M/_ASM_X86_DMA_H">_ASM_X86_DMA_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/linux/spinlock.h.html">&lt;linux/spinlock.h&gt;</a>	/* And spinlocks */</u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="io.h.html">&lt;asm/io.h&gt;</a>		/* need byte IO */</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifdef</span> <span class="macro" data-ref="_M/HAVE_REALLY_SLOW_DMA_CONTROLLER">HAVE_REALLY_SLOW_DMA_CONTROLLER</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define dma_outb	outb_p</u></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="15">else</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/dma_outb" data-ref="_M/dma_outb">dma_outb</dfn>	outb</u></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/dma_inb" data-ref="_M/dma_inb">dma_inb</dfn>		inb</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><i>/*</i></td></tr>
<tr><th id="24">24</th><td><i> * NOTES about DMA transfers:</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> *  controller 1: channels 0-3, byte operations, ports 00-1F</i></td></tr>
<tr><th id="27">27</th><td><i> *  controller 2: channels 4-7, word operations, ports C0-DF</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> *  - ALL registers are 8 bits only, regardless of transfer size</i></td></tr>
<tr><th id="30">30</th><td><i> *  - channel 4 is not used - cascades 1 into 2.</i></td></tr>
<tr><th id="31">31</th><td><i> *  - channels 0-3 are byte - addresses/counts are for physical bytes</i></td></tr>
<tr><th id="32">32</th><td><i> *  - channels 5-7 are word - addresses/counts are for physical words</i></td></tr>
<tr><th id="33">33</th><td><i> *  - transfers must not cross physical 64K (0-3) or 128K (5-7) boundaries</i></td></tr>
<tr><th id="34">34</th><td><i> *  - transfer count loaded to registers is 1 less than actual count</i></td></tr>
<tr><th id="35">35</th><td><i> *  - controller 2 offsets are all even (2x offsets for controller 1)</i></td></tr>
<tr><th id="36">36</th><td><i> *  - page registers for 5-7 don't use data bit 0, represent 128K pages</i></td></tr>
<tr><th id="37">37</th><td><i> *  - page registers for 0-3 use bit 0, represent 64K pages</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * DMA transfers are limited to the lower 16MB of _physical_ memory.</i></td></tr>
<tr><th id="40">40</th><td><i> * Note that addresses loaded into registers must be _physical_ addresses,</i></td></tr>
<tr><th id="41">41</th><td><i> * not logical addresses (which may differ if paging is active).</i></td></tr>
<tr><th id="42">42</th><td><i> *</i></td></tr>
<tr><th id="43">43</th><td><i> *  Address mapping for channels 0-3:</i></td></tr>
<tr><th id="44">44</th><td><i> *</i></td></tr>
<tr><th id="45">45</th><td><i> *   A23 ... A16 A15 ... A8  A7 ... A0    (Physical addresses)</i></td></tr>
<tr><th id="46">46</th><td><i> *    |  ...  |   |  ... |   |  ... |</i></td></tr>
<tr><th id="47">47</th><td><i> *    |  ...  |   |  ... |   |  ... |</i></td></tr>
<tr><th id="48">48</th><td><i> *    |  ...  |   |  ... |   |  ... |</i></td></tr>
<tr><th id="49">49</th><td><i> *   P7  ...  P0  A7 ... A0  A7 ... A0</i></td></tr>
<tr><th id="50">50</th><td><i> * |    Page    | Addr MSB | Addr LSB |   (DMA registers)</i></td></tr>
<tr><th id="51">51</th><td><i> *</i></td></tr>
<tr><th id="52">52</th><td><i> *  Address mapping for channels 5-7:</i></td></tr>
<tr><th id="53">53</th><td><i> *</i></td></tr>
<tr><th id="54">54</th><td><i> *   A23 ... A17 A16 A15 ... A9 A8 A7 ... A1 A0    (Physical addresses)</i></td></tr>
<tr><th id="55">55</th><td><i> *    |  ...  |   \   \   ... \  \  \  ... \  \</i></td></tr>
<tr><th id="56">56</th><td><i> *    |  ...  |    \   \   ... \  \  \  ... \  (not used)</i></td></tr>
<tr><th id="57">57</th><td><i> *    |  ...  |     \   \   ... \  \  \  ... \</i></td></tr>
<tr><th id="58">58</th><td><i> *   P7  ...  P1 (0) A7 A6  ... A0 A7 A6 ... A0</i></td></tr>
<tr><th id="59">59</th><td><i> * |      Page      |  Addr MSB   |  Addr LSB  |   (DMA registers)</i></td></tr>
<tr><th id="60">60</th><td><i> *</i></td></tr>
<tr><th id="61">61</th><td><i> * Again, channels 5-7 transfer _physical_ words (16 bits), so addresses</i></td></tr>
<tr><th id="62">62</th><td><i> * and counts _must_ be word-aligned (the lowest address bit is _ignored_ at</i></td></tr>
<tr><th id="63">63</th><td><i> * the hardware level, so odd-byte transfers aren't possible).</i></td></tr>
<tr><th id="64">64</th><td><i> *</i></td></tr>
<tr><th id="65">65</th><td><i> * Transfer count (_not # bytes_) is limited to 64K, represented as actual</i></td></tr>
<tr><th id="66">66</th><td><i> * count - 1 : 64K =&gt; 0xFFFF, 1 =&gt; 0x0000.  Thus, count is always 1 or more,</i></td></tr>
<tr><th id="67">67</th><td><i> * and up to 128K bytes may be transferred on channels 5-7 in one operation.</i></td></tr>
<tr><th id="68">68</th><td><i> *</i></td></tr>
<tr><th id="69">69</th><td><i> */</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/MAX_DMA_CHANNELS" data-ref="_M/MAX_DMA_CHANNELS">MAX_DMA_CHANNELS</dfn>	8</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/* 16MB ISA DMA zone */</i></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/MAX_DMA_PFN" data-ref="_M/MAX_DMA_PFN">MAX_DMA_PFN</dfn>   ((16UL * 1024 * 1024) &gt;&gt; PAGE_SHIFT)</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* 4GB broken PCI/AGP hardware bus master zone */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/MAX_DMA32_PFN" data-ref="_M/MAX_DMA32_PFN">MAX_DMA32_PFN</dfn> ((4UL * 1024 * 1024 * 1024) &gt;&gt; PAGE_SHIFT)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#<span data-ppcond="79">ifdef</span> <span class="macro" data-ref="_M/CONFIG_X86_32">CONFIG_X86_32</span></u></td></tr>
<tr><th id="80">80</th><td><i>/* The maximum address that we can perform a DMA transfer to on this platform */</i></td></tr>
<tr><th id="81">81</th><td><u>#define MAX_DMA_ADDRESS      (PAGE_OFFSET + 0x1000000)</u></td></tr>
<tr><th id="82">82</th><td><u>#<span data-ppcond="79">else</span></u></td></tr>
<tr><th id="83">83</th><td><i>/* Compat define for old dma zone */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/MAX_DMA_ADDRESS" data-ref="_M/MAX_DMA_ADDRESS">MAX_DMA_ADDRESS</dfn> ((unsigned long)__va(MAX_DMA_PFN &lt;&lt; PAGE_SHIFT))</u></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="79">endif</span></u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/* 8237 DMA controllers */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/IO_DMA1_BASE" data-ref="_M/IO_DMA1_BASE">IO_DMA1_BASE</dfn>	0x00	/* 8 bit slave DMA, channels 0..3 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/IO_DMA2_BASE" data-ref="_M/IO_DMA2_BASE">IO_DMA2_BASE</dfn>	0xC0	/* 16 bit master DMA, ch 4(=slave input)..7 */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* DMA controller registers */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/DMA1_CMD_REG" data-ref="_M/DMA1_CMD_REG">DMA1_CMD_REG</dfn>		0x08	/* command register (w) */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DMA1_STAT_REG" data-ref="_M/DMA1_STAT_REG">DMA1_STAT_REG</dfn>		0x08	/* status register (r) */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DMA1_REQ_REG" data-ref="_M/DMA1_REQ_REG">DMA1_REQ_REG</dfn>		0x09    /* request register (w) */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/DMA1_MASK_REG" data-ref="_M/DMA1_MASK_REG">DMA1_MASK_REG</dfn>		0x0A	/* single-channel mask (w) */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/DMA1_MODE_REG" data-ref="_M/DMA1_MODE_REG">DMA1_MODE_REG</dfn>		0x0B	/* mode register (w) */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/DMA1_CLEAR_FF_REG" data-ref="_M/DMA1_CLEAR_FF_REG">DMA1_CLEAR_FF_REG</dfn>	0x0C	/* clear pointer flip-flop (w) */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/DMA1_TEMP_REG" data-ref="_M/DMA1_TEMP_REG">DMA1_TEMP_REG</dfn>		0x0D    /* Temporary Register (r) */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/DMA1_RESET_REG" data-ref="_M/DMA1_RESET_REG">DMA1_RESET_REG</dfn>		0x0D	/* Master Clear (w) */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/DMA1_CLR_MASK_REG" data-ref="_M/DMA1_CLR_MASK_REG">DMA1_CLR_MASK_REG</dfn>       0x0E    /* Clear Mask */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/DMA1_MASK_ALL_REG" data-ref="_M/DMA1_MASK_ALL_REG">DMA1_MASK_ALL_REG</dfn>       0x0F    /* all-channels mask (w) */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/DMA2_CMD_REG" data-ref="_M/DMA2_CMD_REG">DMA2_CMD_REG</dfn>		0xD0	/* command register (w) */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/DMA2_STAT_REG" data-ref="_M/DMA2_STAT_REG">DMA2_STAT_REG</dfn>		0xD0	/* status register (r) */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/DMA2_REQ_REG" data-ref="_M/DMA2_REQ_REG">DMA2_REQ_REG</dfn>		0xD2    /* request register (w) */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/DMA2_MASK_REG" data-ref="_M/DMA2_MASK_REG">DMA2_MASK_REG</dfn>		0xD4	/* single-channel mask (w) */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/DMA2_MODE_REG" data-ref="_M/DMA2_MODE_REG">DMA2_MODE_REG</dfn>		0xD6	/* mode register (w) */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/DMA2_CLEAR_FF_REG" data-ref="_M/DMA2_CLEAR_FF_REG">DMA2_CLEAR_FF_REG</dfn>	0xD8	/* clear pointer flip-flop (w) */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/DMA2_TEMP_REG" data-ref="_M/DMA2_TEMP_REG">DMA2_TEMP_REG</dfn>		0xDA    /* Temporary Register (r) */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/DMA2_RESET_REG" data-ref="_M/DMA2_RESET_REG">DMA2_RESET_REG</dfn>		0xDA	/* Master Clear (w) */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/DMA2_CLR_MASK_REG" data-ref="_M/DMA2_CLR_MASK_REG">DMA2_CLR_MASK_REG</dfn>       0xDC    /* Clear Mask */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/DMA2_MASK_ALL_REG" data-ref="_M/DMA2_MASK_ALL_REG">DMA2_MASK_ALL_REG</dfn>       0xDE    /* all-channels mask (w) */</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_0" data-ref="_M/DMA_ADDR_0">DMA_ADDR_0</dfn>		0x00    /* DMA address registers */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_1" data-ref="_M/DMA_ADDR_1">DMA_ADDR_1</dfn>		0x02</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_2" data-ref="_M/DMA_ADDR_2">DMA_ADDR_2</dfn>		0x04</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_3" data-ref="_M/DMA_ADDR_3">DMA_ADDR_3</dfn>		0x06</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_4" data-ref="_M/DMA_ADDR_4">DMA_ADDR_4</dfn>		0xC0</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_5" data-ref="_M/DMA_ADDR_5">DMA_ADDR_5</dfn>		0xC4</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_6" data-ref="_M/DMA_ADDR_6">DMA_ADDR_6</dfn>		0xC8</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/DMA_ADDR_7" data-ref="_M/DMA_ADDR_7">DMA_ADDR_7</dfn>		0xCC</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_0" data-ref="_M/DMA_CNT_0">DMA_CNT_0</dfn>		0x01    /* DMA count registers */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_1" data-ref="_M/DMA_CNT_1">DMA_CNT_1</dfn>		0x03</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_2" data-ref="_M/DMA_CNT_2">DMA_CNT_2</dfn>		0x05</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_3" data-ref="_M/DMA_CNT_3">DMA_CNT_3</dfn>		0x07</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_4" data-ref="_M/DMA_CNT_4">DMA_CNT_4</dfn>		0xC2</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_5" data-ref="_M/DMA_CNT_5">DMA_CNT_5</dfn>		0xC6</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_6" data-ref="_M/DMA_CNT_6">DMA_CNT_6</dfn>		0xCA</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/DMA_CNT_7" data-ref="_M/DMA_CNT_7">DMA_CNT_7</dfn>		0xCE</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/DMA_PAGE_0" data-ref="_M/DMA_PAGE_0">DMA_PAGE_0</dfn>		0x87    /* DMA page registers */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/DMA_PAGE_1" data-ref="_M/DMA_PAGE_1">DMA_PAGE_1</dfn>		0x83</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/DMA_PAGE_2" data-ref="_M/DMA_PAGE_2">DMA_PAGE_2</dfn>		0x81</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/DMA_PAGE_3" data-ref="_M/DMA_PAGE_3">DMA_PAGE_3</dfn>		0x82</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/DMA_PAGE_5" data-ref="_M/DMA_PAGE_5">DMA_PAGE_5</dfn>		0x8B</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/DMA_PAGE_6" data-ref="_M/DMA_PAGE_6">DMA_PAGE_6</dfn>		0x89</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/DMA_PAGE_7" data-ref="_M/DMA_PAGE_7">DMA_PAGE_7</dfn>		0x8A</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/* I/O to memory, no autoinit, increment, single mode */</i></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/DMA_MODE_READ" data-ref="_M/DMA_MODE_READ">DMA_MODE_READ</dfn>		0x44</u></td></tr>
<tr><th id="142">142</th><td><i>/* memory to I/O, no autoinit, increment, single mode */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/DMA_MODE_WRITE" data-ref="_M/DMA_MODE_WRITE">DMA_MODE_WRITE</dfn>		0x48</u></td></tr>
<tr><th id="144">144</th><td><i>/* pass thru DREQ-&gt;HRQ, DACK&lt;-HLDA only */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/DMA_MODE_CASCADE" data-ref="_M/DMA_MODE_CASCADE">DMA_MODE_CASCADE</dfn>	0xC0</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/DMA_AUTOINIT" data-ref="_M/DMA_AUTOINIT">DMA_AUTOINIT</dfn>		0x10</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#<span data-ppcond="150">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#914" data-ref="_M/CONFIG_ISA_DMA_API">CONFIG_ISA_DMA_API</a></u></td></tr>
<tr><th id="151">151</th><td><b>extern</b> <a class="typedef" href="../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t">spinlock_t</a>  <dfn class="decl" id="dma_spin_lock" title='dma_spin_lock' data-ref="dma_spin_lock">dma_spin_lock</dfn>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>long</em> <dfn class="decl def fn" id="claim_dma_lock" title='claim_dma_lock' data-ref="claim_dma_lock">claim_dma_lock</dfn>(<em>void</em>)</td></tr>
<tr><th id="154">154</th><td>{</td></tr>
<tr><th id="155">155</th><td>	<em>unsigned</em> <em>long</em> <dfn class="local col5 decl" id="1235flags" title='flags' data-type='unsigned long' data-ref="1235flags">flags</dfn>;</td></tr>
<tr><th id="156">156</th><td>	<a class="macro" href="../../../../include/linux/spinlock.h.html#345" title="do { do { ({ unsigned long __dummy; typeof(flags) __dummy2; (void)(&amp;__dummy == &amp;__dummy2); 1; }); flags = _raw_spin_lock_irqsave(spinlock_check(&amp;dma_spin_lock)); } while (0); } while (0)" data-ref="_M/spin_lock_irqsave">spin_lock_irqsave</a>(&amp;<a class="ref" href="#dma_spin_lock" title='dma_spin_lock' data-ref="dma_spin_lock">dma_spin_lock</a>, <a class="local col5 ref" href="#1235flags" title='flags' data-ref="1235flags">flags</a>);</td></tr>
<tr><th id="157">157</th><td>	<b>return</b> <a class="local col5 ref" href="#1235flags" title='flags' data-ref="1235flags">flags</a>;</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="release_dma_lock" title='release_dma_lock' data-ref="release_dma_lock">release_dma_lock</dfn>(<em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="1236flags" title='flags' data-type='unsigned long' data-ref="1236flags">flags</dfn>)</td></tr>
<tr><th id="161">161</th><td>{</td></tr>
<tr><th id="162">162</th><td>	<a class="ref fn" href="../../../../include/linux/spinlock.h.html#spin_unlock_irqrestore" title='spin_unlock_irqrestore' data-ref="spin_unlock_irqrestore">spin_unlock_irqrestore</a>(&amp;<a class="ref" href="#dma_spin_lock" title='dma_spin_lock' data-ref="dma_spin_lock">dma_spin_lock</a>, <a class="local col6 ref" href="#1236flags" title='flags' data-ref="1236flags">flags</a>);</td></tr>
<tr><th id="163">163</th><td>}</td></tr>
<tr><th id="164">164</th><td><u>#<span data-ppcond="150">endif</span> /* CONFIG_ISA_DMA_API */</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* enable/disable a specific DMA channel */</i></td></tr>
<tr><th id="167">167</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="enable_dma" title='enable_dma' data-ref="enable_dma">enable_dma</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="1237dmanr" title='dmanr' data-type='unsigned int' data-ref="1237dmanr">dmanr</dfn>)</td></tr>
<tr><th id="168">168</th><td>{</td></tr>
<tr><th id="169">169</th><td>	<b>if</b> (<a class="local col7 ref" href="#1237dmanr" title='dmanr' data-ref="1237dmanr">dmanr</a> &lt;= <var>3</var>)</td></tr>
<tr><th id="170">170</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col7 ref" href="#1237dmanr" title='dmanr' data-ref="1237dmanr">dmanr</a>, <a class="macro" href="#95" title="0x0A" data-ref="_M/DMA1_MASK_REG">DMA1_MASK_REG</a>);</td></tr>
<tr><th id="171">171</th><td>	<b>else</b></td></tr>
<tr><th id="172">172</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col7 ref" href="#1237dmanr" title='dmanr' data-ref="1237dmanr">dmanr</a> &amp; <var>3</var>, <a class="macro" href="#106" title="0xD4" data-ref="_M/DMA2_MASK_REG">DMA2_MASK_REG</a>);</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="disable_dma" title='disable_dma' data-ref="disable_dma">disable_dma</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="1238dmanr" title='dmanr' data-type='unsigned int' data-ref="1238dmanr">dmanr</dfn>)</td></tr>
<tr><th id="176">176</th><td>{</td></tr>
<tr><th id="177">177</th><td>	<b>if</b> (<a class="local col8 ref" href="#1238dmanr" title='dmanr' data-ref="1238dmanr">dmanr</a> &lt;= <var>3</var>)</td></tr>
<tr><th id="178">178</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col8 ref" href="#1238dmanr" title='dmanr' data-ref="1238dmanr">dmanr</a> | <var>4</var>, <a class="macro" href="#95" title="0x0A" data-ref="_M/DMA1_MASK_REG">DMA1_MASK_REG</a>);</td></tr>
<tr><th id="179">179</th><td>	<b>else</b></td></tr>
<tr><th id="180">180</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>((<a class="local col8 ref" href="#1238dmanr" title='dmanr' data-ref="1238dmanr">dmanr</a> &amp; <var>3</var>) | <var>4</var>, <a class="macro" href="#106" title="0xD4" data-ref="_M/DMA2_MASK_REG">DMA2_MASK_REG</a>);</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>/* Clear the 'DMA Pointer Flip Flop'.</i></td></tr>
<tr><th id="184">184</th><td><i> * Write 0 for LSB/MSB, 1 for MSB/LSB access.</i></td></tr>
<tr><th id="185">185</th><td><i> * Use this once to initialize the FF to a known state.</i></td></tr>
<tr><th id="186">186</th><td><i> * After that, keep track of it. :-)</i></td></tr>
<tr><th id="187">187</th><td><i> * --- In order to do that, the DMA routines below should ---</i></td></tr>
<tr><th id="188">188</th><td><i> * --- only be used while holding the DMA lock ! ---</i></td></tr>
<tr><th id="189">189</th><td><i> */</i></td></tr>
<tr><th id="190">190</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="clear_dma_ff" title='clear_dma_ff' data-ref="clear_dma_ff">clear_dma_ff</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="1239dmanr" title='dmanr' data-type='unsigned int' data-ref="1239dmanr">dmanr</dfn>)</td></tr>
<tr><th id="191">191</th><td>{</td></tr>
<tr><th id="192">192</th><td>	<b>if</b> (<a class="local col9 ref" href="#1239dmanr" title='dmanr' data-ref="1239dmanr">dmanr</a> &lt;= <var>3</var>)</td></tr>
<tr><th id="193">193</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<var>0</var>, <a class="macro" href="#97" title="0x0C" data-ref="_M/DMA1_CLEAR_FF_REG">DMA1_CLEAR_FF_REG</a>);</td></tr>
<tr><th id="194">194</th><td>	<b>else</b></td></tr>
<tr><th id="195">195</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<var>0</var>, <a class="macro" href="#108" title="0xD8" data-ref="_M/DMA2_CLEAR_FF_REG">DMA2_CLEAR_FF_REG</a>);</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* set mode (above) for a specific DMA channel */</i></td></tr>
<tr><th id="199">199</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="set_dma_mode" title='set_dma_mode' data-ref="set_dma_mode">set_dma_mode</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="1240dmanr" title='dmanr' data-type='unsigned int' data-ref="1240dmanr">dmanr</dfn>, <em>char</em> <dfn class="local col1 decl" id="1241mode" title='mode' data-type='char' data-ref="1241mode">mode</dfn>)</td></tr>
<tr><th id="200">200</th><td>{</td></tr>
<tr><th id="201">201</th><td>	<b>if</b> (<a class="local col0 ref" href="#1240dmanr" title='dmanr' data-ref="1240dmanr">dmanr</a> &lt;= <var>3</var>)</td></tr>
<tr><th id="202">202</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col1 ref" href="#1241mode" title='mode' data-ref="1241mode">mode</a> | <a class="local col0 ref" href="#1240dmanr" title='dmanr' data-ref="1240dmanr">dmanr</a>, <a class="macro" href="#96" title="0x0B" data-ref="_M/DMA1_MODE_REG">DMA1_MODE_REG</a>);</td></tr>
<tr><th id="203">203</th><td>	<b>else</b></td></tr>
<tr><th id="204">204</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col1 ref" href="#1241mode" title='mode' data-ref="1241mode">mode</a> | (<a class="local col0 ref" href="#1240dmanr" title='dmanr' data-ref="1240dmanr">dmanr</a> &amp; <var>3</var>), <a class="macro" href="#107" title="0xD6" data-ref="_M/DMA2_MODE_REG">DMA2_MODE_REG</a>);</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i>/* Set only the page register bits of the transfer address.</i></td></tr>
<tr><th id="208">208</th><td><i> * This is used for successive transfers when we know the contents of</i></td></tr>
<tr><th id="209">209</th><td><i> * the lower 16 bits of the DMA current address register, but a 64k boundary</i></td></tr>
<tr><th id="210">210</th><td><i> * may have been crossed.</i></td></tr>
<tr><th id="211">211</th><td><i> */</i></td></tr>
<tr><th id="212">212</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="set_dma_page" title='set_dma_page' data-ref="set_dma_page">set_dma_page</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="1242dmanr" title='dmanr' data-type='unsigned int' data-ref="1242dmanr">dmanr</dfn>, <em>char</em> <dfn class="local col3 decl" id="1243pagenr" title='pagenr' data-type='char' data-ref="1243pagenr">pagenr</dfn>)</td></tr>
<tr><th id="213">213</th><td>{</td></tr>
<tr><th id="214">214</th><td>	<b>switch</b> (<a class="local col2 ref" href="#1242dmanr" title='dmanr' data-ref="1242dmanr">dmanr</a>) {</td></tr>
<tr><th id="215">215</th><td>	<b>case</b> <var>0</var>:</td></tr>
<tr><th id="216">216</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col3 ref" href="#1243pagenr" title='pagenr' data-ref="1243pagenr">pagenr</a>, <a class="macro" href="#132" title="0x87" data-ref="_M/DMA_PAGE_0">DMA_PAGE_0</a>);</td></tr>
<tr><th id="217">217</th><td>		<b>break</b>;</td></tr>
<tr><th id="218">218</th><td>	<b>case</b> <var>1</var>:</td></tr>
<tr><th id="219">219</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col3 ref" href="#1243pagenr" title='pagenr' data-ref="1243pagenr">pagenr</a>, <a class="macro" href="#133" title="0x83" data-ref="_M/DMA_PAGE_1">DMA_PAGE_1</a>);</td></tr>
<tr><th id="220">220</th><td>		<b>break</b>;</td></tr>
<tr><th id="221">221</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="222">222</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col3 ref" href="#1243pagenr" title='pagenr' data-ref="1243pagenr">pagenr</a>, <a class="macro" href="#134" title="0x81" data-ref="_M/DMA_PAGE_2">DMA_PAGE_2</a>);</td></tr>
<tr><th id="223">223</th><td>		<b>break</b>;</td></tr>
<tr><th id="224">224</th><td>	<b>case</b> <var>3</var>:</td></tr>
<tr><th id="225">225</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col3 ref" href="#1243pagenr" title='pagenr' data-ref="1243pagenr">pagenr</a>, <a class="macro" href="#135" title="0x82" data-ref="_M/DMA_PAGE_3">DMA_PAGE_3</a>);</td></tr>
<tr><th id="226">226</th><td>		<b>break</b>;</td></tr>
<tr><th id="227">227</th><td>	<b>case</b> <var>5</var>:</td></tr>
<tr><th id="228">228</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col3 ref" href="#1243pagenr" title='pagenr' data-ref="1243pagenr">pagenr</a> &amp; <var>0xfe</var>, <a class="macro" href="#136" title="0x8B" data-ref="_M/DMA_PAGE_5">DMA_PAGE_5</a>);</td></tr>
<tr><th id="229">229</th><td>		<b>break</b>;</td></tr>
<tr><th id="230">230</th><td>	<b>case</b> <var>6</var>:</td></tr>
<tr><th id="231">231</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col3 ref" href="#1243pagenr" title='pagenr' data-ref="1243pagenr">pagenr</a> &amp; <var>0xfe</var>, <a class="macro" href="#137" title="0x89" data-ref="_M/DMA_PAGE_6">DMA_PAGE_6</a>);</td></tr>
<tr><th id="232">232</th><td>		<b>break</b>;</td></tr>
<tr><th id="233">233</th><td>	<b>case</b> <var>7</var>:</td></tr>
<tr><th id="234">234</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col3 ref" href="#1243pagenr" title='pagenr' data-ref="1243pagenr">pagenr</a> &amp; <var>0xfe</var>, <a class="macro" href="#138" title="0x8A" data-ref="_M/DMA_PAGE_7">DMA_PAGE_7</a>);</td></tr>
<tr><th id="235">235</th><td>		<b>break</b>;</td></tr>
<tr><th id="236">236</th><td>	}</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/* Set transfer address &amp; page bits for specific DMA channel.</i></td></tr>
<tr><th id="241">241</th><td><i> * Assumes dma flipflop is clear.</i></td></tr>
<tr><th id="242">242</th><td><i> */</i></td></tr>
<tr><th id="243">243</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="set_dma_addr" title='set_dma_addr' data-ref="set_dma_addr">set_dma_addr</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="1244dmanr" title='dmanr' data-type='unsigned int' data-ref="1244dmanr">dmanr</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="1245a" title='a' data-type='unsigned int' data-ref="1245a">a</dfn>)</td></tr>
<tr><th id="244">244</th><td>{</td></tr>
<tr><th id="245">245</th><td>	<a class="ref fn" href="#set_dma_page" title='set_dma_page' data-ref="set_dma_page">set_dma_page</a>(<a class="local col4 ref" href="#1244dmanr" title='dmanr' data-ref="1244dmanr">dmanr</a>, <a class="local col5 ref" href="#1245a" title='a' data-ref="1245a">a</a>&gt;&gt;<var>16</var>);</td></tr>
<tr><th id="246">246</th><td>	<b>if</b> (<a class="local col4 ref" href="#1244dmanr" title='dmanr' data-ref="1244dmanr">dmanr</a> &lt;= <var>3</var>)  {</td></tr>
<tr><th id="247">247</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col5 ref" href="#1245a" title='a' data-ref="1245a">a</a> &amp; <var>0xff</var>, ((<a class="local col4 ref" href="#1244dmanr" title='dmanr' data-ref="1244dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>1</var>) + <a class="macro" href="#88" title="0x00" data-ref="_M/IO_DMA1_BASE">IO_DMA1_BASE</a>);</td></tr>
<tr><th id="248">248</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>((<a class="local col5 ref" href="#1245a" title='a' data-ref="1245a">a</a> &gt;&gt; <var>8</var>) &amp; <var>0xff</var>, ((<a class="local col4 ref" href="#1244dmanr" title='dmanr' data-ref="1244dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>1</var>) + <a class="macro" href="#88" title="0x00" data-ref="_M/IO_DMA1_BASE">IO_DMA1_BASE</a>);</td></tr>
<tr><th id="249">249</th><td>	}  <b>else</b>  {</td></tr>
<tr><th id="250">250</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>((<a class="local col5 ref" href="#1245a" title='a' data-ref="1245a">a</a> &gt;&gt; <var>1</var>) &amp; <var>0xff</var>, ((<a class="local col4 ref" href="#1244dmanr" title='dmanr' data-ref="1244dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>2</var>) + <a class="macro" href="#89" title="0xC0" data-ref="_M/IO_DMA2_BASE">IO_DMA2_BASE</a>);</td></tr>
<tr><th id="251">251</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>((<a class="local col5 ref" href="#1245a" title='a' data-ref="1245a">a</a> &gt;&gt; <var>9</var>) &amp; <var>0xff</var>, ((<a class="local col4 ref" href="#1244dmanr" title='dmanr' data-ref="1244dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>2</var>) + <a class="macro" href="#89" title="0xC0" data-ref="_M/IO_DMA2_BASE">IO_DMA2_BASE</a>);</td></tr>
<tr><th id="252">252</th><td>	}</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><i>/* Set transfer size (max 64k for DMA0..3, 128k for DMA5..7) for</i></td></tr>
<tr><th id="257">257</th><td><i> * a specific DMA channel.</i></td></tr>
<tr><th id="258">258</th><td><i> * You must ensure the parameters are valid.</i></td></tr>
<tr><th id="259">259</th><td><i> * NOTE: from a manual: "the number of transfers is one more</i></td></tr>
<tr><th id="260">260</th><td><i> * than the initial word count"! This is taken into account.</i></td></tr>
<tr><th id="261">261</th><td><i> * Assumes dma flip-flop is clear.</i></td></tr>
<tr><th id="262">262</th><td><i> * NOTE 2: "count" represents _bytes_ and must be even for channels 5-7.</i></td></tr>
<tr><th id="263">263</th><td><i> */</i></td></tr>
<tr><th id="264">264</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="set_dma_count" title='set_dma_count' data-ref="set_dma_count">set_dma_count</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="1246dmanr" title='dmanr' data-type='unsigned int' data-ref="1246dmanr">dmanr</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="1247count" title='count' data-type='unsigned int' data-ref="1247count">count</dfn>)</td></tr>
<tr><th id="265">265</th><td>{</td></tr>
<tr><th id="266">266</th><td>	<a class="local col7 ref" href="#1247count" title='count' data-ref="1247count">count</a>--;</td></tr>
<tr><th id="267">267</th><td>	<b>if</b> (<a class="local col6 ref" href="#1246dmanr" title='dmanr' data-ref="1246dmanr">dmanr</a> &lt;= <var>3</var>)  {</td></tr>
<tr><th id="268">268</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>(<a class="local col7 ref" href="#1247count" title='count' data-ref="1247count">count</a> &amp; <var>0xff</var>, ((<a class="local col6 ref" href="#1246dmanr" title='dmanr' data-ref="1246dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>1</var>) + <var>1</var> + <a class="macro" href="#88" title="0x00" data-ref="_M/IO_DMA1_BASE">IO_DMA1_BASE</a>);</td></tr>
<tr><th id="269">269</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>((<a class="local col7 ref" href="#1247count" title='count' data-ref="1247count">count</a> &gt;&gt; <var>8</var>) &amp; <var>0xff</var>,</td></tr>
<tr><th id="270">270</th><td>			 ((<a class="local col6 ref" href="#1246dmanr" title='dmanr' data-ref="1246dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>1</var>) + <var>1</var> + <a class="macro" href="#88" title="0x00" data-ref="_M/IO_DMA1_BASE">IO_DMA1_BASE</a>);</td></tr>
<tr><th id="271">271</th><td>	} <b>else</b> {</td></tr>
<tr><th id="272">272</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>((<a class="local col7 ref" href="#1247count" title='count' data-ref="1247count">count</a> &gt;&gt; <var>1</var>) &amp; <var>0xff</var>,</td></tr>
<tr><th id="273">273</th><td>			 ((<a class="local col6 ref" href="#1246dmanr" title='dmanr' data-ref="1246dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>2</var>) + <var>2</var> + <a class="macro" href="#89" title="0xC0" data-ref="_M/IO_DMA2_BASE">IO_DMA2_BASE</a>);</td></tr>
<tr><th id="274">274</th><td>		<a class="macro" href="#18" title="outb" data-ref="_M/dma_outb">dma_outb</a>((<a class="local col7 ref" href="#1247count" title='count' data-ref="1247count">count</a> &gt;&gt; <var>9</var>) &amp; <var>0xff</var>,</td></tr>
<tr><th id="275">275</th><td>			 ((<a class="local col6 ref" href="#1246dmanr" title='dmanr' data-ref="1246dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>2</var>) + <var>2</var> + <a class="macro" href="#89" title="0xC0" data-ref="_M/IO_DMA2_BASE">IO_DMA2_BASE</a>);</td></tr>
<tr><th id="276">276</th><td>	}</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* Get DMA residue count. After a DMA transfer, this</i></td></tr>
<tr><th id="281">281</th><td><i> * should return zero. Reading this while a DMA transfer is</i></td></tr>
<tr><th id="282">282</th><td><i> * still in progress will return unpredictable results.</i></td></tr>
<tr><th id="283">283</th><td><i> * If called before the channel has been used, it may return 1.</i></td></tr>
<tr><th id="284">284</th><td><i> * Otherwise, it returns the number of _bytes_ left to transfer.</i></td></tr>
<tr><th id="285">285</th><td><i> *</i></td></tr>
<tr><th id="286">286</th><td><i> * Assumes DMA flip-flop is clear.</i></td></tr>
<tr><th id="287">287</th><td><i> */</i></td></tr>
<tr><th id="288">288</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="get_dma_residue" title='get_dma_residue' data-ref="get_dma_residue">get_dma_residue</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="1248dmanr" title='dmanr' data-type='unsigned int' data-ref="1248dmanr">dmanr</dfn>)</td></tr>
<tr><th id="289">289</th><td>{</td></tr>
<tr><th id="290">290</th><td>	<em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="1249io_port" title='io_port' data-type='unsigned int' data-ref="1249io_port">io_port</dfn>;</td></tr>
<tr><th id="291">291</th><td>	<i>/* using short to get 16-bit wrap around */</i></td></tr>
<tr><th id="292">292</th><td>	<em>unsigned</em> <em>short</em> <dfn class="local col0 decl" id="1250count" title='count' data-type='unsigned short' data-ref="1250count">count</dfn>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>	<a class="local col9 ref" href="#1249io_port" title='io_port' data-ref="1249io_port">io_port</a> = (<a class="local col8 ref" href="#1248dmanr" title='dmanr' data-ref="1248dmanr">dmanr</a> &lt;= <var>3</var>) ? ((<a class="local col8 ref" href="#1248dmanr" title='dmanr' data-ref="1248dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>1</var>) + <var>1</var> + <a class="macro" href="#88" title="0x00" data-ref="_M/IO_DMA1_BASE">IO_DMA1_BASE</a></td></tr>
<tr><th id="295">295</th><td>		: ((<a class="local col8 ref" href="#1248dmanr" title='dmanr' data-ref="1248dmanr">dmanr</a> &amp; <var>3</var>) &lt;&lt; <var>2</var>) + <var>2</var> + <a class="macro" href="#89" title="0xC0" data-ref="_M/IO_DMA2_BASE">IO_DMA2_BASE</a>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>	<a class="local col0 ref" href="#1250count" title='count' data-ref="1250count">count</a> = <var>1</var> + <a class="macro" href="#21" title="inb" data-ref="_M/dma_inb">dma_inb</a>(<a class="local col9 ref" href="#1249io_port" title='io_port' data-ref="1249io_port">io_port</a>);</td></tr>
<tr><th id="298">298</th><td>	<a class="local col0 ref" href="#1250count" title='count' data-ref="1250count">count</a> += <a class="macro" href="#21" title="inb" data-ref="_M/dma_inb">dma_inb</a>(<a class="local col9 ref" href="#1249io_port" title='io_port' data-ref="1249io_port">io_port</a>) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>	<b>return</b> (<a class="local col8 ref" href="#1248dmanr" title='dmanr' data-ref="1248dmanr">dmanr</a> &lt;= <var>3</var>) ? <a class="local col0 ref" href="#1250count" title='count' data-ref="1250count">count</a> : (<a class="local col0 ref" href="#1250count" title='count' data-ref="1250count">count</a> &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="301">301</th><td>}</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/* These are in kernel/dma.c because x86 uses CONFIG_GENERIC_ISA_DMA */</i></td></tr>
<tr><th id="305">305</th><td><u>#<span data-ppcond="305">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#914" data-ref="_M/CONFIG_ISA_DMA_API">CONFIG_ISA_DMA_API</a></u></td></tr>
<tr><th id="306">306</th><td><b>extern</b> <em>int</em> <dfn class="decl fn" id="request_dma" title='request_dma' data-ref="request_dma">request_dma</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="1251dmanr" title='dmanr' data-type='unsigned int' data-ref="1251dmanr">dmanr</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="1252device_id" title='device_id' data-type='const char *' data-ref="1252device_id">device_id</dfn>);</td></tr>
<tr><th id="307">307</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="free_dma" title='free_dma' data-ref="free_dma">free_dma</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="1253dmanr" title='dmanr' data-type='unsigned int' data-ref="1253dmanr">dmanr</dfn>);</td></tr>
<tr><th id="308">308</th><td><u>#<span data-ppcond="305">endif</span></u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/* From PCI */</i></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#<span data-ppcond="312">ifdef</span> <a class="macro" href="../../../../include/generated/autoconf.h.html#581" data-ref="_M/CONFIG_PCI">CONFIG_PCI</a></u></td></tr>
<tr><th id="313">313</th><td><b>extern</b> <em>int</em> <dfn class="decl" id="isa_dma_bridge_buggy" title='isa_dma_bridge_buggy' data-ref="isa_dma_bridge_buggy">isa_dma_bridge_buggy</dfn>;</td></tr>
<tr><th id="314">314</th><td><u>#<span data-ppcond="312">else</span></u></td></tr>
<tr><th id="315">315</th><td><u>#define isa_dma_bridge_buggy	(0)</u></td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="312">endif</span></u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="9">endif</span> /* _ASM_X86_DMA_H */</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../kernel/acpi/boot.c.html'>linux-4.14.y/arch/x86/kernel/acpi/boot.c</a><br/>Generated on <em>2018-Jul-30</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
