User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteEDP/STTRAM/512KB/512KB.cfg) is loaded

Memory Cell: MRAM (Magnetoresistive)
Cell Area (F^2)    : 54.000 (5.400Fx10.000F)
Cell Aspect Ratio  : 0.540
Cell Turned-On Resistance : 3.000Kohm
Cell Turned-Off Resistance: 6.000Kohm
Read Mode: Current-Sensing
  - Read Voltage: 0.250V
Reset Mode: Current
  - Reset Current: 80.000uA
  - Reset Pulse: 10.000ns
Set Mode: Current
  - Set Current: 80.000uA
  - Set Pulse: 10.000ns
Access Type: CMOS
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 8 x 2
 - Row Activation   : 1 / 8
 - Column Activation: 2 / 2
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 256 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 627.383um x 298.526um = 187289.982um^2
 |--- Mat Area      = 78.423um x 149.263um = 11705.624um^2   (58.531%)
 |--- Subarray Area = 39.211um x 71.019um = 2784.766um^2   (61.508%)
 - Area Efficiency = 58.531%
Timing:
 -  Read Latency = 2.035ns
 |--- H-Tree Latency = 74.784ps
 |--- Mat Latency    = 1.960ns
    |--- Predecoder Latency = 189.334ps
    |--- Subarray Latency   = 1.771ns
       |--- Row Decoder Latency = 284.070ps
       |--- Bitline Latency     = 13.793ps
       |--- Senseamp Latency    = 1.456ns
       |--- Mux Latency         = 17.125ps
       |--- Precharge Latency   = 446.356ps
 - Write Latency = 10.511ns
 |--- H-Tree Latency = 37.392ps
 |--- Mat Latency    = 10.473ns
    |--- Predecoder Latency = 189.334ps
    |--- Subarray Latency   = 10.284ns
       |--- Write Pulse Duration = 10.000ns
       |--- Row Decoder Latency = 284.070ps
       |--- Charge Latency      = 28.013ps
 - Read Bandwidth  = 8.276GB/s
 - Write Bandwidth = 1.556GB/s
Power:
 -  Read Dynamic Energy = 44.358pJ
 |--- H-Tree Dynamic Energy = 11.338pJ
 |--- Mat Dynamic Energy    = 16.510pJ per mat
    |--- Predecoder Dynamic Energy = 0.057pJ
    |--- Subarray Dynamic Energy   = 4.113pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.053pJ
       |--- Mux Decoder Dynamic Energy = 0.117pJ
       |--- Bitline & Cell Read Energy = 1.398pJ
       |--- Senseamp Dynamic Energy    = 2.406pJ
       |--- Mux Dynamic Energy         = 0.032pJ
       |--- Precharge Dynamic Energy   = 0.103pJ
 - Write Dynamic Energy = 142.562pJ
 |--- H-Tree Dynamic Energy = 11.338pJ
 |--- Mat Dynamic Energy    = 65.612pJ per mat
    |--- Predecoder Dynamic Energy = 0.057pJ
    |--- Subarray Dynamic Energy   = 16.389pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.053pJ
       |--- Mux Decoder Dynamic Energy = 0.117pJ
       |--- Mux Dynamic Energy         = 0.032pJ
       |--- Bitline & Cell Write Energy= 16.187pJ
 - Leakage Power = 165.541uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 10.346uW per mat

Finished!
