Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun  2 01:26:46 2022
| Host         : DANINITRO-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_top_timing_summary_routed.rpt -pb hdmi_top_timing_summary_routed.pb -rpx hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_top
| Device       : 7k70t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
SYNTH-9    Warning   Small multiplier               8           
TIMING-18  Warning   Missing input or output delay  14          
TIMING-20  Warning   Non-clocked latch              40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/mem_dest_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/mem_dest_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/read_cntr_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/read_cntr_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/write_cntr_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: spec_anal/controller/core/write_cntr_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.313        0.000                      0                 2208        0.037        0.000                      0                 2208        3.000        0.000                       0                   607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk100M      {0.000 5.000}        10.000          100.000         
  clk200M    {0.000 2.500}        5.000           200.000         
  clk40M     {0.000 12.500}       25.000          40.000          
  pll_clkfb  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M             5.083        0.000                      0                 1905        0.037        0.000                      0                 1905        3.000        0.000                       0                   421  
  clk200M                                                                                                                                                       3.400        0.000                       0                     8  
  clk40M           20.035        0.000                      0                  303        0.097        0.000                      0                  303       12.100        0.000                       0                   176  
  pll_clkfb                                                                                                                                                     8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40M        clk100M             0.313        0.000                      0                    1        1.210        0.000                      0                    1  
clk100M       clk40M              3.083        0.000                      0                    1        0.052        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100M                     
(none)        clk200M                     
(none)        clk40M                      
(none)        pll_clkfb                   
(none)                      clk100M       
(none)                      clk40M        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        5.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/write_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 0.493ns (10.492%)  route 4.206ns (89.508%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.380     5.014    spec_anal/controller/core/clk
    SLICE_X21Y74         FDRE                                         r  spec_anal/controller/core/write_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     5.283 f  spec_anal/controller/core/write_cntr_reg[0]/Q
                         net (fo=69, routed)          2.524     7.807    spec_anal/controller/core/write_cntr_reg_n_0_[0]
    SLICE_X18Y62         LUT5 (Prop_lut5_I4_O)        0.056     7.863 r  spec_anal/controller/core/inst[5].smpl_ram_inst_i_26/O
                         net (fo=48, routed)          1.336     9.199    spec_anal/controller/core/btf/inst[1].DSP/ram_array_reg
    SLICE_X22Y56         LUT4 (Prop_lut4_I1_O)        0.168     9.367 r  spec_anal/controller/core/btf/inst[1].DSP/inst[4].smpl_ram_inst_i_16/O
                         net (fo=1, routed)           0.346     9.713    spec_anal/controller/core/inst[4].smpl_ram_inst/din_b[8]
    RAMB36_X1Y11         RAMB36E1                                     r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.320    14.719    spec_anal/controller/core/inst[4].smpl_ram_inst/clk_b
    RAMB36_X1Y11         RAMB36E1                                     r  spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg/CLKARDCLK
                         clock pessimism              0.317    15.035    
                         clock uncertainty           -0.035    15.000    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.204    14.796    spec_anal/controller/core/inst[4].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.153ns (26.323%)  route 3.227ns (73.677%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.382     5.016    spec_anal/controller/core/clk
    SLICE_X13Y74         FDRE                                         r  spec_anal/controller/core/half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.246     5.262 r  spec_anal/controller/core/half_reg[3]/Q
                         net (fo=16, routed)          0.818     6.080    spec_anal/controller/core/half[3]
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.153     6.233 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.371     6.603    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I3_O)        0.053     6.656 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.101    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X17Y72         LUT5 (Prop_lut5_I0_O)        0.053     7.154 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.154    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.389 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.389    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.447 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.447    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.579 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.356     7.935    spec_anal/controller/core/fft_in_progress2
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.161     8.096 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.689     8.785    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X17Y75         LUT5 (Prop_lut5_I0_O)        0.062     8.847 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.549     9.396    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X16Y72         FDRE                                         r  spec_anal/controller/core/h_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276    14.675    spec_anal/controller/core/clk
    SLICE_X16Y72         FDRE                                         r  spec_anal/controller/core/h_reg[5]/C
                         clock pessimism              0.317    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X16Y72         FDRE (Setup_fdre_C_R)       -0.456    14.501    spec_anal/controller/core/h_reg[5]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/write_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.493ns (10.584%)  route 4.165ns (89.416%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.380     5.014    spec_anal/controller/core/clk
    SLICE_X21Y74         FDRE                                         r  spec_anal/controller/core/write_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     5.283 f  spec_anal/controller/core/write_cntr_reg[0]/Q
                         net (fo=69, routed)          2.524     7.807    spec_anal/controller/core/write_cntr_reg_n_0_[0]
    SLICE_X18Y62         LUT5 (Prop_lut5_I4_O)        0.056     7.863 r  spec_anal/controller/core/inst[5].smpl_ram_inst_i_26/O
                         net (fo=48, routed)          1.041     8.904    spec_anal/controller/core/btf/inst[3].DSP/ram_array_reg
    SLICE_X22Y66         LUT4 (Prop_lut4_I1_O)        0.168     9.072 r  spec_anal/controller/core/btf/inst[3].DSP/inst[5].smpl_ram_inst_i_16/O
                         net (fo=1, routed)           0.600     9.672    spec_anal/controller/core/inst[5].smpl_ram_inst/din_b[9]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.307    14.706    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_b
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKARDCLK
                         clock pessimism              0.317    15.022    
                         clock uncertainty           -0.035    14.987    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.204    14.783    spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/write_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.493ns (10.597%)  route 4.159ns (89.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.380     5.014    spec_anal/controller/core/clk
    SLICE_X21Y74         FDRE                                         r  spec_anal/controller/core/write_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     5.283 f  spec_anal/controller/core/write_cntr_reg[0]/Q
                         net (fo=69, routed)          2.524     7.807    spec_anal/controller/core/write_cntr_reg_n_0_[0]
    SLICE_X18Y62         LUT5 (Prop_lut5_I4_O)        0.056     7.863 r  spec_anal/controller/core/inst[5].smpl_ram_inst_i_26/O
                         net (fo=48, routed)          1.069     8.932    spec_anal/controller/core/btf/inst[3].DSP/ram_array_reg
    SLICE_X21Y66         LUT4 (Prop_lut4_I1_O)        0.168     9.100 r  spec_anal/controller/core/btf/inst[3].DSP/inst[5].smpl_ram_inst_i_23/O
                         net (fo=1, routed)           0.566     9.666    spec_anal/controller/core/inst[5].smpl_ram_inst/din_b[2]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.307    14.706    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_b
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKARDCLK
                         clock pessimism              0.317    15.022    
                         clock uncertainty           -0.035    14.987    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.204    14.783    spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/write_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.493ns (10.597%)  route 4.159ns (89.403%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.380     5.014    spec_anal/controller/core/clk
    SLICE_X21Y74         FDRE                                         r  spec_anal/controller/core/write_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     5.283 f  spec_anal/controller/core/write_cntr_reg[0]/Q
                         net (fo=69, routed)          2.524     7.807    spec_anal/controller/core/write_cntr_reg_n_0_[0]
    SLICE_X18Y62         LUT5 (Prop_lut5_I4_O)        0.056     7.863 r  spec_anal/controller/core/inst[5].smpl_ram_inst_i_26/O
                         net (fo=48, routed)          1.040     8.903    spec_anal/controller/core/btf/inst[3].DSP/ram_array_reg
    SLICE_X22Y67         LUT4 (Prop_lut4_I1_O)        0.168     9.071 r  spec_anal/controller/core/btf/inst[3].DSP/inst[5].smpl_ram_inst_i_11/O
                         net (fo=1, routed)           0.596     9.666    spec_anal/controller/core/inst[5].smpl_ram_inst/din_b[14]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.307    14.706    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_b
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKARDCLK
                         clock pessimism              0.317    15.022    
                         clock uncertainty           -0.035    14.987    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.204    14.783    spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/write_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.493ns (10.616%)  route 4.151ns (89.384%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.380     5.014    spec_anal/controller/core/clk
    SLICE_X21Y74         FDRE                                         r  spec_anal/controller/core/write_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y74         FDRE (Prop_fdre_C_Q)         0.269     5.283 f  spec_anal/controller/core/write_cntr_reg[0]/Q
                         net (fo=69, routed)          2.524     7.807    spec_anal/controller/core/write_cntr_reg_n_0_[0]
    SLICE_X18Y62         LUT5 (Prop_lut5_I4_O)        0.056     7.863 r  spec_anal/controller/core/inst[5].smpl_ram_inst_i_26/O
                         net (fo=48, routed)          1.026     8.889    spec_anal/controller/core/btf/inst[3].DSP/ram_array_reg
    SLICE_X23Y66         LUT4 (Prop_lut4_I1_O)        0.168     9.057 r  spec_anal/controller/core/btf/inst[3].DSP/inst[5].smpl_ram_inst_i_7/O
                         net (fo=1, routed)           0.601     9.658    spec_anal/controller/core/inst[5].smpl_ram_inst/din_b[18]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.307    14.706    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_b
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKARDCLK
                         clock pessimism              0.317    15.022    
                         clock uncertainty           -0.035    14.987    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.204    14.783    spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.153ns (26.571%)  route 3.186ns (73.429%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.382     5.016    spec_anal/controller/core/clk
    SLICE_X13Y74         FDRE                                         r  spec_anal/controller/core/half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.246     5.262 r  spec_anal/controller/core/half_reg[3]/Q
                         net (fo=16, routed)          0.818     6.080    spec_anal/controller/core/half[3]
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.153     6.233 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.371     6.603    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I3_O)        0.053     6.656 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.101    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X17Y72         LUT5 (Prop_lut5_I0_O)        0.053     7.154 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.154    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.389 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.389    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.447 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.447    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.579 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.356     7.935    spec_anal/controller/core/fft_in_progress2
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.161     8.096 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.689     8.785    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X17Y75         LUT5 (Prop_lut5_I0_O)        0.062     8.847 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.508     9.355    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276    14.675    spec_anal/controller/core/clk
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[0]/C
                         clock pessimism              0.317    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X18Y72         FDRE (Setup_fdre_C_R)       -0.456    14.501    spec_anal/controller/core/h_reg[0]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.153ns (26.571%)  route 3.186ns (73.429%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.382     5.016    spec_anal/controller/core/clk
    SLICE_X13Y74         FDRE                                         r  spec_anal/controller/core/half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.246     5.262 r  spec_anal/controller/core/half_reg[3]/Q
                         net (fo=16, routed)          0.818     6.080    spec_anal/controller/core/half[3]
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.153     6.233 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.371     6.603    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I3_O)        0.053     6.656 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.101    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X17Y72         LUT5 (Prop_lut5_I0_O)        0.053     7.154 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.154    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.389 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.389    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.447 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.447    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.579 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.356     7.935    spec_anal/controller/core/fft_in_progress2
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.161     8.096 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.689     8.785    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X17Y75         LUT5 (Prop_lut5_I0_O)        0.062     8.847 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.508     9.355    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276    14.675    spec_anal/controller/core/clk
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[1]/C
                         clock pessimism              0.317    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X18Y72         FDRE (Setup_fdre_C_R)       -0.456    14.501    spec_anal/controller/core/h_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.153ns (26.571%)  route 3.186ns (73.429%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.382     5.016    spec_anal/controller/core/clk
    SLICE_X13Y74         FDRE                                         r  spec_anal/controller/core/half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.246     5.262 r  spec_anal/controller/core/half_reg[3]/Q
                         net (fo=16, routed)          0.818     6.080    spec_anal/controller/core/half[3]
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.153     6.233 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.371     6.603    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I3_O)        0.053     6.656 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.101    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X17Y72         LUT5 (Prop_lut5_I0_O)        0.053     7.154 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.154    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.389 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.389    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.447 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.447    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.579 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.356     7.935    spec_anal/controller/core/fft_in_progress2
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.161     8.096 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.689     8.785    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X17Y75         LUT5 (Prop_lut5_I0_O)        0.062     8.847 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.508     9.355    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276    14.675    spec_anal/controller/core/clk
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[2]/C
                         clock pessimism              0.317    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X18Y72         FDRE (Setup_fdre_C_R)       -0.456    14.501    spec_anal/controller/core/h_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 spec_anal/controller/core/half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/h_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.153ns (26.571%)  route 3.186ns (73.429%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 14.675 - 10.000 ) 
    Source Clock Delay      (SCD):    5.016ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.382     5.016    spec_anal/controller/core/clk
    SLICE_X13Y74         FDRE                                         r  spec_anal/controller/core/half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.246     5.262 r  spec_anal/controller/core/half_reg[3]/Q
                         net (fo=16, routed)          0.818     6.080    spec_anal/controller/core/half[3]
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.153     6.233 r  spec_anal/controller/core/h[9]_i_4/O
                         net (fo=10, routed)          0.371     6.603    spec_anal/controller/core/h[9]_i_4_n_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I3_O)        0.053     6.656 r  spec_anal/controller/core/fft_in_progress_i_32/O
                         net (fo=1, routed)           0.445     7.101    spec_anal/controller/core/fft_in_progress_i_32_n_0
    SLICE_X17Y72         LUT5 (Prop_lut5_I0_O)        0.053     7.154 r  spec_anal/controller/core/fft_in_progress_i_25/O
                         net (fo=1, routed)           0.000     7.154    spec_anal/controller/core/fft_in_progress_i_25_n_0
    SLICE_X17Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     7.389 r  spec_anal/controller/core/fft_in_progress_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.389    spec_anal/controller/core/fft_in_progress_reg_i_13_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.447 r  spec_anal/controller/core/fft_in_progress_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.447    spec_anal/controller/core/fft_in_progress_reg_i_5_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     7.579 r  spec_anal/controller/core/fft_in_progress_reg_i_2/CO[2]
                         net (fo=3, routed)           0.356     7.935    spec_anal/controller/core/fft_in_progress2
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.161     8.096 r  spec_anal/controller/core/g[9]_i_1/O
                         net (fo=11, routed)          0.689     8.785    spec_anal/controller/core/g[9]_i_1_n_0
    SLICE_X17Y75         LUT5 (Prop_lut5_I0_O)        0.062     8.847 r  spec_anal/controller/core/h[9]_i_1/O
                         net (fo=10, routed)          0.508     9.355    spec_anal/controller/core/h[9]_i_1_n_0
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    D23                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    11.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    13.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    13.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276    14.675    spec_anal/controller/core/clk
    SLICE_X18Y72         FDRE                                         r  spec_anal/controller/core/h_reg[3]/C
                         clock pessimism              0.317    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X18Y72         FDRE (Setup_fdre_C_R)       -0.456    14.501    spec_anal/controller/core/h_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.118ns (49.584%)  route 0.120ns (50.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.541     1.723    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X22Y81         FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.118     1.841 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[2]/Q
                         net (fo=2, routed)           0.120     1.961    spec_anal/controller/circ_buff/din_a[2]
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.769    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.924    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.456%)  route 0.160ns (61.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.542     1.724    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X23Y82         FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100     1.824 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[16]/Q
                         net (fo=2, routed)           0.160     1.984    spec_anal/controller/circ_buff/din_a[16]
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.769    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155     1.924    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.850%)  route 0.164ns (62.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.543     1.725    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X23Y83         FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_fdre_C_Q)         0.100     1.825 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[10]/Q
                         net (fo=2, routed)           0.164     1.990    spec_anal/controller/circ_buff/din_a[10]
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.769    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.924    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spec_anal/controller/core/cb_addr_cntr_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.107ns (40.822%)  route 0.155ns (59.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.539     1.721    spec_anal/controller/core/clk
    SLICE_X22Y70         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y70         FDRE (Prop_fdre_C_Q)         0.107     1.828 r  spec_anal/controller/core/cb_addr_cntr_delay_reg[6]/Q
                         net (fo=1, routed)           0.155     1.983    spec_anal/controller/core/inst[5].smpl_ram_inst/addr_a[3]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.770     2.215    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_a
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.766    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.147     1.913    spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.624%)  route 0.152ns (56.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.542     1.724    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X22Y82         FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[23]/Q
                         net (fo=1, routed)           0.152     1.995    spec_anal/controller/circ_buff/din_a[23]
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.769    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.155     1.924    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.949%)  route 0.157ns (57.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.541     1.723    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X22Y81         FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.118     1.841 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[4]/Q
                         net (fo=2, routed)           0.157     1.998    spec_anal/controller/circ_buff/din_a[4]
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.769    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.924    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 spec_anal/controller/core/cb_addr_cntr_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.575%)  route 0.207ns (67.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.540     1.722    spec_anal/controller/core/clk
    SLICE_X23Y69         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  spec_anal/controller/core/cb_addr_cntr_delay_reg[1]/Q
                         net (fo=1, routed)           0.207     2.029    spec_anal/controller/core/inst[5].smpl_ram_inst/addr_a[8]
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.770     2.215    spec_anal/controller/core/inst[5].smpl_ram_inst/clk_a
    RAMB36_X1Y14         RAMB36E1                                     r  spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.766    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.949    spec_anal/controller/core/inst[5].smpl_ram_inst/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.720%)  route 0.165ns (58.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.542     1.724    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X22Y82         FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.118     1.842 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[6]/Q
                         net (fo=2, routed)           0.165     2.007    spec_anal/controller/circ_buff/din_a[6]
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.769    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.924    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 spec_anal/controller/core/w2_imag_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/btf/inst[1].DSP/p_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.203%)  route 0.162ns (61.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.550     1.732    spec_anal/controller/core/clk
    SLICE_X13Y56         FDRE                                         r  spec_anal/controller/core/w2_imag_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.100     1.832 r  spec_anal/controller/core/w2_imag_buff_reg[6]/Q
                         net (fo=2, routed)           0.162     1.994    spec_anal/controller/core/btf/inst[1].DSP/Q[6]
    DSP48_X0Y23          DSP48E1                                      r  spec_anal/controller/core/btf/inst[1].DSP/p_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.814     2.260    spec_anal/controller/core/btf/inst[1].DSP/clk
    DSP48_X0Y23          DSP48E1                                      r  spec_anal/controller/core/btf/inst[1].DSP/p_reg_reg/CLK
                         clock pessimism             -0.432     1.829    
    DSP48_X0Y23          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.070     1.899    spec_anal/controller/core/btf/inst[1].DSP/p_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 spec_anal/codec_if_inst/genblk1.shr_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/circ_buff/ram_array_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.512%)  route 0.181ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.541     1.723    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X22Y81         FDRE                                         r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.118     1.841 r  spec_anal/codec_if_inst/genblk1.shr_rx_reg[1]/Q
                         net (fo=2, routed)           0.181     2.022    spec_anal/controller/circ_buff/din_a[1]
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.773     2.218    spec_anal/controller/circ_buff/clk_a
    RAMB36_X1Y16         RAMB36E1                                     r  spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
                         clock pessimism             -0.450     1.769    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.924    spec_anal/controller/circ_buff/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y16    spec_anal/controller/circ_buff/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y16    spec_anal/controller/circ_buff/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y13    spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y13    spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y12    spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X0Y12    spec_anal/controller/core/inst[1].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y12    spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y12    spec_anal/controller/core/inst[2].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y13    spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X1Y13    spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y76    fft_start_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X13Y76    fft_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X22Y80    spec_anal/controller/smpl_addr_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X22Y80    spec_anal/controller/smpl_addr_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X23Y79    spec_anal/controller/smpl_addr_cntr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X23Y79    spec_anal/controller/smpl_addr_cntr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y75     spec_anal/controller/convert/fft_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X8Y75     spec_anal/controller/convert/fft_cntr_reg[2]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator1/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y76    fft_start_ff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y76    fft_start_ff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y76    fft_start_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X13Y76    fft_start_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y56     spec_anal/codec_if_inst/genblk1.aud_dout_vld_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y55     spec_anal/codec_if_inst/genblk1.div_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y55     spec_anal/codec_if_inst/genblk1.div_cntr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200M
  To Clock:  clk200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_generator1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1   clk200M_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  clk_generator1/CLKOUT0
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y92    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y91    hdmi_tx_0/tmds_transmitter/oserdes0/slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y80    hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y79    hdmi_tx_0/tmds_transmitter/oserdes1/slave_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y84    hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.249         5.000       3.751      OLOGIC_X0Y83    hdmi_tx_0/tmds_transmitter/oserdes2/slave_oserdes/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_generator1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk40M
  To Clock:  clk40M

Setup :            0  Failing Endpoints,  Worst Slack       20.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.035ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 2.793ns (59.027%)  route 1.939ns (40.973%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 33.367 - 25.000 ) 
    Source Clock Delay      (SCD):    8.924ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.427     8.924    display_ram/clk_b
    RAMB36_X0Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.080    11.004 r  display_ram/ram_array_reg/DOADO[16]
                         net (fo=2, routed)           0.838    11.842    display_ram_dout[16]
    SLICE_X7Y82          LUT4 (Prop_lut4_I2_O)        0.053    11.895 r  red[4]_i_12/O
                         net (fo=1, routed)           0.000    11.895    red[4]_i_12_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.208 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.208    red_reg[4]_i_3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    12.387 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.542    12.930    red_reg[4]_i_2_n_3
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.168    13.098 r  green[7]_i_1/O
                         net (fo=2, routed)           0.558    13.656    green[7]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.347    33.367    clk40M_BUFG
    SLICE_X5Y90          FDRE                                         r  blue_reg[0]/C
                         clock pessimism              0.560    33.927    
                         clock uncertainty           -0.085    33.842    
    SLICE_X5Y90          FDRE (Setup_fdre_C_D)       -0.151    33.691    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         33.691    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                 20.035    

Slack (MET) :             20.222ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 2.793ns (61.518%)  route 1.747ns (38.482%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.924ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.427     8.924    display_ram/clk_b
    RAMB36_X0Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.080    11.004 r  display_ram/ram_array_reg/DOADO[16]
                         net (fo=2, routed)           0.838    11.842    display_ram_dout[16]
    SLICE_X7Y82          LUT4 (Prop_lut4_I2_O)        0.053    11.895 r  red[4]_i_12/O
                         net (fo=1, routed)           0.000    11.895    red[4]_i_12_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.208 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.208    red_reg[4]_i_3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    12.387 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.542    12.930    red_reg[4]_i_2_n_3
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.168    13.098 r  green[7]_i_1/O
                         net (fo=2, routed)           0.367    13.465    green[7]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X4Y82          FDRE                                         r  green_reg[7]/C
                         clock pessimism              0.560    33.922    
                         clock uncertainty           -0.085    33.837    
    SLICE_X4Y82          FDRE (Setup_fdre_C_D)       -0.151    33.686    green_reg[7]
  -------------------------------------------------------------------
                         required time                         33.686    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                 20.222    

Slack (MET) :             20.786ns  (required time - arrival time)
  Source:                 display_ram/ram_array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.782ns (66.838%)  route 1.380ns (33.162%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.924ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.427     8.924    display_ram/clk_b
    RAMB36_X0Y16         RAMB36E1                                     r  display_ram/ram_array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.080    11.004 r  display_ram/ram_array_reg/DOADO[16]
                         net (fo=2, routed)           0.838    11.842    display_ram_dout[16]
    SLICE_X7Y82          LUT4 (Prop_lut4_I2_O)        0.053    11.895 r  red[4]_i_12/O
                         net (fo=1, routed)           0.000    11.895    red[4]_i_12_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    12.208 r  red_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.208    red_reg[4]_i_3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    12.387 r  red_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.542    12.930    red_reg[4]_i_2_n_3
    SLICE_X5Y83          LUT2 (Prop_lut2_I1_O)        0.157    13.087 r  red[4]_i_1/O
                         net (fo=1, routed)           0.000    13.087    red[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X5Y83          FDRE                                         r  red_reg[4]/C
                         clock pessimism              0.560    33.922    
                         clock uncertainty           -0.085    33.837    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.035    33.872    red_reg[4]
  -------------------------------------------------------------------
                         required time                         33.872    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                 20.786    

Slack (MET) :             21.045ns  (required time - arrival time)
  Source:                 v_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.457ns (11.850%)  route 3.400ns (88.150%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.298ns = ( 33.298 - 25.000 ) 
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.445     8.943    clk40M_BUFG
    SLICE_X7Y78          FDRE                                         r  v_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.246     9.189 r  v_cntr_reg[9]/Q
                         net (fo=7, routed)           0.861    10.050    spec_anal/controller/display_ram_we_reg_1[0]
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.158    10.208 r  spec_anal/controller/display_ram_we_i_2/O
                         net (fo=1, routed)           2.538    12.746    spec_anal/controller/display_ram_we_i_2_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.053    12.799 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000    12.799    spec_anal_n_32
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.278    33.298    clk40M_BUFG
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/C
                         clock pessimism              0.560    33.858    
                         clock uncertainty           -0.085    33.773    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.071    33.844    display_ram_we_reg
  -------------------------------------------------------------------
                         required time                         33.844    
                         arrival time                         -12.799    
  -------------------------------------------------------------------
                         slack                                 21.045    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 h_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.467ns (14.302%)  route 2.798ns (85.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.946ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.448     8.946    clk40M_BUFG
    SLICE_X6Y81          FDRE                                         r  h_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.308     9.254 f  h_cntr_reg[9]/Q
                         net (fo=6, routed)           0.775    10.029    h_cntr_reg[9]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.053    10.082 r  v_cntr[9]_i_6/O
                         net (fo=1, routed)           0.601    10.683    v_cntr[9]_i_6_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.053    10.736 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.682    11.418    h_cntr1
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.053    11.471 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.741    12.211    h_cntr0
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[0]/C
                         clock pessimism              0.567    33.929    
                         clock uncertainty           -0.085    33.844    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.367    33.477    h_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         33.477    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 h_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.467ns (14.302%)  route 2.798ns (85.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.946ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.448     8.946    clk40M_BUFG
    SLICE_X6Y81          FDRE                                         r  h_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.308     9.254 f  h_cntr_reg[9]/Q
                         net (fo=6, routed)           0.775    10.029    h_cntr_reg[9]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.053    10.082 r  v_cntr[9]_i_6/O
                         net (fo=1, routed)           0.601    10.683    v_cntr[9]_i_6_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.053    10.736 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.682    11.418    h_cntr1
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.053    11.471 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.741    12.211    h_cntr0
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[1]/C
                         clock pessimism              0.567    33.929    
                         clock uncertainty           -0.085    33.844    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.367    33.477    h_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         33.477    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 h_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.467ns (14.302%)  route 2.798ns (85.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.946ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.448     8.946    clk40M_BUFG
    SLICE_X6Y81          FDRE                                         r  h_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.308     9.254 f  h_cntr_reg[9]/Q
                         net (fo=6, routed)           0.775    10.029    h_cntr_reg[9]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.053    10.082 r  v_cntr[9]_i_6/O
                         net (fo=1, routed)           0.601    10.683    v_cntr[9]_i_6_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.053    10.736 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.682    11.418    h_cntr1
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.053    11.471 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.741    12.211    h_cntr0
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[2]/C
                         clock pessimism              0.567    33.929    
                         clock uncertainty           -0.085    33.844    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.367    33.477    h_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         33.477    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 h_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.467ns (14.302%)  route 2.798ns (85.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.946ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.448     8.946    clk40M_BUFG
    SLICE_X6Y81          FDRE                                         r  h_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.308     9.254 f  h_cntr_reg[9]/Q
                         net (fo=6, routed)           0.775    10.029    h_cntr_reg[9]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.053    10.082 r  v_cntr[9]_i_6/O
                         net (fo=1, routed)           0.601    10.683    v_cntr[9]_i_6_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.053    10.736 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.682    11.418    h_cntr1
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.053    11.471 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.741    12.211    h_cntr0
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[3]/C
                         clock pessimism              0.567    33.929    
                         clock uncertainty           -0.085    33.844    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.367    33.477    h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         33.477    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.266ns  (required time - arrival time)
  Source:                 h_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            h_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.467ns (14.302%)  route 2.798ns (85.698%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 33.362 - 25.000 ) 
    Source Clock Delay      (SCD):    8.946ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.448     8.946    clk40M_BUFG
    SLICE_X6Y81          FDRE                                         r  h_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.308     9.254 f  h_cntr_reg[9]/Q
                         net (fo=6, routed)           0.775    10.029    h_cntr_reg[9]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.053    10.082 r  v_cntr[9]_i_6/O
                         net (fo=1, routed)           0.601    10.683    v_cntr[9]_i_6_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.053    10.736 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.682    11.418    h_cntr1
    SLICE_X9Y79          LUT2 (Prop_lut2_I0_O)        0.053    11.471 r  h_cntr[10]_i_1/O
                         net (fo=11, routed)          0.741    12.211    h_cntr0
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.342    33.362    clk40M_BUFG
    SLICE_X5Y82          FDRE                                         r  h_cntr_reg[4]/C
                         clock pessimism              0.567    33.929    
                         clock uncertainty           -0.085    33.844    
    SLICE_X5Y82          FDRE (Setup_fdre_C_R)       -0.367    33.477    h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         33.477    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                 21.266    

Slack (MET) :             21.310ns  (required time - arrival time)
  Source:                 h_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            v_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40M rise@25.000ns - clk40M rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.467ns (14.525%)  route 2.748ns (85.475%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 33.356 - 25.000 ) 
    Source Clock Delay      (SCD):    8.946ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.448     8.946    clk40M_BUFG
    SLICE_X6Y81          FDRE                                         r  h_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.308     9.254 f  h_cntr_reg[9]/Q
                         net (fo=6, routed)           0.775    10.029    h_cntr_reg[9]
    SLICE_X6Y81          LUT4 (Prop_lut4_I0_O)        0.053    10.082 r  v_cntr[9]_i_6/O
                         net (fo=1, routed)           0.601    10.683    v_cntr[9]_i_6_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.053    10.736 r  v_cntr[9]_i_2/O
                         net (fo=13, routed)          0.588    11.324    h_cntr1
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.053    11.377 r  v_cntr[9]_i_1/O
                         net (fo=11, routed)          0.784    12.161    v_cntr0
    SLICE_X7Y77          FDRE                                         r  v_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.336    33.356    clk40M_BUFG
    SLICE_X7Y77          FDRE                                         r  v_cntr_reg[0]/C
                         clock pessimism              0.567    33.923    
                         clock uncertainty           -0.085    33.838    
    SLICE_X7Y77          FDRE (Setup_fdre_C_R)       -0.367    33.471    v_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         33.471    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                 21.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.600%)  route 0.227ns (69.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.540     3.138    clk40M_BUFG
    SLICE_X9Y77          FDRE                                         r  display_ram_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.100     3.238 r  display_ram_write_addr_reg[4]/Q
                         net (fo=5, routed)           0.227     3.465    spec_anal/controller/dB_results/addr_b[4]
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.933    spec_anal/controller/dB_results/clk_b
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.185    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.368    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.935ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.763ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.574     3.172    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X0Y81          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.100     3.272 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg[8]/Q
                         net (fo=1, routed)           0.061     3.333    hdmi_tx_0/tmds_transmitter/encoder_r/stage1_out_reg_n_0_[8]
    SLICE_X0Y81          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.774     3.935    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X0Y81          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]/C
                         clock pessimism             -0.763     3.172    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.047     3.219    hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.099%)  route 0.228ns (65.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.541     3.139    clk40M_BUFG
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.118     3.257 r  display_ram_write_addr_reg[7]/Q
                         net (fo=6, routed)           0.228     3.485    spec_anal/controller/dB_results/addr_b[7]
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.933    spec_anal/controller/dB_results/clk_b
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.185    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.368    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.914%)  route 0.230ns (66.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.540     3.138    clk40M_BUFG
    SLICE_X8Y77          FDRE                                         r  display_ram_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.118     3.256 r  display_ram_write_addr_reg[2]/Q
                         net (fo=7, routed)           0.230     3.486    spec_anal/controller/dB_results/addr_b[2]
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.933    spec_anal/controller/dB_results/clk_b
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.185    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.368    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.573%)  route 0.125ns (49.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.579     3.177    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X4Y91          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.100     3.277 r  hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg[3]/Q
                         net (fo=6, routed)           0.125     3.402    hdmi_tx_0/tmds_transmitter/encoder_b/stage1_out_reg_n_0_[3]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.028     3.430 r  hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s[2]_i_1/O
                         net (fo=1, routed)           0.000     3.430    hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s[2]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.782     3.943    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X2Y91          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[2]/C
                         clock pessimism             -0.731     3.212    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.087     3.299    hdmi_tx_0/tmds_transmitter/encoder_b/s1_num_1s_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.247%)  route 0.084ns (39.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.577     3.175    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X1Y84          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.100     3.275 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[6]/Q
                         net (fo=1, routed)           0.084     3.360    hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg_n_0_[6]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.028     3.388 r  hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.388    hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out[6]_i_1__0_n_0
    SLICE_X0Y84          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.777     3.938    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X0Y84          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[6]/C
                         clock pessimism             -0.752     3.186    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.061     3.247    hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.678%)  route 0.086ns (40.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.577     3.175    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X1Y84          FDRE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.100     3.275 r  hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg[2]/Q
                         net (fo=1, routed)           0.086     3.362    hdmi_tx_0/tmds_transmitter/encoder_r/stage2_in_reg_n_0_[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.028     3.390 r  hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.390    hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out[2]_i_1__0_n_0
    SLICE_X0Y84          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.777     3.938    hdmi_tx_0/tmds_transmitter/encoder_r/tx_clk
    SLICE_X0Y84          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[2]/C
                         clock pessimism             -0.752     3.186    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.060     3.246    hdmi_tx_0/tmds_transmitter/encoder_r/tmds_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 display_ram_write_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.107ns (31.261%)  route 0.235ns (68.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.541     3.139    clk40M_BUFG
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.107     3.246 r  display_ram_write_addr_reg[8]/Q
                         net (fo=5, routed)           0.235     3.482    spec_anal/controller/dB_results/addr_b[8]
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.773     3.933    spec_anal/controller/dB_results/clk_b
    RAMB36_X0Y15         RAMB36E1                                     r  spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
                         clock pessimism             -0.749     3.185    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.147     3.332    spec_anal/controller/dB_results/ram_array_reg
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/D1
                            (rising edge-triggered cell OSERDESE2 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.148%)  route 0.137ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.580     3.178    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.100     3.278 r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/Q
                         net (fo=1, routed)           0.137     3.416    hdmi_tx_0/tmds_transmitter/oserdes0/data_in[0]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.812     3.973    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLKDIV
                         clock pessimism             -0.731     3.242    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.263    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.148%)  route 0.137ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    3.178ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.580     3.178    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.100     3.278 r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/Q
                         net (fo=1, routed)           0.137     3.416    hdmi_tx_0/tmds_transmitter/oserdes0/data_in[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.812     3.973    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLKDIV
                         clock pessimism             -0.731     3.242    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.263    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_generator1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y16    display_ram/ram_array_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y16    display_ram/ram_array_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         25.000      22.505     RAMB36_X0Y15    spec_anal/controller/dB_results/ram_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         25.000      23.400     BUFGCTRL_X0Y0   clk40M_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y92    hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y91    hdmi_tx_0/tmds_transmitter/oserdes0/slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y80    hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y79    hdmi_tx_0/tmds_transmitter/oserdes1/slave_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y84    hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.452         25.000      23.548     OLOGIC_X0Y83    hdmi_tx_0/tmds_transmitter/oserdes2/slave_oserdes/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  clk_generator1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y77     display_ram_write_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y77     display_ram_write_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y77     display_ram_write_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y77     display_ram_write_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y78     display_ram_write_addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X8Y78     display_ram_write_addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X5Y82     h_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X5Y82     h_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X5Y82     h_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.500      12.100     SLICE_X5Y82     h_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X5Y90     blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X5Y90     blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X10Y78    display_ram_we_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X10Y78    display_ram_we_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y77     display_ram_write_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y77     display_ram_write_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y77     display_ram_write_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y77     display_ram_write_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y77     display_ram_write_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         12.500      12.150     SLICE_X8Y77     display_ram_write_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb
  To Clock:  pll_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 v_cntr_started_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fft_start_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100M rise@30.000ns - clk40M rise@25.000ns)
  Data Path Delay:        0.566ns  (logic 0.361ns (63.835%)  route 0.205ns (36.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 34.674 - 30.000 ) 
    Source Clock Delay      (SCD):    8.882ns = ( 33.882 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    26.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    28.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    28.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731    30.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    30.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    32.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    32.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.384    33.882    clk40M_BUFG
    SLICE_X12Y76         FDRE                                         r  v_cntr_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.308    34.190 r  v_cntr_started_reg/Q
                         net (fo=2, routed)           0.205    34.394    v_cntr_started_reg_n_0
    SLICE_X13Y76         LUT3 (Prop_lut3_I2_O)        0.053    34.447 r  fft_start_ff_i_1/O
                         net (fo=1, routed)           0.000    34.447    fft_start_ff_i_1_n_0
    SLICE_X13Y76         FDRE                                         r  fft_start_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   30.000    30.000 r  
    D23                                               0.000    30.000 r  clk100M (IN)
                         net (fo=0)                   0.000    30.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    31.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    33.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    33.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.275    34.674    clk100M_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  fft_start_ff_reg/C
                         clock pessimism              0.235    34.909    
                         clock uncertainty           -0.183    34.726    
    SLICE_X13Y76         FDRE (Setup_fdre_C_D)        0.035    34.761    fft_start_ff_reg
  -------------------------------------------------------------------
                         required time                         34.761    
                         arrival time                         -34.447    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 v_cntr_started_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            fft_start_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk40M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.146ns (61.991%)  route 0.090ns (38.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.538     3.136    clk40M_BUFG
    SLICE_X12Y76         FDRE                                         r  v_cntr_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.118     3.254 r  v_cntr_started_reg/Q
                         net (fo=2, routed)           0.090     3.344    v_cntr_started_reg_n_0
    SLICE_X13Y76         LUT3 (Prop_lut3_I2_O)        0.028     3.372 r  fft_start_ff_i_1/O
                         net (fo=1, routed)           0.000     3.372    fft_start_ff_i_1_n_0
    SLICE_X13Y76         FDRE                                         r  fft_start_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.736     2.182    clk100M_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  fft_start_ff_reg/C
                         clock pessimism             -0.264     1.918    
                         clock uncertainty            0.183     2.101    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.060     2.161    fft_start_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  1.210    





---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk40M

Setup :            0  Failing Endpoints,  Worst Slack        3.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 spec_anal/controller/frm_dout_vld_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40M rise@25.000ns - clk100M rise@20.000ns)
  Data Path Delay:        5.320ns  (logic 0.414ns (7.782%)  route 4.906ns (92.218%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.298ns = ( 33.298 - 25.000 ) 
    Source Clock Delay      (SCD):    5.018ns = ( 25.018 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)   20.000    20.000 r  
    D23                                               0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    21.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    23.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    23.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.384    25.018    spec_anal/controller/clk100M_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  spec_anal/controller/frm_dout_vld_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.308    25.326 r  spec_anal/controller/frm_dout_vld_reg_reg/Q
                         net (fo=2, routed)           2.368    27.694    spec_anal/controller/frm_dout_vld
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.053    27.747 r  spec_anal/controller/display_ram_we_i_2/O
                         net (fo=1, routed)           2.538    30.285    spec_anal/controller/display_ram_we_i_2_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.053    30.338 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000    30.338    spec_anal_n_32
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)    25.000    25.000 r  
    D23                                               0.000    25.000 r  clk100M (IN)
                         net (fo=0)                   0.000    25.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607    26.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679    28.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    28.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594    29.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831    31.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    32.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.278    33.298    clk40M_BUFG
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/C
                         clock pessimism              0.235    33.533    
                         clock uncertainty           -0.183    33.350    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.071    33.421    display_ram_we_reg
  -------------------------------------------------------------------
                         required time                         33.421    
                         arrival time                         -30.338    
  -------------------------------------------------------------------
                         slack                                  3.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 spec_anal/controller/frm_dout_vld_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk40M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.332ns (7.437%)  route 4.132ns (92.563%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.885ns
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.675    spec_anal/controller/clk100M_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  spec_anal/controller/frm_dout_vld_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.248     4.923 r  spec_anal/controller/frm_dout_vld_reg_reg/Q
                         net (fo=2, routed)           1.997     6.920    spec_anal/controller/frm_dout_vld
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.042     6.962 r  spec_anal/controller/display_ram_we_i_2/O
                         net (fo=1, routed)           2.135     9.097    spec_anal/controller/display_ram_we_i_2_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I2_O)        0.042     9.139 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000     9.139    spec_anal_n_32
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.453 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925     7.378    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.387     8.885    clk40M_BUFG
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/C
                         clock pessimism             -0.235     8.650    
                         clock uncertainty            0.183     8.833    
    SLICE_X10Y78         FDRE (Hold_fdre_C_D)         0.254     9.087    display_ram_we_reg
  -------------------------------------------------------------------
                         required time                         -9.087    
                         arrival time                           9.139    
  -------------------------------------------------------------------
                         slack                                  0.052    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vol_ud
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 5.109ns (58.228%)  route 3.665ns (41.772%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E11                  IBUF (Prop_ibuf_I_O)         1.687     1.687 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           3.665     5.352    vol_ud_OBUF
    H22                  OBUF (Prop_obuf_I_O)         3.422     8.774 r  vol_ud_OBUF_inst/O
                         net (fo=0)                   0.000     8.774    vol_ud
    H22                                                               r  vol_ud (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt[3]
                            (input port)
  Destination:            vol_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 5.137ns (60.953%)  route 3.291ns (39.047%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  bt[3] (INOUT)
                         net (fo=0)                   0.000     0.000    bt[3]
    A18                  IBUF (Prop_ibuf_I_O)         1.724     1.724 r  bt_IBUF[3]_inst/O
                         net (fo=1, routed)           3.291     5.015    vol_clk_OBUF
    K22                  OBUF (Prop_obuf_I_O)         3.414     8.429 r  vol_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.429    vol_clk
    K22                                                               r  vol_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bt[3]
                            (input port)
  Destination:            vol_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.882ns (60.509%)  route 1.228ns (39.491%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  bt[3] (INOUT)
                         net (fo=0)                   0.000     0.000    bt[3]
    A18                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  bt_IBUF[3]_inst/O
                         net (fo=1, routed)           1.228     1.683    vol_clk_OBUF
    K22                  OBUF (Prop_obuf_I_O)         1.427     3.110 r  vol_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.110    vol_clk
    K22                                                               r  vol_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vol_ud
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.853ns (56.899%)  route 1.404ns (43.101%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E11                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.404     1.822    vol_ud_OBUF
    H22                  OBUF (Prop_obuf_I_O)         1.436     3.257 r  vol_ud_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    vol_ud
    H22                                                               r  vol_ud (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100M
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 3.655ns (49.892%)  route 3.671ns (50.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.442     5.076    spec_anal/controller/core/clk
    SLICE_X4Y76          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.269     5.345 r  spec_anal/controller/core/stage_cntr_reg[2]/Q
                         net (fo=35, routed)          3.671     9.016    led_r_OBUF[3]
    C14                  OBUF (Prop_obuf_I_O)         3.386    12.402 r  led_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.402    led_r[3]
    C14                                                               r  led_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 3.736ns (54.943%)  route 3.064ns (45.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.442     5.076    spec_anal/controller/core/clk
    SLICE_X4Y76          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.246     5.322 r  spec_anal/controller/core/stage_cntr_reg[3]/Q
                         net (fo=30, routed)          3.064     8.386    led_r_OBUF[4]
    D15                  OBUF (Prop_obuf_I_O)         3.490    11.876 r  led_r_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.876    led_r[4]
    D15                                                               r  led_r[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/new_stage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 3.699ns (53.974%)  route 3.154ns (46.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.381     5.015    spec_anal/controller/core/clk
    SLICE_X18Y75         FDRE                                         r  spec_anal/controller/core/new_stage_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.308     5.323 r  spec_anal/controller/core/new_stage_reg/Q
                         net (fo=11, routed)          3.154     8.477    led_r_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.391    11.868 r  led_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.868    led_r[0]
    E16                                                               r  led_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/fft_in_progress_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 3.693ns (54.617%)  route 3.069ns (45.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.381     5.015    spec_anal/controller/core/clk
    SLICE_X18Y75         FDRE                                         r  spec_anal/controller/core/fft_in_progress_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.308     5.323 r  spec_anal/controller/core/fft_in_progress_reg/Q
                         net (fo=8, routed)           3.069     8.392    led_r_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         3.385    11.777 r  led_r_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.777    led_r[5]
    C16                                                               r  led_r[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/loading_samples_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 3.773ns (56.388%)  route 2.918ns (43.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.384     5.018    spec_anal/controller/core/clk
    SLICE_X22Y71         FDRE                                         r  spec_anal/controller/core/loading_samples_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDRE (Prop_fdre_C_Q)         0.282     5.300 r  spec_anal/controller/core/loading_samples_reg/Q
                         net (fo=17, routed)          2.918     8.218    led_r_OBUF[6]
    D18                  OBUF (Prop_obuf_I_O)         3.491    11.709 r  led_r_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.709    led_r[6]
    D18                                                               r  led_r[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.743ns (61.288%)  route 2.364ns (38.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.442     5.076    spec_anal/controller/core/clk
    SLICE_X4Y76          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.246     5.322 r  spec_anal/controller/core/stage_cntr_reg[1]/Q
                         net (fo=34, routed)          2.364     7.686    led_r_OBUF[2]
    F19                  OBUF (Prop_obuf_I_O)         3.497    11.183 r  led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.183    led_r[2]
    F19                                                               r  led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/stage_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 3.657ns (61.884%)  route 2.252ns (38.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.442     5.076    spec_anal/controller/core/clk
    SLICE_X4Y76          FDRE                                         r  spec_anal/controller/core/stage_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.269     5.345 r  spec_anal/controller/core/stage_cntr_reg[0]/Q
                         net (fo=37, routed)          2.252     7.597    led_r_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         3.388    10.985 r  led_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.985    led_r[1]
    E17                                                               r  led_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.094ns  (logic 3.673ns (72.100%)  route 1.421ns (27.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.459     5.093    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.269     5.362 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[10]/Q
                         net (fo=3, routed)           1.421     6.783    codec_lrclk_OBUF
    J23                  OBUF (Prop_obuf_I_O)         3.404    10.187 r  codec_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.187    codec_lrclk
    J23                                                               r  codec_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.087ns  (logic 3.674ns (72.223%)  route 1.413ns (27.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.460     5.094    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.269     5.363 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[4]/Q
                         net (fo=4, routed)           1.413     6.776    codec_sclk_OBUF
    K23                  OBUF (Prop_obuf_I_O)         3.405    10.181 r  codec_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.181    codec_sclk
    K23                                                               r  codec_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/codec_if_inst/genblk1.div_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codec_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 3.675ns (72.776%)  route 1.375ns (27.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.460     5.094    spec_anal/codec_if_inst/clk100M_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.269     5.363 r  spec_anal/codec_if_inst/genblk1.div_cntr_reg[2]/Q
                         net (fo=4, routed)           1.375     6.738    codec_mclk_OBUF
    J24                  OBUF (Prop_obuf_I_O)         3.406    10.144 r  codec_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.144    codec_mclk
    J24                                                               r  codec_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.128ns (42.135%)  route 0.176ns (57.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.540     1.722    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y71         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  spec_anal/controller/core/DSP1/p_reg_reg[7]/Q
                         net (fo=5, routed)           0.176     1.998    spec_anal/controller/core/DSP1/P[7]
    SLICE_X18Y70         LUT4 (Prop_lut4_I2_O)        0.028     2.026 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.026    spec_anal/controller/core/ram_1_real_addr_b_reg[7]
    SLICE_X18Y70         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_3_real_addr_a_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.128ns (39.460%)  route 0.196ns (60.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.540     1.722    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y71         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  spec_anal/controller/core/DSP1/p_reg_reg[7]/Q
                         net (fo=5, routed)           0.196     2.019    spec_anal/controller/core/DSP1/P[7]
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.028     2.047 r  spec_anal/controller/core/DSP1/ram_3_real_addr_a_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.047    spec_anal/controller/core/ram_3_real_addr_a_reg[7]
    SLICE_X15Y67         LDCE                                         r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_3_real_addr_a_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.128ns (33.029%)  route 0.260ns (66.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.540     1.722    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y71         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  spec_anal/controller/core/DSP1/p_reg_reg[6]/Q
                         net (fo=5, routed)           0.159     1.982    spec_anal/controller/core/DSP1/P[6]
    SLICE_X15Y68         LUT4 (Prop_lut4_I2_O)        0.028     2.010 r  spec_anal/controller/core/DSP1/ram_3_real_addr_a_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.100     2.110    spec_anal/controller/core/ram_3_real_addr_a_reg[6]
    SLICE_X15Y67         LDCE                                         r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.171ns (42.279%)  route 0.233ns (57.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.546     1.728    spec_anal/controller/core/DSP3/clk
    SLICE_X10Y66         FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.107     1.835 r  spec_anal/controller/core/DSP3/p_reg_reg[7]/Q
                         net (fo=1, routed)           0.080     1.915    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[7]
    SLICE_X10Y66         LUT4 (Prop_lut4_I0_O)        0.064     1.979 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.153     2.133    spec_anal/controller/core/rom_real_addr_reg[7]
    SLICE_X9Y64          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP3/p_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.128ns (31.149%)  route 0.283ns (68.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.544     1.726    spec_anal/controller/core/DSP3/clk
    SLICE_X11Y68         FDRE                                         r  spec_anal/controller/core/DSP3/p_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.100     1.826 r  spec_anal/controller/core/DSP3/p_reg_reg[3]/Q
                         net (fo=1, routed)           0.105     1.932    spec_anal/controller/core/DSP3/p_reg_reg_n_0_[3]
    SLICE_X8Y68          LUT4 (Prop_lut4_I0_O)        0.028     1.960 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.178     2.137    spec_anal/controller/core/rom_real_addr_reg[3]
    SLICE_X8Y63          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_3_real_addr_a_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.128ns (29.763%)  route 0.302ns (70.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.541     1.723    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.100     1.823 r  spec_anal/controller/core/DSP1/p_reg_reg[1]/Q
                         net (fo=5, routed)           0.302     2.125    spec_anal/controller/core/DSP1/P[1]
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.028     2.153 r  spec_anal/controller/core/DSP1/ram_3_real_addr_a_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.153    spec_anal/controller/core/ram_3_real_addr_a_reg[1]
    SLICE_X15Y67         LDCE                                         r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP2/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/rom_real_addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.128ns (29.261%)  route 0.309ns (70.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.544     1.726    spec_anal/controller/core/DSP2/clk
    SLICE_X9Y68          FDRE                                         r  spec_anal/controller/core/DSP2/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.100     1.826 r  spec_anal/controller/core/DSP2/p_reg_reg[0]/Q
                         net (fo=1, routed)           0.166     1.992    spec_anal/controller/core/DSP3/dout_reg[0]
    SLICE_X9Y66          LUT4 (Prop_lut4_I1_O)        0.028     2.020 r  spec_anal/controller/core/DSP3/rom_real_addr_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.143     2.164    spec_anal/controller/core/rom_real_addr_reg[0]
    SLICE_X9Y64          LDCE                                         r  spec_anal/controller/core/rom_real_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_3_real_addr_a_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.128ns (28.743%)  route 0.317ns (71.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.541     1.723    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.100     1.823 r  spec_anal/controller/core/DSP1/p_reg_reg[3]/Q
                         net (fo=5, routed)           0.317     2.141    spec_anal/controller/core/DSP1/P[3]
    SLICE_X16Y67         LUT4 (Prop_lut4_I2_O)        0.028     2.169 r  spec_anal/controller/core/DSP1/ram_3_real_addr_a_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.169    spec_anal/controller/core/ram_3_real_addr_a_reg[3]
    SLICE_X16Y67         LDCE                                         r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_3_real_addr_a_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.128ns (28.603%)  route 0.320ns (71.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.541     1.723    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y70         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.100     1.823 r  spec_anal/controller/core/DSP1/p_reg_reg[0]/Q
                         net (fo=5, routed)           0.320     2.143    spec_anal/controller/core/DSP1/P[0]
    SLICE_X15Y67         LUT4 (Prop_lut4_I2_O)        0.028     2.171 r  spec_anal/controller/core/DSP1/ram_3_real_addr_a_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.171    spec_anal/controller/core/ram_3_real_addr_a_reg[0]
    SLICE_X15Y67         LDCE                                         r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spec_anal/controller/core/DSP1/p_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spec_anal/controller/core/ram_1_real_addr_b_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.128ns (28.364%)  route 0.323ns (71.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.540     1.722    spec_anal/controller/core/DSP1/clk
    SLICE_X15Y71         FDRE                                         r  spec_anal/controller/core/DSP1/p_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.100     1.822 r  spec_anal/controller/core/DSP1/p_reg_reg[4]/Q
                         net (fo=5, routed)           0.171     1.993    spec_anal/controller/core/DSP1/P[4]
    SLICE_X18Y70         LUT4 (Prop_lut4_I2_O)        0.028     2.021 r  spec_anal/controller/core/DSP1/ram_1_real_addr_b_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.152     2.174    spec_anal/controller/core/ram_1_real_addr_b_reg[4]
    SLICE_X20Y70         LDCE                                         r  spec_anal/controller/core/ram_1_real_addr_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk200M
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.587     9.085    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.500 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.500    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_OB)    1.763    11.263 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/OB
                         net (fo=0)                   0.000    11.263    hdmi_tx_d0_n
    A24                                                               r  hdmi_tx_d0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.178ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.587     9.085    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.500 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.500    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_O)     1.763    11.263 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/O
                         net (fo=0)                   0.000    11.263    hdmi_tx_d0_p
    A23                                                               r  hdmi_tx_d0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 2.169ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.583     9.081    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.496 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.496    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_OB)    1.754    11.250 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/OB
                         net (fo=0)                   0.000    11.250    hdmi_tx_d2_n
    A20                                                               r  hdmi_tx_d2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 2.169ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.583     9.081    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.496 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.496    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_O)     1.754    11.250 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/O
                         net (fo=0)                   0.000    11.250    hdmi_tx_d2_p
    B20                                                               r  hdmi_tx_d2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 2.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.577     9.075    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.490 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.490    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_OB)    1.745    11.235 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/OB
                         net (fo=0)                   0.000    11.235    hdmi_tx_d1_n
    B21                                                               r  hdmi_tx_d1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 2.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     1.750 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     3.634 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731     5.365    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.453 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           1.925     7.378    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.498 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           1.577     9.075    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.415     9.490 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     9.490    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_O)     1.745    11.235 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/O
                         net (fo=0)                   0.000    11.235    hdmi_tx_d1_p
    C21                                                               r  hdmi_tx_d1_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 1.204ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.595     3.193    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.385 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.385    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_OB)    1.012     4.397 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/OB
                         net (fo=0)                   0.000     4.397    hdmi_tx_d1_n
    B21                                                               r  hdmi_tx_d1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.204ns  (logic 1.204ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.595     3.193    hdmi_tx_0/tmds_transmitter/oserdes1/tx_clk_5x
    OLOGIC_X0Y80         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.385 r  hdmi_tx_0/tmds_transmitter/oserdes1/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.385    hdmi_tx_0/tmds_transmitter/oserdes1/data_to_iob
    C21                  OBUFDS (Prop_obufds_I_O)     1.012     4.397 r  hdmi_tx_0/tmds_transmitter/oserdes1/output_buffer/O
                         net (fo=0)                   0.000     4.397    hdmi_tx_d1_p
    C21                                                               r  hdmi_tx_d1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 1.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.599     3.197    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.389 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_OB)    1.020     4.410 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/OB
                         net (fo=0)                   0.000     4.410    hdmi_tx_d2_n
    A20                                                               r  hdmi_tx_d2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 1.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.599     3.197    hdmi_tx_0/tmds_transmitter/oserdes2/tx_clk_5x
    OLOGIC_X0Y84         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.389 r  hdmi_tx_0/tmds_transmitter/oserdes2/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/oserdes2/data_to_iob
    B20                  OBUFDS (Prop_obufds_I_O)     1.020     4.410 r  hdmi_tx_0/tmds_transmitter/oserdes2/output_buffer/O
                         net (fo=0)                   0.000     4.410    hdmi_tx_d2_p
    B20                                                               r  hdmi_tx_d2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.222ns  (logic 1.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.602     3.200    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.392 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.392    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_OB)    1.030     4.422 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/OB
                         net (fo=0)                   0.000     4.422    hdmi_tx_d0_n
    A24                                                               r  hdmi_tx_d0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_tx_d0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.222ns  (logic 1.222ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.844 r  clk_generator1/CLKOUT0
                         net (fo=1, routed)           0.728     2.572    clk200M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk200M_BUFG_inst/O
                         net (fo=6, routed)           0.602     3.200    hdmi_tx_0/tmds_transmitter/oserdes0/tx_clk_5x
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     3.392 r  hdmi_tx_0/tmds_transmitter/oserdes0/master_oserdes/OQ
                         net (fo=1, routed)           0.000     3.392    hdmi_tx_0/tmds_transmitter/oserdes0/data_to_iob
    A23                  OBUFDS (Prop_obufds_I_O)     1.030     4.422 r  hdmi_tx_0/tmds_transmitter/oserdes0/output_buffer/O
                         net (fo=0)                   0.000     4.422    hdmi_tx_d0_p
    A23                                                               r  hdmi_tx_d0_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40M
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M fall edge)    12.500    12.500 f  
    D23                                               0.000    12.500 f  clk100M (IN)
                         net (fo=0)                   0.000    12.500    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    14.250 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    16.014    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    16.134 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731    17.865    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    17.953 f  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    19.878    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    19.998 f  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.584    21.582    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         f  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.415    21.997 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000    21.997    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_OB)    1.762    23.759 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/OB
                         net (fo=0)                   0.000    23.759    hdmi_tx_clk_n
    C22                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.177ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M fall edge)    12.500    12.500 f  
    D23                                               0.000    12.500 f  clk100M (IN)
                         net (fo=0)                   0.000    12.500    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750    14.250 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764    16.014    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120    16.134 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731    17.865    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    17.953 f  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.925    19.878    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    19.998 f  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.584    21.582    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         f  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.415    21.997 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000    21.997    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_O)     1.762    23.759 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/O
                         net (fo=0)                   0.000    23.759    hdmi_tx_clk_p
    D21                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.221ns  (logic 1.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.599     3.197    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         r  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.192     3.389 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_OB)    1.029     4.418 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/OB
                         net (fo=0)                   0.000     4.418    hdmi_tx_clk_n
    C22                                                               r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_tx_0/tmds_transmitter/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.221ns  (logic 1.221ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.844 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.728     2.572    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.598 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.599     3.197    hdmi_tx_0/tmds_transmitter/tx_clk
    OLOGIC_X0Y86         ODDR                                         r  hdmi_tx_0/tmds_transmitter/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.192     3.389 r  hdmi_tx_0/tmds_transmitter/ODDR_clk/Q
                         net (fo=1, routed)           0.000     3.389    hdmi_tx_0/tmds_transmitter/clk_out
    D21                  OBUFDS (Prop_obufds_I_O)     1.029     4.418 r  hdmi_tx_0/tmds_transmitter/OBUFDS_clk/O
                         net (fo=0)                   0.000     4.418    hdmi_tx_clk_p
    D21                                                               r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/CLKFBOUT
                            (clock source 'pll_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb fall edge)
                                                      5.000     5.000 f  
    D23                                               0.000     5.000 f  clk100M (IN)
                         net (fo=0)                   0.000     5.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.750     6.750 f  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.764     8.514    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.634 f  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.731    10.365    clk100M_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.453 f  clk_generator1/CLKFBOUT
                         net (fo=1, routed)           0.014    10.467    pll_clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clk_generator1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/CLKFBOUT
                            (clock source 'pll_clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_generator1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb rise edge)
                                                      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     1.156    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.182 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.612     1.794    clk100M_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.844 r  clk_generator1/CLKFBOUT
                         net (fo=1, routed)           0.005     1.849    pll_clkfb
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clk_generator1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100M

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_index_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.903ns (26.493%)  route 5.279ns (73.507%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          4.236     5.967    spec_anal/controller/core/rst
    SLICE_X20Y73         LUT5 (Prop_lut5_I2_O)        0.053     6.020 f  spec_anal/controller/core/calc_index_cntr[0]_i_4/O
                         net (fo=3, routed)           0.562     6.582    spec_anal/controller/core/calc_index_cntr[0]_i_4_n_0
    SLICE_X21Y72         LUT6 (Prop_lut6_I0_O)        0.053     6.635 r  spec_anal/controller/core/calc_index_cntr[3]_i_2/O
                         net (fo=4, routed)           0.481     7.117    spec_anal/controller/core/calc_index_cntr1_in
    SLICE_X20Y72         LUT5 (Prop_lut5_I1_O)        0.065     7.182 r  spec_anal/controller/core/calc_index_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.182    spec_anal/controller/core/calc_index_cntr[2]_i_1_n_0
    SLICE_X20Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.275     4.674    spec_anal/controller/core/clk
    SLICE_X20Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[2]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_index_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.170ns  (logic 1.891ns (26.370%)  route 5.279ns (73.630%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          4.236     5.967    spec_anal/controller/core/rst
    SLICE_X20Y73         LUT5 (Prop_lut5_I2_O)        0.053     6.020 f  spec_anal/controller/core/calc_index_cntr[0]_i_4/O
                         net (fo=3, routed)           0.562     6.582    spec_anal/controller/core/calc_index_cntr[0]_i_4_n_0
    SLICE_X21Y72         LUT6 (Prop_lut6_I0_O)        0.053     6.635 r  spec_anal/controller/core/calc_index_cntr[3]_i_2/O
                         net (fo=4, routed)           0.481     7.117    spec_anal/controller/core/calc_index_cntr1_in
    SLICE_X20Y72         LUT4 (Prop_lut4_I1_O)        0.053     7.170 r  spec_anal/controller/core/calc_index_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.170    spec_anal/controller/core/calc_index_cntr[1]_i_1_n_0
    SLICE_X20Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.275     4.674    spec_anal/controller/core/clk
    SLICE_X20Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[1]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_index_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.168ns  (logic 1.891ns (26.377%)  route 5.277ns (73.623%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          4.236     5.967    spec_anal/controller/core/rst
    SLICE_X20Y73         LUT5 (Prop_lut5_I2_O)        0.053     6.020 f  spec_anal/controller/core/calc_index_cntr[0]_i_4/O
                         net (fo=3, routed)           0.562     6.582    spec_anal/controller/core/calc_index_cntr[0]_i_4_n_0
    SLICE_X21Y72         LUT6 (Prop_lut6_I0_O)        0.053     6.635 r  spec_anal/controller/core/calc_index_cntr[3]_i_2/O
                         net (fo=4, routed)           0.479     7.115    spec_anal/controller/core/calc_index_cntr1_in
    SLICE_X20Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.168 r  spec_anal/controller/core/calc_index_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.168    spec_anal/controller/core/calc_index_cntr[3]_i_1_n_0
    SLICE_X20Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.275     4.674    spec_anal/controller/core/clk
    SLICE_X20Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[3]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_index_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.829ns  (logic 1.891ns (27.684%)  route 4.939ns (72.316%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          4.236     5.967    spec_anal/controller/core/rst
    SLICE_X20Y73         LUT5 (Prop_lut5_I2_O)        0.053     6.020 f  spec_anal/controller/core/calc_index_cntr[0]_i_4/O
                         net (fo=3, routed)           0.562     6.582    spec_anal/controller/core/calc_index_cntr[0]_i_4_n_0
    SLICE_X21Y72         LUT6 (Prop_lut6_I0_O)        0.053     6.635 r  spec_anal/controller/core/calc_index_cntr[3]_i_2/O
                         net (fo=4, routed)           0.141     6.776    spec_anal/controller/core/calc_index_cntr1_in
    SLICE_X21Y72         LUT5 (Prop_lut5_I0_O)        0.053     6.829 r  spec_anal/controller/core/calc_index_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     6.829    spec_anal/controller/core/calc_index_cntr[0]_i_1_n_0
    SLICE_X21Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.275     4.674    spec_anal/controller/core/clk
    SLICE_X21Y72         FDRE                                         r  spec_anal/controller/core/calc_index_cntr_reg[0]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/cb_addr_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.969ns (30.059%)  route 4.580ns (69.941%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          3.831     5.562    spec_anal/controller/core/rst
    SLICE_X21Y74         LUT4 (Prop_lut4_I1_O)        0.068     5.630 r  spec_anal/controller/core/cb_addr_cntr[8]_i_4/O
                         net (fo=2, routed)           0.750     6.380    spec_anal/controller/core/cb_addr_cntr[8]_i_4_n_0
    SLICE_X22Y71         LUT6 (Prop_lut6_I5_O)        0.169     6.549 r  spec_anal/controller/core/cb_addr_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.549    spec_anal/controller/core/cb_addr_cntr[3]_i_1_n_0
    SLICE_X22Y71         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.275     4.674    spec_anal/controller/core/clk
    SLICE_X22Y71         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[3]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/cb_addr_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.969ns (30.522%)  route 4.481ns (69.478%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          3.831     5.562    spec_anal/controller/core/rst
    SLICE_X21Y74         LUT4 (Prop_lut4_I1_O)        0.068     5.630 r  spec_anal/controller/core/cb_addr_cntr[8]_i_4/O
                         net (fo=2, routed)           0.650     6.281    spec_anal/controller/core/cb_addr_cntr[8]_i_4_n_0
    SLICE_X22Y70         LUT6 (Prop_lut6_I5_O)        0.169     6.450 r  spec_anal/controller/core/cb_addr_cntr[8]_i_1/O
                         net (fo=1, routed)           0.000     6.450    spec_anal/controller/core/cb_addr_cntr[8]_i_1_n_0
    SLICE_X22Y70         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.675    spec_anal/controller/core/clk
    SLICE_X22Y70         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[8]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.352ns  (logic 1.838ns (28.930%)  route 4.514ns (71.070%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          3.125     4.857    spec_anal/controller/core/rst
    SLICE_X18Y75         LUT4 (Prop_lut4_I1_O)        0.053     4.910 f  spec_anal/controller/core/calc_sidevar_cntr[4]_i_1/O
                         net (fo=15, routed)          0.805     5.715    spec_anal/controller/core/calc_sidevar_cntr[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I4_O)        0.053     5.768 r  spec_anal/controller/core/calc_sidevar_cntr[4]_i_2/O
                         net (fo=5, routed)           0.584     6.352    spec_anal/controller/core/calc_sidevar_cntr[4]_i_2_n_0
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.272     4.671    spec_anal/controller/core/clk
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[1]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/calc_sidevar_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.352ns  (logic 1.838ns (28.930%)  route 4.514ns (71.070%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          3.125     4.857    spec_anal/controller/core/rst
    SLICE_X18Y75         LUT4 (Prop_lut4_I1_O)        0.053     4.910 f  spec_anal/controller/core/calc_sidevar_cntr[4]_i_1/O
                         net (fo=15, routed)          0.805     5.715    spec_anal/controller/core/calc_sidevar_cntr[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I4_O)        0.053     5.768 r  spec_anal/controller/core/calc_sidevar_cntr[4]_i_2/O
                         net (fo=5, routed)           0.584     6.352    spec_anal/controller/core/calc_sidevar_cntr[4]_i_2_n_0
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.272     4.671    spec_anal/controller/core/clk
    SLICE_X21Y75         FDRE                                         r  spec_anal/controller/core/calc_sidevar_cntr_reg[4]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/smpl_addr_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 1.785ns (28.411%)  route 4.497ns (71.589%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          4.067     5.799    spec_anal/controller/rstbt_IBUF
    SLICE_X23Y79         LUT5 (Prop_lut5_I4_O)        0.053     5.852 r  spec_anal/controller/smpl_addr_cntr[7]_i_1/O
                         net (fo=1, routed)           0.430     6.281    spec_anal/controller/smpl_addr_cntr[7]_i_1_n_0
    SLICE_X22Y79         FDRE                                         r  spec_anal/controller/smpl_addr_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.675    spec_anal/controller/clk100M_IBUF_BUFG
    SLICE_X22Y79         FDRE                                         r  spec_anal/controller/smpl_addr_cntr_reg[7]/C

Slack:                    inf
  Source:                 rstbt
                            (input port)
  Destination:            spec_anal/controller/core/cb_addr_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.246ns  (logic 1.838ns (29.422%)  route 4.408ns (70.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 f  rstbt (IN)
                         net (fo=0)                   0.000     0.000    rstbt
    L23                  IBUF (Prop_ibuf_I_O)         1.732     1.732 f  rstbt_IBUF_inst/O
                         net (fo=68, routed)          2.921     4.652    spec_anal/controller/core/rst
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.053     4.705 f  spec_anal/controller/core/element_per_group[9]_i_1/O
                         net (fo=24, routed)          1.487     6.193    spec_anal/controller/core/p_17_in
    SLICE_X22Y70         LUT6 (Prop_lut6_I4_O)        0.053     6.246 r  spec_anal/controller/core/cb_addr_cntr[7]_i_1/O
                         net (fo=1, routed)           0.000     6.246    spec_anal/controller/core/cb_addr_cntr[7]_i_1_n_0
    SLICE_X22Y70         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.276     4.675    spec_anal/controller/core/clk
    SLICE_X22Y70         FDRE                                         r  spec_anal/controller/core/cb_addr_cntr_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.625%)  route 0.203ns (61.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[8]/G
    SLICE_X21Y67         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[8]/Q
                         net (fo=2, routed)           0.203     0.331    spec_anal/controller/core/inst[3].smpl_ram_inst/addr_a[8]
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.775     2.220    spec_anal/controller/core/inst[3].smpl_ram_inst/clk_a
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.424%)  route 0.205ns (61.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[1]/G
    SLICE_X9Y60          LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/rom_real_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.205     0.333    spec_anal/controller/core/coeff_rom_imag/addr[1]
    RAMB18_X0Y22         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.784     2.229    spec_anal/controller/core/coeff_rom_imag/clk
    RAMB18_X0Y22         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.424%)  route 0.205ns (61.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[1]/G
    SLICE_X9Y60          LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/rom_real_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.205     0.333    spec_anal/controller/core/coeff_rom_real/addr[1]
    RAMB18_X0Y23         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.784     2.229    spec_anal/controller/core/coeff_rom_real/clk
    RAMB18_X0Y23         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_real/dout_reg/CLKARDCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.259%)  route 0.207ns (61.741%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/G
    SLICE_X21Y67         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[1]/Q
                         net (fo=2, routed)           0.207     0.335    spec_anal/controller/core/inst[3].smpl_ram_inst/addr_a[1]
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.775     2.220    spec_anal/controller/core/inst[3].smpl_ram_inst/clk_a
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.017%)  route 0.209ns (61.983%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[9]/G
    SLICE_X21Y67         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[9]/Q
                         net (fo=2, routed)           0.209     0.337    spec_anal/controller/core/inst[3].smpl_ram_inst/addr_a[9]
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.775     2.220    spec_anal/controller/core/inst[3].smpl_ram_inst/clk_a
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.143ns (40.937%)  route 0.206ns (59.063%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[2]/G
    SLICE_X20Y67         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[2]/Q
                         net (fo=2, routed)           0.206     0.349    spec_anal/controller/core/inst[3].smpl_ram_inst/addr_a[2]
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.775     2.220    spec_anal/controller/core/inst[3].smpl_ram_inst/clk_a
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.143ns (40.778%)  route 0.208ns (59.222%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[7]/G
    SLICE_X20Y67         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[7]/Q
                         net (fo=2, routed)           0.208     0.351    spec_anal/controller/core/inst[3].smpl_ram_inst/addr_a[7]
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.775     2.220    spec_anal/controller/core/inst[3].smpl_ram_inst/clk_a
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_3_real_addr_a_reg_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.379%)  route 0.224ns (63.621%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[7]/G
    SLICE_X15Y67         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/ram_3_real_addr_a_reg_reg[7]/Q
                         net (fo=2, routed)           0.224     0.352    spec_anal/controller/core/inst[0].smpl_ram_inst/addr_a[7]
    RAMB36_X0Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.778     2.223    spec_anal/controller/core/inst[0].smpl_ram_inst/clk_a
    RAMB36_X0Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[0].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/ram_2_real_addr_a_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.143ns (40.211%)  route 0.213ns (59.789%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         LDCE                         0.000     0.000 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[3]/G
    SLICE_X20Y67         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  spec_anal/controller/core/ram_2_real_addr_a_reg_reg[3]/Q
                         net (fo=2, routed)           0.213     0.356    spec_anal/controller/core/inst[3].smpl_ram_inst/addr_a[3]
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.775     2.220    spec_anal/controller/core/inst[3].smpl_ram_inst/clk_a
    RAMB36_X1Y13         RAMB36E1                                     r  spec_anal/controller/core/inst[3].smpl_ram_inst/ram_array_reg/CLKBWRCLK

Slack:                    inf
  Source:                 spec_anal/controller/core/rom_real_addr_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.696%)  route 0.231ns (64.304%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          LDCE                         0.000     0.000 r  spec_anal/controller/core/rom_real_addr_reg_reg[9]/G
    SLICE_X9Y64          LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  spec_anal/controller/core/rom_real_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.231     0.359    spec_anal/controller/core/coeff_rom_imag/addr[9]
    RAMB18_X0Y22         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.784     2.229    spec_anal/controller/core/coeff_rom_imag/clk
    RAMB18_X0Y22         RAMB18E1                                     r  spec_anal/controller/core/coeff_rom_imag/dout_reg/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40M

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[0]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[2]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[3]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[4]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[5]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[6]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[7]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[7]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 0.066ns (1.298%)  route 5.020ns (98.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.177     5.086    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y92          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y92          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[8]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.983ns  (logic 0.066ns (1.325%)  route 4.917ns (98.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.074     4.983    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y91          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y91          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[1]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.983ns  (logic 0.066ns (1.325%)  route 4.917ns (98.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          2.843     2.843    pll_locked
    SLICE_X10Y79         LUT1 (Prop_lut1_I0_O)        0.066     2.909 f  hdmi_tx_0_i_1/O
                         net (fo=58, routed)          2.074     4.983    hdmi_tx_0/tmds_transmitter/encoder_b/rst
    SLICE_X1Y91          FDCE                                         f  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         1.607     1.607 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.679     3.286    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     3.399 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         1.594     4.993    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.076 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           1.831     6.907    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.020 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         1.349     8.369    hdmi_tx_0/tmds_transmitter/encoder_b/tx_clk
    SLICE_X1Y91          FDCE                                         r  hdmi_tx_0/tmds_transmitter/encoder_b/tmds_out_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.028ns (2.283%)  route 1.199ns (97.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.199     1.199    spec_anal/controller/pll_locked
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.028     1.227 r  spec_anal/controller/display_ram_we_i_1/O
                         net (fo=1, routed)           0.000     1.227    spec_anal_n_32
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.739     3.900    clk40M_BUFG
    SLICE_X10Y78         FDRE                                         r  display_ram_we_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.028ns (1.935%)  route 1.419ns (98.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.419     1.419    pll_locked
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.028     1.447 r  vde_i_1/O
                         net (fo=1, routed)           0.000     1.447    vde_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.770     3.931    clk40M_BUFG
    SLICE_X6Y78          FDRE                                         r  vde_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.028ns (1.934%)  route 1.420ns (98.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  clk_generator1/LOCKED
                         net (fo=11, routed)          1.420     1.420    pll_locked
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.028     1.448 r  v_sync_i_1/O
                         net (fo=1, routed)           0.000     1.448    v_sync_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.770     3.931    clk40M_BUFG
    SLICE_X6Y78          FDRE                                         r  v_sync_reg/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.030ns (2.014%)  route 1.460ns (97.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.306     1.306    pll_locked
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.030     1.336 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.154     1.490    p_1_in
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.739     3.900    clk40M_BUFG
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[6]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.030ns (2.014%)  route 1.460ns (97.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.306     1.306    pll_locked
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.030     1.336 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.154     1.490    p_1_in
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.739     3.900    clk40M_BUFG
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[7]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.030ns (2.014%)  route 1.460ns (97.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.306     1.306    pll_locked
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.030     1.336 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.154     1.490    p_1_in
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.739     3.900    clk40M_BUFG
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[8]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.030ns (2.014%)  route 1.460ns (97.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.306     1.306    pll_locked
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.030     1.336 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.154     1.490    p_1_in
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.739     3.900    clk40M_BUFG
    SLICE_X8Y78          FDRE                                         r  display_ram_write_addr_reg[9]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.030ns (1.992%)  route 1.476ns (98.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.306     1.306    pll_locked
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.030     1.336 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.170     1.506    p_1_in
    SLICE_X8Y77          FDRE                                         r  display_ram_write_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.738     3.899    clk40M_BUFG
    SLICE_X8Y77          FDRE                                         r  display_ram_write_addr_reg[0]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.030ns (1.992%)  route 1.476ns (98.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.306     1.306    pll_locked
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.030     1.336 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.170     1.506    p_1_in
    SLICE_X8Y77          FDRE                                         r  display_ram_write_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.738     3.899    clk40M_BUFG
    SLICE_X8Y77          FDRE                                         r  display_ram_write_addr_reg[1]/C

Slack:                    inf
  Source:                 clk_generator1/LOCKED
                            (internal pin)
  Destination:            display_ram_write_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.030ns (1.992%)  route 1.476ns (98.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 f  clk_generator1/LOCKED
                         net (fo=11, routed)          1.306     1.306    pll_locked
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.030     1.336 r  display_ram_write_addr[9]_i_1/O
                         net (fo=10, routed)          0.170     1.506    p_1_in
    SLICE_X8Y77          FDRE                                         r  display_ram_write_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40M rise edge)     0.000     0.000 r  
    D23                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    D23                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.416    clk100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.446 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=420, routed)         0.842     2.288    clk100M_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.341 r  clk_generator1/CLKOUT1
                         net (fo=1, routed)           0.790     3.131    clk40M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.161 r  clk40M_BUFG_inst/O
                         net (fo=174, routed)         0.738     3.899    clk40M_BUFG
    SLICE_X8Y77          FDRE                                         r  display_ram_write_addr_reg[2]/C





