Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 31 13:57:25 2022
| Host         : PC-634 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.673        0.000                      0                    8        0.234        0.000                      0                    8        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.673        0.000                      0                    8        0.234        0.000                      0                    8        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.673ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.704ns (30.305%)  route 1.619ns (69.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=8, routed)           0.929     6.568    tlc/s_state__0[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  tlc/s_cnt[4]_i_2/O
                         net (fo=5, routed)           0.690     7.382    tlc/s_cnt[4]_i_2_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     7.506 r  tlc/s_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.506    tlc/s_cnt_0[2]
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[2]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.031    15.178    tlc/s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.673    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.732ns (31.135%)  route 1.619ns (68.865%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=8, routed)           0.929     6.568    tlc/s_state__0[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  tlc/s_cnt[4]_i_2/O
                         net (fo=5, routed)           0.690     7.382    tlc/s_cnt[4]_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.152     7.534 r  tlc/s_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.534    tlc/s_cnt_0[3]
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[3]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.075    15.222    tlc/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.704ns (31.928%)  route 1.501ns (68.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=8, routed)           0.929     6.568    tlc/s_state__0[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  tlc/s_cnt[4]_i_2/O
                         net (fo=5, routed)           0.572     7.264    tlc/s_cnt[4]_i_2_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.124     7.388 r  tlc/s_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.388    tlc/s_cnt_0[0]
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[0]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.077    15.200    tlc/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.696ns (31.680%)  route 1.501ns (68.320%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=8, routed)           0.929     6.568    tlc/s_state__0[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  tlc/s_cnt[4]_i_2/O
                         net (fo=5, routed)           0.572     7.264    tlc/s_cnt[4]_i_2_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.116     7.380 r  tlc/s_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.380    tlc/s_cnt_0[1]
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[1]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.118    15.241    tlc/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.704ns (36.685%)  route 1.215ns (63.315%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=8, routed)           0.929     6.568    tlc/s_state__0[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  tlc/s_cnt[4]_i_2/O
                         net (fo=5, routed)           0.286     6.978    tlc/s_cnt[4]_i_2_n_0
    SLICE_X1Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  tlc/s_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.102    tlc/s_cnt_0[4]
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[4]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.031    15.178    tlc/s_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.580ns (34.564%)  route 1.098ns (65.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/s_cnt_reg[4]/Q
                         net (fo=5, routed)           1.098     6.737    tlc/s_cnt[4]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.861 r  tlc/FSM_sequential_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.861    tlc/FSM_sequential_s_state[2]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
                         clock pessimism              0.275    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.029    15.154    tlc/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.303ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.580ns (34.714%)  route 1.091ns (65.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/s_cnt_reg[4]/Q
                         net (fo=5, routed)           1.091     6.730    tlc/s_cnt[4]
    SLICE_X0Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.854 r  tlc/FSM_sequential_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.854    tlc/FSM_sequential_s_state[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/C
                         clock pessimism              0.275    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.031    15.156    tlc/FSM_sequential_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  8.303    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 tlc/s_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.580ns (39.513%)  route 0.888ns (60.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.183    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/s_cnt_reg[4]/Q
                         net (fo=5, routed)           0.888     6.527    tlc/s_cnt[4]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.651 r  tlc/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.651    tlc/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.886    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
                         clock pessimism              0.297    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.029    15.176    tlc/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.838%)  route 0.153ns (45.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=8, routed)           0.153     1.799    tlc/s_state__0[1]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  tlc/FSM_sequential_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    tlc/FSM_sequential_s_state[0]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092     1.609    tlc/FSM_sequential_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.000%)  route 0.152ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  tlc/FSM_sequential_s_state_reg[1]/Q
                         net (fo=8, routed)           0.152     1.798    tlc/s_state__0[1]
    SLICE_X0Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  tlc/FSM_sequential_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    tlc/FSM_sequential_s_state[2]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.091     1.608    tlc/FSM_sequential_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 tlc/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.213ns (59.152%)  route 0.147ns (40.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  tlc/s_cnt_reg[0]/Q
                         net (fo=5, routed)           0.147     1.815    tlc/s_cnt[0]
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.049     1.864 r  tlc/s_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    tlc/s_cnt_0[3]
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[3]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.107     1.625    tlc/s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/FSM_sequential_s_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.059%)  route 0.158ns (45.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  tlc/FSM_sequential_s_state_reg[2]/Q
                         net (fo=8, routed)           0.158     1.803    tlc/s_state__0[2]
    SLICE_X1Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  tlc/FSM_sequential_s_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    tlc/FSM_sequential_s_state[1]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[1]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091     1.608    tlc/FSM_sequential_s_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tlc/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.694%)  route 0.147ns (41.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  tlc/s_cnt_reg[0]/Q
                         net (fo=5, routed)           0.147     1.815    tlc/s_cnt[0]
    SLICE_X1Y32          LUT4 (Prop_lut4_I2_O)        0.045     1.860 r  tlc/s_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    tlc/s_cnt_0[2]
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[2]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092     1.610    tlc/s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 tlc/s_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.608%)  route 0.160ns (41.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  tlc/s_cnt_reg[3]/Q
                         net (fo=6, routed)           0.160     1.792    tlc/s_cnt[3]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.098     1.890 r  tlc/s_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    tlc/s_cnt_0[4]
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  tlc/s_cnt_reg[4]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.092     1.596    tlc/s_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.234ns (45.112%)  route 0.285ns (54.888%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  tlc/FSM_sequential_s_state_reg[0]/Q
                         net (fo=7, routed)           0.076     1.721    tlc/s_state__0[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  tlc/s_cnt[4]_i_2/O
                         net (fo=5, routed)           0.209     1.975    tlc/s_cnt[4]_i_2_n_0
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.048     2.023 r  tlc/s_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.023    tlc/s_cnt_0[1]
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131     1.649    tlc/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 tlc/FSM_sequential_s_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/s_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.793%)  route 0.285ns (55.207%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.504    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  tlc/FSM_sequential_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  tlc/FSM_sequential_s_state_reg[0]/Q
                         net (fo=7, routed)           0.076     1.721    tlc/s_state__0[0]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  tlc/s_cnt[4]_i_2/O
                         net (fo=5, routed)           0.209     1.975    tlc/s_cnt[4]_i_2_n_0
    SLICE_X2Y32          LUT2 (Prop_lut2_I0_O)        0.045     2.020 r  tlc/s_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.020    tlc/s_cnt_0[0]
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.018    tlc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  tlc/s_cnt_reg[0]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120     1.638    tlc/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.382    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     tlc/FSM_sequential_s_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32     tlc/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32     tlc/s_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     tlc/s_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     tlc/s_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32     tlc/s_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/FSM_sequential_s_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     tlc/s_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     tlc/s_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/s_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/s_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/s_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/FSM_sequential_s_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/FSM_sequential_s_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     tlc/s_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     tlc/s_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/s_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/s_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/s_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     tlc/FSM_sequential_s_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     tlc/FSM_sequential_s_state_reg[1]/C



