TimeQuest Timing Analyzer report for uniciclo
Sun Feb 05 16:30:08 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 13. Slow Model Setup: 'clk_mem'
 14. Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'clk_mem'
 16. Slow Model Hold: 'clk'
 17. Slow Model Minimum Pulse Width: 'clk_mem'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 29. Fast Model Setup: 'clk_mem'
 30. Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'clk_mem'
 32. Fast Model Hold: 'clk'
 33. Fast Model Minimum Pulse Width: 'clk_mem'
 34. Fast Model Minimum Pulse Width: 'clk'
 35. Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; uniciclo                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                                  ;
; clk_mem                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_mem }                                                                                                              ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 330.91 MHz ; 301.93 MHz      ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check                                       ;
; 752.45 MHz ; 420.17 MHz      ; clk                                                                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk                                                                                                                  ; -11.605 ; -143.701      ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.415  ; -5.415        ;
; clk_mem                                                                                                              ; -0.506  ; -2.639        ;
+----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -1.656 ; -1.656        ;
; clk_mem                                                                                                              ; -0.333 ; -0.812        ;
; clk                                                                                                                  ; 0.654  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -1.423 ; -69.684       ;
; clk                                                                                                                  ; -1.380 ; -19.380       ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.194 ; -1.940        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -11.605 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.266     ;
; -11.605 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.266     ;
; -11.605 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.266     ;
; -11.605 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.266     ;
; -11.605 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.266     ;
; -11.605 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.266     ;
; -11.605 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.266     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.604 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.265     ;
; -11.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.264     ;
; -11.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.264     ;
; -11.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.264     ;
; -11.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.264     ;
; -11.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.264     ;
; -11.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.264     ;
; -11.603 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.264     ;
; -11.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.263     ;
; -11.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.263     ;
; -11.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.263     ;
; -11.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.263     ;
; -11.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.263     ;
; -11.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.263     ;
; -11.602 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.263     ;
; -11.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.259     ;
; -11.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.259     ;
; -11.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.259     ;
; -11.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.259     ;
; -11.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.259     ;
; -11.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.259     ;
; -11.598 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.259     ;
; -11.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.256     ;
; -11.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.256     ;
; -11.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.256     ;
; -11.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.256     ;
; -11.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.256     ;
; -11.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.256     ;
; -11.595 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.256     ;
; -11.593 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.254     ;
; -11.593 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.254     ;
; -11.593 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.254     ;
; -11.593 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.254     ;
; -11.593 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.254     ;
; -11.593 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.254     ;
; -11.593 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -1.375     ; 11.254     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.650 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.655     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.649 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.654     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.648 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.653     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.647 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.652     ;
; -10.643 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.648     ;
; -10.643 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.648     ;
; -10.643 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.648     ;
; -10.643 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.031     ; 11.648     ;
+---------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.006      ; 5.769      ;
; -5.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.006      ; 5.769      ;
; -5.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.006      ; 5.769      ;
; -5.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.006      ; 5.769      ;
; -5.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.006      ; 5.769      ;
; -5.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.006      ; 5.769      ;
; -5.415 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 1.006      ; 5.769      ;
; -4.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.006      ; 5.769      ;
; -4.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.006      ; 5.769      ;
; -4.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.006      ; 5.769      ;
; -4.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.006      ; 5.769      ;
; -4.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.006      ; 5.769      ;
; -4.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.006      ; 5.769      ;
; -4.915 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 1.006      ; 5.769      ;
; -1.011 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 5.769      ;
; -1.011 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 5.769      ;
; -0.511 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.201      ; 5.769      ;
; -0.511 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.201      ; 5.769      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_mem'                                                                                                                                                                                                   ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.506 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.502      ;
; -0.286 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.282      ;
; -0.281 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.277      ;
; -0.277 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.273      ;
; -0.271 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.267      ;
; -0.268 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.264      ;
; -0.265 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.261      ;
; -0.263 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.031      ; 1.259      ;
; -0.222 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 1.232      ;
; 0.027  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.983      ;
; 0.027  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.983      ;
; 0.028  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.982      ;
; 0.032  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.978      ;
; 0.035  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.975      ;
; 0.035  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.975      ;
; 0.036  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.045      ; 0.974      ;
; 0.560  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.780      ;
; 0.568  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.772      ;
; 0.760  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.580      ;
; 0.815  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.525      ;
; 0.836  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.504      ;
; 0.837  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.503      ;
; 0.886  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.454      ;
; 1.064  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 1.375      ; 1.276      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.656 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.895      ; 4.448      ;
; -1.161 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.400      ; 4.448      ;
; -1.156 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.895      ; 4.448      ;
; -0.661 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.400      ; 4.448      ;
; 2.748  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.700      ; 4.448      ;
; 2.748  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.700      ; 4.448      ;
; 2.748  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.700      ; 4.448      ;
; 2.748  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.700      ; 4.448      ;
; 2.748  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.700      ; 4.448      ;
; 2.748  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.700      ; 4.448      ;
; 2.748  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 1.700      ; 4.448      ;
; 3.743  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.205      ; 4.448      ;
; 3.743  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.205      ; 4.448      ;
; 3.743  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.205      ; 4.448      ;
; 3.743  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.205      ; 4.448      ;
; 3.743  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.205      ; 4.448      ;
; 3.743  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.205      ; 4.448      ;
; 3.743  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 1.205      ; 4.448      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_mem'                                                                                                                                                                                                    ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.333 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.276      ;
; -0.155 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.454      ;
; -0.106 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.503      ;
; -0.105 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.504      ;
; -0.084 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.525      ;
; -0.029 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.580      ;
; 0.163  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.772      ;
; 0.171  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 1.375      ; 1.780      ;
; 0.695  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.974      ;
; 0.696  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.975      ;
; 0.696  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.975      ;
; 0.699  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.978      ;
; 0.703  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.982      ;
; 0.704  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.983      ;
; 0.704  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 0.983      ;
; 0.953  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.045      ; 1.232      ;
; 0.994  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.259      ;
; 0.996  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.261      ;
; 0.999  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.264      ;
; 1.002  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.267      ;
; 1.008  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.273      ;
; 1.012  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.277      ;
; 1.017  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.282      ;
; 1.237  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.031      ; 1.502      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.654 ; somador:s2|result[4]                                                                                                  ; pc:PC_P|address_out[2] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.920      ;
; 0.670 ; pc:PC_P|address_out[6]                                                                                                ; somador:s1|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.936      ;
; 0.834 ; somador:s1|result[30]                                                                                                 ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.844 ; somador:s2|result[6]                                                                                                  ; pc:PC_P|address_out[4] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.003     ; 1.107      ;
; 0.844 ; somador:s1|result[31]                                                                                                 ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.003     ; 1.107      ;
; 0.844 ; somador:s2|result[2]                                                                                                  ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.003     ; 1.107      ;
; 0.861 ; pc:PC_P|address_out[7]                                                                                                ; somador:s1|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.003      ; 1.130      ;
; 0.957 ; somador:s2|result[5]                                                                                                  ; pc:PC_P|address_out[3] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.003     ; 1.220      ;
; 0.987 ; somador:s2|result[3]                                                                                                  ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.003     ; 1.250      ;
; 1.002 ; somador:s2|result[7]                                                                                                  ; pc:PC_P|address_out[5] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.003     ; 1.265      ;
; 1.012 ; somador:s2|result[8]                                                                                                  ; pc:PC_P|address_out[6] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.003     ; 1.275      ;
; 1.099 ; somador:s2|result[9]                                                                                                  ; pc:PC_P|address_out[7] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.011      ; 1.376      ;
; 1.712 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.007      ;
; 1.737 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.809      ; 5.021      ;
; 1.867 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.162      ;
; 1.991 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.286      ;
; 2.003 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.298      ;
; 2.008 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.303      ;
; 2.010 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.305      ;
; 2.055 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.350      ;
; 2.168 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.823      ; 5.466      ;
; 2.212 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.007      ;
; 2.237 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.809      ; 5.021      ;
; 2.339 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.823      ; 5.637      ;
; 2.348 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.823      ; 5.646      ;
; 2.356 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.823      ; 5.654      ;
; 2.367 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.162      ;
; 2.491 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.286      ;
; 2.503 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.298      ;
; 2.504 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.799      ;
; 2.508 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.303      ;
; 2.510 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.305      ;
; 2.541 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.820      ; 5.836      ;
; 2.555 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.350      ;
; 2.586 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.823      ; 5.884      ;
; 2.668 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.823      ; 5.466      ;
; 2.686 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 2.823      ; 5.984      ;
; 2.839 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.823      ; 5.637      ;
; 2.848 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.823      ; 5.646      ;
; 2.856 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.823      ; 5.654      ;
; 3.004 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.799      ;
; 3.041 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.820      ; 5.836      ;
; 3.086 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.823      ; 5.884      ;
; 3.186 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 2.823      ; 5.984      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 3.669 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.056     ; 3.879      ;
; 4.722 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.607      ;
; 4.724 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.609      ;
; 4.727 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.612      ;
; 4.731 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.616      ;
; 4.732 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.617      ;
; 4.733 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.618      ;
; 4.733 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.618      ;
; 4.734 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -2.381     ; 2.619      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 4.992 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.042     ; 5.216      ;
; 5.222 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.607      ;
; 5.224 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.609      ;
; 5.227 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.612      ;
; 5.231 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.616      ;
; 5.232 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.617      ;
; 5.233 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.618      ;
; 5.233 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.618      ;
; 5.234 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -2.381     ; 2.619      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.538 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.773      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.543 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.778      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
; 5.545 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.031     ; 5.780      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_mem ; Rise       ; clk_mem                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[4]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[4]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[5]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[5]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[6]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[6]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[7]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[7]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s1|result[30]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s1|result[30]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s1|result[31]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s1|result[31]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; -0.194 ; -0.194       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; -0.194 ; -0.194       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; -0.194 ; -0.194       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; -0.194 ; -0.194       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; -0.194 ; -0.194       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; -0.194 ; -0.194       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; -0.194 ; -0.194       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; -0.194 ; -0.194       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; -0.194 ; -0.194       ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; -0.194 ; -0.194       ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.057  ; 0.057        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.128  ; 0.128        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.128  ; 0.128        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.128  ; 0.128        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.128  ; 0.128        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk_mem                                                                                                              ; 13.371 ; 13.371 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 13.152 ; 13.152 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 13.358 ; 13.358 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 13.347 ; 13.347 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 13.366 ; 13.366 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 13.371 ; 13.371 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 13.344 ; 13.344 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 13.366 ; 13.366 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 13.612 ; 13.612 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 13.612 ; 13.612 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 13.113 ; 13.113 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 13.116 ; 13.116 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 13.144 ; 13.144 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 13.384 ; 13.384 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 13.599 ; 13.599 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 13.388 ; 13.388 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 11.792 ; 11.792 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 11.008 ; 11.008 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 11.723 ; 11.723 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 11.789 ; 11.789 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 11.753 ; 11.753 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 11.792 ; 11.792 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 11.008 ; 11.008 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 11.280 ; 11.280 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 12.503 ; 12.503 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 12.021 ; 12.021 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 11.787 ; 11.787 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 12.495 ; 12.495 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 12.240 ; 12.240 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 12.249 ; 12.249 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 12.231 ; 12.231 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 12.503 ; 12.503 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 12.426 ; 12.426 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 12.172 ; 12.172 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 12.392 ; 12.392 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 12.258 ; 12.258 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 12.426 ; 12.426 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 12.262 ; 12.262 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 12.394 ; 12.394 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 11.982 ; 11.982 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 12.343 ; 12.343 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 12.075 ; 12.075 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 12.332 ; 12.332 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 12.288 ; 12.288 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 12.082 ; 12.082 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 12.306 ; 12.306 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 12.343 ; 12.343 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 12.049 ; 12.049 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 12.269 ; 12.269 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 12.227 ; 12.227 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 11.817 ; 11.817 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 12.269 ; 12.269 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 11.795 ; 11.795 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 12.229 ; 12.229 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 11.813 ; 11.813 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 11.813 ; 11.813 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 13.292 ; 13.292 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 13.048 ; 13.048 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 13.050 ; 13.050 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 13.265 ; 13.265 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 13.278 ; 13.278 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 13.054 ; 13.054 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 13.292 ; 13.292 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 13.285 ; 13.285 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.748  ; 8.748  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.954  ; 8.954  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.943  ; 8.943  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.940  ; 8.940  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.709  ; 8.709  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.712  ; 8.712  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.740  ; 8.740  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.980  ; 8.980  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.195  ; 9.195  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.984  ; 8.984  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.644  ; 8.644  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.646  ; 8.646  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.861  ; 8.861  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.874  ; 8.874  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.650  ; 8.650  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.881  ; 8.881  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.748  ; 8.748  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.954  ; 8.954  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.943  ; 8.943  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.940  ; 8.940  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.709  ; 8.709  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.712  ; 8.712  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.740  ; 8.740  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.980  ; 8.980  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.195  ; 9.195  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.984  ; 8.984  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.644  ; 8.644  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.646  ; 8.646  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.861  ; 8.861  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.874  ; 8.874  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.650  ; 8.650  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.881  ; 8.881  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                             ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk_mem                                                                                                              ; 12.409 ; 12.409 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 12.409 ; 12.409 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 12.608 ; 12.608 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 12.595 ; 12.595 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 12.625 ; 12.625 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 12.619 ; 12.619 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 12.603 ; 12.603 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 12.623 ; 12.623 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 11.480 ; 11.480 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 11.976 ; 11.976 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 11.480 ; 11.480 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 11.484 ; 11.484 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 11.510 ; 11.510 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 11.751 ; 11.751 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 11.967 ; 11.967 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 11.755 ; 11.755 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 10.690 ; 10.690 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 10.690 ; 10.690 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 11.405 ; 11.405 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 11.489 ; 11.489 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 11.435 ; 11.435 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 11.493 ; 11.493 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 10.702 ; 10.702 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 10.962 ; 10.962 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 11.503 ; 11.503 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 11.735 ; 11.735 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 11.503 ; 11.503 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 12.209 ; 12.209 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 11.956 ; 11.956 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 11.965 ; 11.965 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 11.945 ; 11.945 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 12.217 ; 12.217 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 11.509 ; 11.509 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 11.713 ; 11.713 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 11.918 ; 11.918 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 11.792 ; 11.792 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 11.964 ; 11.964 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 11.801 ; 11.801 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 11.936 ; 11.936 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 11.509 ; 11.509 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 11.664 ; 11.664 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 11.693 ; 11.693 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 11.958 ; 11.958 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 11.917 ; 11.917 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 11.697 ; 11.697 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 11.931 ; 11.931 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 11.960 ; 11.960 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 11.664 ; 11.664 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 11.473 ; 11.473 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 11.898 ; 11.898 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 11.484 ; 11.484 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 11.914 ; 11.914 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 11.473 ; 11.473 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 11.921 ; 11.921 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 11.484 ; 11.484 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 11.479 ; 11.479 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 11.735 ; 11.735 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 11.735 ; 11.735 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 11.735 ; 11.735 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 11.966 ; 11.966 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 11.979 ; 11.979 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 11.743 ; 11.743 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 11.979 ; 11.979 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 11.968 ; 11.968 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.005  ; 8.005  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.005  ; 8.005  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.204  ; 8.204  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.191  ; 8.191  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.221  ; 8.221  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.199  ; 8.199  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.219  ; 8.219  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.225  ; 8.225  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.754  ; 8.754  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.251  ; 8.251  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.225  ; 8.225  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.292  ; 8.292  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.533  ; 8.533  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.738  ; 8.738  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.526  ; 8.526  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.556  ; 8.556  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.556  ; 8.556  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.556  ; 8.556  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.747  ; 8.747  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.791  ; 8.791  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.557  ; 8.557  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.796  ; 8.796  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.790  ; 8.790  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.005  ; 8.005  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.005  ; 8.005  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.204  ; 8.204  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.191  ; 8.191  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.221  ; 8.221  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.215  ; 8.215  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.199  ; 8.199  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.219  ; 8.219  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.225  ; 8.225  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.754  ; 8.754  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.251  ; 8.251  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.225  ; 8.225  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.292  ; 8.292  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.533  ; 8.533  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.738  ; 8.738  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.526  ; 8.526  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.556  ; 8.556  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.556  ; 8.556  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.556  ; 8.556  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.747  ; 8.747  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.791  ; 8.791  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.557  ; 8.557  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.796  ; 8.796  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.790  ; 8.790  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                                  ; -5.155 ; -63.764       ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.532 ; -2.532        ;
; clk_mem                                                                                                              ; 0.302  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.720 ; -0.720        ;
; clk_mem                                                                                                              ; -0.054 ; -0.054        ;
; clk                                                                                                                  ; 0.316  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_mem                                                                                                              ; -1.423 ; -69.684       ;
; clk                                                                                                                  ; -1.380 ; -19.380       ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.188  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.155 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.649      ;
; -5.154 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.648      ;
; -5.154 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.648      ;
; -5.154 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.648      ;
; -5.154 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.648      ;
; -5.154 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.648      ;
; -5.154 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.648      ;
; -5.154 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.648      ;
; -5.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.646      ;
; -5.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.646      ;
; -5.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.646      ;
; -5.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.646      ;
; -5.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.646      ;
; -5.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.646      ;
; -5.152 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.646      ;
; -5.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.642      ;
; -5.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.642      ;
; -5.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.642      ;
; -5.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.642      ;
; -5.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.642      ;
; -5.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.642      ;
; -5.148 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.642      ;
; -5.146 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.640      ;
; -5.146 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.640      ;
; -5.146 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.640      ;
; -5.146 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.640      ;
; -5.146 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.640      ;
; -5.146 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.640      ;
; -5.146 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[3] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.640      ;
; -5.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.638      ;
; -5.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.638      ;
; -5.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.638      ;
; -5.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.638      ;
; -5.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.638      ;
; -5.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.638      ;
; -5.144 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; pc:PC_P|address_out[6] ; clk_mem      ; clk         ; 1.000        ; -0.538     ; 5.638      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[5] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[4] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.813 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[7] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.813      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.812 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[1] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.812      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.810 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.810      ;
; -4.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.806      ;
; -4.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.806      ;
; -4.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.806      ;
; -4.806 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem      ; clk         ; 1.000        ; -0.032     ; 5.806      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.532 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.603      ; 3.153      ;
; -2.532 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.603      ; 3.153      ;
; -2.532 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.603      ; 3.153      ;
; -2.532 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.603      ; 3.153      ;
; -2.532 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.603      ; 3.153      ;
; -2.532 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.603      ; 3.153      ;
; -2.532 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 0.603      ; 3.153      ;
; -2.035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.600      ; 3.153      ;
; -2.035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.600      ; 3.153      ;
; -2.035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.600      ; 3.153      ;
; -2.035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.600      ; 3.153      ;
; -2.035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.600      ; 3.153      ;
; -2.035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.600      ; 3.153      ;
; -2.035 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 0.600      ; 3.153      ;
; -0.136 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.877      ; 3.153      ;
; -0.133 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.880      ; 3.153      ;
; 0.364  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.877      ; 3.153      ;
; 0.367  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.880      ; 3.153      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_mem'                                                                                                                                                                                                  ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.729      ;
; 0.405 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.626      ;
; 0.407 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.624      ;
; 0.410 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.621      ;
; 0.413 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.618      ;
; 0.415 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.616      ;
; 0.416 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.615      ;
; 0.417 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; clk          ; clk_mem     ; 1.000        ; 0.032      ; 0.614      ;
; 0.437 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.608      ;
; 0.555 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.490      ;
; 0.555 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.490      ;
; 0.556 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.489      ;
; 0.557 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.488      ;
; 0.559 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.486      ;
; 0.559 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.486      ;
; 0.559 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.046      ; 0.486      ;
; 0.674 ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.863      ;
; 0.679 ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.858      ;
; 0.760 ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.777      ;
; 0.795 ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.742      ;
; 0.806 ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.731      ;
; 0.814 ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.723      ;
; 0.831 ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.706      ;
; 0.915 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 1.000        ; 0.538      ; 0.622      ;
+-------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                            ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.720 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.189      ; 2.591      ;
; -0.506 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.975      ; 2.591      ;
; -0.220 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.189      ; 2.591      ;
; -0.006 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.975      ; 2.591      ;
; 1.679  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.912      ; 2.591      ;
; 1.679  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.912      ; 2.591      ;
; 1.679  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.912      ; 2.591      ;
; 1.679  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.912      ; 2.591      ;
; 1.679  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.912      ; 2.591      ;
; 1.679  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.912      ; 2.591      ;
; 1.679  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 0.912      ; 2.591      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.698      ; 2.591      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.698      ; 2.591      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.698      ; 2.591      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.698      ; 2.591      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.698      ; 2.591      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.698      ; 2.591      ;
; 2.393  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7 ; breg_ula:bregula|c_ula:c_ula|c4[2] ; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 0.698      ; 2.591      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_mem'                                                                                                                                                                                                    ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.054 ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.622      ;
; 0.030  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.706      ;
; 0.047  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.723      ;
; 0.055  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.731      ;
; 0.066  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.742      ;
; 0.101  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.777      ;
; 0.182  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.858      ;
; 0.187  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.538      ; 0.863      ;
; 0.302  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.486      ;
; 0.302  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.486      ;
; 0.302  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.486      ;
; 0.304  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.488      ;
; 0.305  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.489      ;
; 0.306  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.490      ;
; 0.306  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.490      ;
; 0.424  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk_mem     ; 0.000        ; 0.046      ; 0.608      ;
; 0.444  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.614      ;
; 0.445  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.615      ;
; 0.446  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.616      ;
; 0.448  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.618      ;
; 0.451  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.621      ;
; 0.454  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.624      ;
; 0.456  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.626      ;
; 0.559  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk_mem     ; 0.000        ; 0.032      ; 0.729      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.316 ; somador:s2|result[4]                                                                                                  ; pc:PC_P|address_out[2] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.468      ;
; 0.328 ; pc:PC_P|address_out[6]                                                                                                ; somador:s1|result[30]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.480      ;
; 0.372 ; somador:s1|result[30]                                                                                                 ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; somador:s1|result[31]                                                                                                 ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 0.526      ;
; 0.376 ; somador:s2|result[2]                                                                                                  ; pc:PC_P|address_out[0] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 0.527      ;
; 0.400 ; somador:s2|result[6]                                                                                                  ; pc:PC_P|address_out[4] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 0.551      ;
; 0.417 ; pc:PC_P|address_out[7]                                                                                                ; somador:s1|result[31]  ; clk                                                                                                                  ; clk         ; 0.000        ; 0.001      ; 0.570      ;
; 0.447 ; somador:s2|result[3]                                                                                                  ; pc:PC_P|address_out[1] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 0.598      ;
; 0.448 ; somador:s2|result[5]                                                                                                  ; pc:PC_P|address_out[3] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 0.599      ;
; 0.460 ; somador:s2|result[8]                                                                                                  ; pc:PC_P|address_out[6] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 0.611      ;
; 0.464 ; somador:s2|result[7]                                                                                                  ; pc:PC_P|address_out[5] ; clk                                                                                                                  ; clk         ; 0.000        ; -0.001     ; 0.615      ;
; 0.492 ; somador:s2|result[9]                                                                                                  ; pc:PC_P|address_out[7] ; clk                                                                                                                  ; clk         ; 0.000        ; 0.011      ; 0.655      ;
; 0.838 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.728      ; 2.840      ;
; 0.853 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 2.866      ;
; 0.914 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 2.927      ;
; 0.970 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 2.983      ;
; 0.984 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 2.997      ;
; 0.988 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 3.001      ;
; 0.989 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 3.002      ;
; 0.993 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 3.006      ;
; 1.056 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.070      ;
; 1.124 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.138      ;
; 1.127 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.141      ;
; 1.180 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.194      ;
; 1.193 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 3.206      ;
; 1.196 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.739      ; 3.209      ;
; 1.213 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.227      ;
; 1.274 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; 1.740      ; 3.288      ;
; 1.338 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[9]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.728      ; 2.840      ;
; 1.353 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 2.866      ;
; 1.414 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 2.927      ;
; 1.470 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[4]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 2.983      ;
; 1.484 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 2.997      ;
; 1.488 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 3.001      ;
; 1.489 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 3.002      ;
; 1.493 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 3.006      ;
; 1.556 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[7]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 3.070      ;
; 1.624 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[3]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 3.138      ;
; 1.627 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[6]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 3.141      ;
; 1.680 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[2]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 3.194      ;
; 1.693 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 3.206      ;
; 1.696 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.739      ; 3.209      ;
; 1.713 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[8]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 3.227      ;
; 1.774 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ; somador:s2|result[5]   ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; 1.740      ; 3.288      ;
; 2.150 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.164      ;
; 2.152 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.166      ;
; 2.154 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.168      ;
; 2.158 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.172      ;
; 2.160 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.174      ;
; 2.161 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.175      ;
; 2.161 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.175      ;
; 2.161 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; 0.000        ; -1.138     ; 1.175      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.250 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; somador:s2|result[9]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.057     ; 2.345      ;
; 2.653 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.164      ;
; 2.655 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.166      ;
; 2.657 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.168      ;
; 2.661 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.172      ;
; 2.663 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.174      ;
; 2.664 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[7] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.175      ;
; 2.664 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.175      ;
; 2.664 ; breg_ula:bregula|c_ula:c_ula|c4[2]                                                                                    ; pc:PC_P|address_out[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk         ; -0.500       ; -1.141     ; 1.175      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 2.855 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ; somador:s2|result[8]   ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.045     ; 2.962      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.094 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[2] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.214      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.098 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ; pc:PC_P|address_out[0] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.218      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ; pc:PC_P|address_out[7] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
; 3.099 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ; pc:PC_P|address_out[4] ; clk_mem                                                                                                              ; clk         ; 0.000        ; -0.032     ; 3.219      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_mem'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a24~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_mem ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a6~porta_address_reg7  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_mem ; Rise       ; clk_mem                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|inclk[0]                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; clk_mem~clkctrl|outclk                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a24|clk0                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_mem ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a6|clk0                                                              ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; pc:PC_P|address_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[30]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s1|result[31]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; somador:s2|result[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; somador:s2|result[9]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[0]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[1]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[2]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[3]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[4]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[4]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[5]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[5]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[6]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[6]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_P|address_out[7]|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_P|address_out[7]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s1|result[30]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s1|result[30]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s1|result[31]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s1|result[31]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; s2|result[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; s2|result[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; 0.188 ; 0.188        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.188 ; 0.188        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.188 ; 0.188        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.188 ; 0.188        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.188 ; 0.188        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.188 ; 0.188        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.188 ; 0.188        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.188 ; 0.188        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.188 ; 0.188        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.188 ; 0.188        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~1|combout                                      ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|dataa                                         ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; breg_ula:bregula|c_ula:c_ula|c4[2]                                  ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|combout                                        ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[2]|datac                                           ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal0~0|combout                                      ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; bregula|c_ula|Equal2~0|datad                                        ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datad                                          ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|combout                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~0|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal0~1|datad                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|combout                                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|dataa                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datab                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Equal2~0|datac                                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|dataa                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|Mux1~2|datab                                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datab                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datac                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; bregula|c_ula|c4[3]~5|datad                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[4] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[5] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk_mem                                                                                                              ; 7.334 ; 7.334 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 7.234 ; 7.234 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 7.318 ; 7.318 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 7.308 ; 7.308 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 7.331 ; 7.331 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 7.334 ; 7.334 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 7.312 ; 7.312 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 7.332 ; 7.332 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 7.439 ; 7.439 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 7.439 ; 7.439 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 7.204 ; 7.204 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 7.206 ; 7.206 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 7.231 ; 7.231 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 7.350 ; 7.350 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 7.430 ; 7.430 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 7.352 ; 7.352 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 6.711 ; 6.711 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 6.337 ; 6.337 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 6.671 ; 6.671 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 6.706 ; 6.706 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 6.696 ; 6.696 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 6.711 ; 6.711 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 6.331 ; 6.331 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 6.478 ; 6.478 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 7.052 ; 7.052 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 6.831 ; 6.831 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 6.721 ; 6.721 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 7.043 ; 7.043 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 6.924 ; 6.924 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 6.931 ; 6.931 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 6.911 ; 6.911 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 7.052 ; 7.052 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 7.020 ; 7.020 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 6.896 ; 6.896 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 6.986 ; 6.986 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 6.969 ; 6.969 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 7.020 ; 7.020 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 6.968 ; 6.968 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 6.986 ; 6.986 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 6.832 ; 6.832 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 6.992 ; 6.992 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 6.860 ; 6.860 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 6.984 ; 6.984 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 6.937 ; 6.937 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 6.861 ; 6.861 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 6.956 ; 6.956 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 6.992 ; 6.992 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 6.832 ; 6.832 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 6.925 ; 6.925 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 6.911 ; 6.911 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 6.736 ; 6.736 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 6.925 ; 6.925 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 6.716 ; 6.716 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 6.919 ; 6.919 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 6.734 ; 6.734 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 6.727 ; 6.727 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 7.284 ; 7.284 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 7.174 ; 7.174 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 7.169 ; 7.169 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 7.258 ; 7.258 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 7.271 ; 7.271 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 7.179 ; 7.179 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 7.284 ; 7.284 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 7.273 ; 7.273 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.935 ; 4.935 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.835 ; 4.835 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.919 ; 4.919 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.909 ; 4.909 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.932 ; 4.932 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.935 ; 4.935 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.913 ; 4.913 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.933 ; 4.933 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.805 ; 4.805 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.807 ; 4.807 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.832 ; 4.832 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.031 ; 5.031 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.953 ; 4.953 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.885 ; 4.885 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.775 ; 4.775 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.770 ; 4.770 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.859 ; 4.859 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.872 ; 4.872 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.780 ; 4.780 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.885 ; 4.885 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.874 ; 4.874 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.935 ; 4.935 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.835 ; 4.835 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.919 ; 4.919 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.909 ; 4.909 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.932 ; 4.932 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.935 ; 4.935 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.913 ; 4.913 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.933 ; 4.933 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.040 ; 5.040 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.805 ; 4.805 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.807 ; 4.807 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.832 ; 4.832 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.951 ; 4.951 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.031 ; 5.031 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.953 ; 4.953 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.885 ; 4.885 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.775 ; 4.775 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.770 ; 4.770 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.859 ; 4.859 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.872 ; 4.872 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.780 ; 4.780 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.885 ; 4.885 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.874 ; 4.874 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk_mem                                                                                                              ; 6.913 ; 6.913 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 6.913 ; 6.913 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 6.991 ; 6.991 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 6.981 ; 6.981 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 7.011 ; 7.011 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 7.008 ; 7.008 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 6.989 ; 6.989 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 7.008 ; 7.008 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 6.562 ; 6.562 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 6.797 ; 6.797 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 6.562 ; 6.562 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 6.563 ; 6.563 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 6.590 ; 6.590 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 6.707 ; 6.707 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 6.791 ; 6.791 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 6.714 ; 6.714 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 6.200 ; 6.200 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 6.200 ; 6.200 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 6.535 ; 6.535 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 6.583 ; 6.583 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 6.561 ; 6.561 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 6.588 ; 6.588 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 6.203 ; 6.203 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 6.342 ; 6.342 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 6.604 ; 6.604 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 6.710 ; 6.710 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 6.604 ; 6.604 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 6.927 ; 6.927 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 6.802 ; 6.802 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 6.809 ; 6.809 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 6.795 ; 6.795 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 6.936 ; 6.936 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 6.609 ; 6.609 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 6.687 ; 6.687 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 6.763 ; 6.763 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 6.753 ; 6.753 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 6.807 ; 6.807 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 6.759 ; 6.759 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 6.777 ; 6.777 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 6.609 ; 6.609 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 6.647 ; 6.647 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 6.680 ; 6.680 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 6.810 ; 6.810 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 6.770 ; 6.770 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 6.679 ; 6.679 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 6.783 ; 6.783 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 6.812 ; 6.812 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 6.647 ; 6.647 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 6.576 ; 6.576 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 6.764 ; 6.764 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 6.586 ; 6.586 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 6.783 ; 6.783 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 6.576 ; 6.576 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 6.769 ; 6.769 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 6.587 ; 6.587 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 6.577 ; 6.577 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 6.685 ; 6.685 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 6.693 ; 6.693 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 6.685 ; 6.685 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 6.792 ; 6.792 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 6.805 ; 6.805 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 6.698 ; 6.698 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 6.806 ; 6.806 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 6.792 ; 6.792 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.582 ; 4.582 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.612 ; 4.612 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.590 ; 4.590 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.822 ; 4.822 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.588 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.621 ; 4.621 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.737 ; 4.737 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.811 ; 4.811 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.732 ; 4.732 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.759 ; 4.759 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.851 ; 4.851 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.864 ; 4.864 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.758 ; 4.758 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.870 ; 4.870 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.859 ; 4.859 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.582 ; 4.582 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.612 ; 4.612 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.590 ; 4.590 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.822 ; 4.822 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.588 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.621 ; 4.621 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.737 ; 4.737 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.811 ; 4.811 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.732 ; 4.732 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.759 ; 4.759 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.851 ; 4.851 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.864 ; 4.864 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.758 ; 4.758 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.870 ; 4.870 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.859 ; 4.859 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -11.605  ; -1.656 ; N/A      ; N/A     ; -1.423              ;
;  clk                                                                                                                  ; -11.605  ; 0.316  ; N/A      ; N/A     ; -1.380              ;
;  clk_mem                                                                                                              ; -0.506   ; -0.333 ; N/A      ; N/A     ; -1.423              ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.415   ; -1.656 ; N/A      ; N/A     ; -0.194              ;
; Design-wide TNS                                                                                                       ; -151.755 ; -2.468 ; 0.0      ; 0.0     ; -91.004             ;
;  clk                                                                                                                  ; -143.701 ; 0.000  ; N/A      ; N/A     ; -19.380             ;
;  clk_mem                                                                                                              ; -2.639   ; -0.812 ; N/A      ; N/A     ; -69.684             ;
;  memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.415   ; -1.656 ; N/A      ; N/A     ; -1.940              ;
+-----------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                     ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk_mem                                                                                                              ; 13.371 ; 13.371 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 13.152 ; 13.152 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 13.358 ; 13.358 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 13.347 ; 13.347 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 13.366 ; 13.366 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 13.371 ; 13.371 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 13.344 ; 13.344 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 13.366 ; 13.366 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 13.612 ; 13.612 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 13.612 ; 13.612 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 13.113 ; 13.113 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 13.116 ; 13.116 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 13.144 ; 13.144 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 13.384 ; 13.384 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 13.599 ; 13.599 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 13.388 ; 13.388 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 11.792 ; 11.792 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 11.008 ; 11.008 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 11.723 ; 11.723 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 11.789 ; 11.789 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 11.753 ; 11.753 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 11.792 ; 11.792 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 11.008 ; 11.008 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 11.280 ; 11.280 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 12.503 ; 12.503 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 12.021 ; 12.021 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 11.787 ; 11.787 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 12.495 ; 12.495 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 12.240 ; 12.240 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 12.249 ; 12.249 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 12.231 ; 12.231 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 12.503 ; 12.503 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 12.426 ; 12.426 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 12.172 ; 12.172 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 12.392 ; 12.392 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 12.258 ; 12.258 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 12.426 ; 12.426 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 12.262 ; 12.262 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 12.394 ; 12.394 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 11.982 ; 11.982 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 12.343 ; 12.343 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 12.075 ; 12.075 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 12.332 ; 12.332 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 12.288 ; 12.288 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 12.082 ; 12.082 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 12.306 ; 12.306 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 12.343 ; 12.343 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 12.049 ; 12.049 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 12.269 ; 12.269 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 12.227 ; 12.227 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 11.817 ; 11.817 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 12.269 ; 12.269 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 11.795 ; 11.795 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 12.229 ; 12.229 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 11.813 ; 11.813 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 11.813 ; 11.813 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 13.292 ; 13.292 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 13.048 ; 13.048 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 13.050 ; 13.050 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 13.265 ; 13.265 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 13.278 ; 13.278 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 13.054 ; 13.054 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 13.292 ; 13.292 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 13.285 ; 13.285 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.748  ; 8.748  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.954  ; 8.954  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.943  ; 8.943  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.940  ; 8.940  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.709  ; 8.709  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.712  ; 8.712  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.740  ; 8.740  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.980  ; 8.980  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.195  ; 9.195  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.984  ; 8.984  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.644  ; 8.644  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.646  ; 8.646  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.861  ; 8.861  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.874  ; 8.874  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.650  ; 8.650  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.881  ; 8.881  ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.748  ; 8.748  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.954  ; 8.954  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.943  ; 8.943  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.967  ; 8.967  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.940  ; 8.940  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.962  ; 8.962  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.208  ; 9.208  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.709  ; 8.709  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.712  ; 8.712  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.740  ; 8.740  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.980  ; 8.980  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.195  ; 9.195  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.984  ; 8.984  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.644  ; 8.644  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.646  ; 8.646  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.861  ; 8.861  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.874  ; 8.874  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.650  ; 8.650  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.888  ; 8.888  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.881  ; 8.881  ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; display0[*]  ; clk_mem                                                                                                              ; 6.913 ; 6.913 ; Rise       ; clk_mem                                                                                                              ;
;  display0[0] ; clk_mem                                                                                                              ; 6.913 ; 6.913 ; Rise       ; clk_mem                                                                                                              ;
;  display0[1] ; clk_mem                                                                                                              ; 6.991 ; 6.991 ; Rise       ; clk_mem                                                                                                              ;
;  display0[2] ; clk_mem                                                                                                              ; 6.981 ; 6.981 ; Rise       ; clk_mem                                                                                                              ;
;  display0[3] ; clk_mem                                                                                                              ; 7.011 ; 7.011 ; Rise       ; clk_mem                                                                                                              ;
;  display0[4] ; clk_mem                                                                                                              ; 7.008 ; 7.008 ; Rise       ; clk_mem                                                                                                              ;
;  display0[5] ; clk_mem                                                                                                              ; 6.989 ; 6.989 ; Rise       ; clk_mem                                                                                                              ;
;  display0[6] ; clk_mem                                                                                                              ; 7.008 ; 7.008 ; Rise       ; clk_mem                                                                                                              ;
; display1[*]  ; clk_mem                                                                                                              ; 6.562 ; 6.562 ; Rise       ; clk_mem                                                                                                              ;
;  display1[0] ; clk_mem                                                                                                              ; 6.797 ; 6.797 ; Rise       ; clk_mem                                                                                                              ;
;  display1[1] ; clk_mem                                                                                                              ; 6.562 ; 6.562 ; Rise       ; clk_mem                                                                                                              ;
;  display1[2] ; clk_mem                                                                                                              ; 6.563 ; 6.563 ; Rise       ; clk_mem                                                                                                              ;
;  display1[3] ; clk_mem                                                                                                              ; 6.590 ; 6.590 ; Rise       ; clk_mem                                                                                                              ;
;  display1[4] ; clk_mem                                                                                                              ; 6.707 ; 6.707 ; Rise       ; clk_mem                                                                                                              ;
;  display1[5] ; clk_mem                                                                                                              ; 6.791 ; 6.791 ; Rise       ; clk_mem                                                                                                              ;
;  display1[6] ; clk_mem                                                                                                              ; 6.714 ; 6.714 ; Rise       ; clk_mem                                                                                                              ;
; display2[*]  ; clk_mem                                                                                                              ; 6.200 ; 6.200 ; Rise       ; clk_mem                                                                                                              ;
;  display2[0] ; clk_mem                                                                                                              ; 6.200 ; 6.200 ; Rise       ; clk_mem                                                                                                              ;
;  display2[1] ; clk_mem                                                                                                              ; 6.535 ; 6.535 ; Rise       ; clk_mem                                                                                                              ;
;  display2[2] ; clk_mem                                                                                                              ; 6.583 ; 6.583 ; Rise       ; clk_mem                                                                                                              ;
;  display2[3] ; clk_mem                                                                                                              ; 6.561 ; 6.561 ; Rise       ; clk_mem                                                                                                              ;
;  display2[4] ; clk_mem                                                                                                              ; 6.588 ; 6.588 ; Rise       ; clk_mem                                                                                                              ;
;  display2[5] ; clk_mem                                                                                                              ; 6.203 ; 6.203 ; Rise       ; clk_mem                                                                                                              ;
;  display2[6] ; clk_mem                                                                                                              ; 6.342 ; 6.342 ; Rise       ; clk_mem                                                                                                              ;
; display3[*]  ; clk_mem                                                                                                              ; 6.604 ; 6.604 ; Rise       ; clk_mem                                                                                                              ;
;  display3[0] ; clk_mem                                                                                                              ; 6.710 ; 6.710 ; Rise       ; clk_mem                                                                                                              ;
;  display3[1] ; clk_mem                                                                                                              ; 6.604 ; 6.604 ; Rise       ; clk_mem                                                                                                              ;
;  display3[2] ; clk_mem                                                                                                              ; 6.927 ; 6.927 ; Rise       ; clk_mem                                                                                                              ;
;  display3[3] ; clk_mem                                                                                                              ; 6.802 ; 6.802 ; Rise       ; clk_mem                                                                                                              ;
;  display3[4] ; clk_mem                                                                                                              ; 6.809 ; 6.809 ; Rise       ; clk_mem                                                                                                              ;
;  display3[5] ; clk_mem                                                                                                              ; 6.795 ; 6.795 ; Rise       ; clk_mem                                                                                                              ;
;  display3[6] ; clk_mem                                                                                                              ; 6.936 ; 6.936 ; Rise       ; clk_mem                                                                                                              ;
; display4[*]  ; clk_mem                                                                                                              ; 6.609 ; 6.609 ; Rise       ; clk_mem                                                                                                              ;
;  display4[0] ; clk_mem                                                                                                              ; 6.687 ; 6.687 ; Rise       ; clk_mem                                                                                                              ;
;  display4[1] ; clk_mem                                                                                                              ; 6.763 ; 6.763 ; Rise       ; clk_mem                                                                                                              ;
;  display4[2] ; clk_mem                                                                                                              ; 6.753 ; 6.753 ; Rise       ; clk_mem                                                                                                              ;
;  display4[3] ; clk_mem                                                                                                              ; 6.807 ; 6.807 ; Rise       ; clk_mem                                                                                                              ;
;  display4[4] ; clk_mem                                                                                                              ; 6.759 ; 6.759 ; Rise       ; clk_mem                                                                                                              ;
;  display4[5] ; clk_mem                                                                                                              ; 6.777 ; 6.777 ; Rise       ; clk_mem                                                                                                              ;
;  display4[6] ; clk_mem                                                                                                              ; 6.609 ; 6.609 ; Rise       ; clk_mem                                                                                                              ;
; display5[*]  ; clk_mem                                                                                                              ; 6.647 ; 6.647 ; Rise       ; clk_mem                                                                                                              ;
;  display5[0] ; clk_mem                                                                                                              ; 6.680 ; 6.680 ; Rise       ; clk_mem                                                                                                              ;
;  display5[1] ; clk_mem                                                                                                              ; 6.810 ; 6.810 ; Rise       ; clk_mem                                                                                                              ;
;  display5[2] ; clk_mem                                                                                                              ; 6.770 ; 6.770 ; Rise       ; clk_mem                                                                                                              ;
;  display5[3] ; clk_mem                                                                                                              ; 6.679 ; 6.679 ; Rise       ; clk_mem                                                                                                              ;
;  display5[4] ; clk_mem                                                                                                              ; 6.783 ; 6.783 ; Rise       ; clk_mem                                                                                                              ;
;  display5[5] ; clk_mem                                                                                                              ; 6.812 ; 6.812 ; Rise       ; clk_mem                                                                                                              ;
;  display5[6] ; clk_mem                                                                                                              ; 6.647 ; 6.647 ; Rise       ; clk_mem                                                                                                              ;
; display6[*]  ; clk_mem                                                                                                              ; 6.576 ; 6.576 ; Rise       ; clk_mem                                                                                                              ;
;  display6[0] ; clk_mem                                                                                                              ; 6.764 ; 6.764 ; Rise       ; clk_mem                                                                                                              ;
;  display6[1] ; clk_mem                                                                                                              ; 6.586 ; 6.586 ; Rise       ; clk_mem                                                                                                              ;
;  display6[2] ; clk_mem                                                                                                              ; 6.783 ; 6.783 ; Rise       ; clk_mem                                                                                                              ;
;  display6[3] ; clk_mem                                                                                                              ; 6.576 ; 6.576 ; Rise       ; clk_mem                                                                                                              ;
;  display6[4] ; clk_mem                                                                                                              ; 6.769 ; 6.769 ; Rise       ; clk_mem                                                                                                              ;
;  display6[5] ; clk_mem                                                                                                              ; 6.587 ; 6.587 ; Rise       ; clk_mem                                                                                                              ;
;  display6[6] ; clk_mem                                                                                                              ; 6.577 ; 6.577 ; Rise       ; clk_mem                                                                                                              ;
; display7[*]  ; clk_mem                                                                                                              ; 6.685 ; 6.685 ; Rise       ; clk_mem                                                                                                              ;
;  display7[0] ; clk_mem                                                                                                              ; 6.693 ; 6.693 ; Rise       ; clk_mem                                                                                                              ;
;  display7[1] ; clk_mem                                                                                                              ; 6.685 ; 6.685 ; Rise       ; clk_mem                                                                                                              ;
;  display7[2] ; clk_mem                                                                                                              ; 6.792 ; 6.792 ; Rise       ; clk_mem                                                                                                              ;
;  display7[3] ; clk_mem                                                                                                              ; 6.805 ; 6.805 ; Rise       ; clk_mem                                                                                                              ;
;  display7[4] ; clk_mem                                                                                                              ; 6.698 ; 6.698 ; Rise       ; clk_mem                                                                                                              ;
;  display7[5] ; clk_mem                                                                                                              ; 6.806 ; 6.806 ; Rise       ; clk_mem                                                                                                              ;
;  display7[6] ; clk_mem                                                                                                              ; 6.792 ; 6.792 ; Rise       ; clk_mem                                                                                                              ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.582 ; 4.582 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.612 ; 4.612 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.590 ; 4.590 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.822 ; 4.822 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.588 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.621 ; 4.621 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.737 ; 4.737 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.811 ; 4.811 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.732 ; 4.732 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.759 ; 4.759 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.851 ; 4.851 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.864 ; 4.864 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.758 ; 4.758 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.870 ; 4.870 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.859 ; 4.859 ; Rise       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display0[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.514 ; 4.514 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.592 ; 4.592 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.582 ; 4.582 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.612 ; 4.612 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.590 ; 4.590 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display0[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.609 ; 4.609 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display1[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.822 ; 4.822 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.588 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.586 ; 4.586 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.621 ; 4.621 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.737 ; 4.737 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.811 ; 4.811 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display1[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.732 ; 4.732 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
; display7[*]  ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[0] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.759 ; 4.759 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[1] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.752 ; 4.752 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[2] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.851 ; 4.851 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[3] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.864 ; 4.864 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[4] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.758 ; 4.758 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[5] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.870 ; 4.870 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  display7[6] ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.859 ; 4.859 ; Fall       ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 12       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 126384   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 5595     ; 5595     ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 24       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 208      ; 0        ; 208      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 26       ; 26       ; 26       ; 26       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                                  ; clk                                                                                                                  ; 12       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; clk                                                                                                                  ; 126384   ; 0        ; 0        ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                                                                                                  ; 5595     ; 5595     ; 0        ; 0        ;
; clk                                                                                                                  ; clk_mem                                                                                                              ; 24       ; 0        ; 0        ; 0        ;
; clk_mem                                                                                                              ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 208      ; 0        ; 208      ; 0        ;
; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 ; 26       ; 26       ; 26       ; 26       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 560   ; 560  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 05 16:30:06 2017
Info: Command: quartus_sta uniciclo -c uniciclo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uniciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_mem clk_mem
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.605
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.605      -143.701 clk 
    Info (332119):    -5.415        -5.415 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.506        -2.639 clk_mem 
Info (332146): Worst-case hold slack is -1.656
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.656        -1.656 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.333        -0.812 clk_mem 
    Info (332119):     0.654         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -69.684 clk_mem 
    Info (332119):    -1.380       -19.380 clk 
    Info (332119):    -0.194        -1.940 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0  to: mi|altsyncram_component|auto_generated|ram_block1a0|portadataout[7]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.155
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.155       -63.764 clk 
    Info (332119):    -2.532        -2.532 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.302         0.000 clk_mem 
Info (332146): Worst-case hold slack is -0.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.720        -0.720 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.054        -0.054 clk_mem 
    Info (332119):     0.316         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -69.684 clk_mem 
    Info (332119):    -1.380       -19.380 clk 
    Info (332119):     0.188         0.000 memory_instruction:mi|altsyncram:altsyncram_component|altsyncram_qd81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 303 megabytes
    Info: Processing ended: Sun Feb 05 16:30:08 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


