Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon Oct 03 12:58:28 2016
| Host         : Ian-Penn running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
| Design       : system_wrapper
| Device       : xc7z020
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 16441 |     0 |     53200 | 30.90 |
|   LUT as Logic             | 15772 |     0 |     53200 | 29.64 |
|   LUT as Memory            |   669 |     0 |     17400 |  3.84 |
|     LUT as Distributed RAM |   600 |     0 |           |       |
|     LUT as Shift Register  |    69 |     0 |           |       |
| Slice Registers            | 12080 |     0 |    106400 | 11.35 |
|   Register as Flip Flop    | 12080 |     0 |    106400 | 11.35 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   154 |     0 |     26600 |  0.57 |
| F8 Muxes                   |    45 |     0 |     13300 |  0.33 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   86 |     0 |       140 | 61.42 |
|   RAMB36/FIFO*    |   86 |     0 |       140 | 61.42 |
|     RAMB36E1 only |   86 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Loced | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  185 |     0 |       125 | 148.00 |
| Bonded IPADs                |    0 |     0 |         2 |   0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |   0.00 |
| IBUFGDS                     |    0 |     0 |       121 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |   0.00 |
| IN_FIFO                     |    0 |     0 |        16 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |   0.00 |
| PHASER_REF                  |    0 |     0 |         4 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |   0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         0 |   0.00 |
| ILOGIC                      |    0 |     0 |       125 |   0.00 |
| OLOGIC                      |    0 |     0 |       125 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    2 |     0 |        32 |  6.25 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Loced | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |         4 |   0.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| STARTUPE2   |    0 |     0 |         1 |   0.00 |
| XADC        |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


7. Primitives
-------------

+----------+------+
| Ref Name | Used |
+----------+------+
| FDRE     | 9446 |
| LUT6     | 4324 |
| LUT4     | 3541 |
| LUT5     | 2827 |
| LUT2     | 2739 |
| LUT1     | 2633 |
| LUT3     | 2507 |
| FDCE     | 1988 |
| CARRY4   | 1285 |
| RAMD32   |  888 |
| FDPE     |  503 |
| RAMS32   |  288 |
| MUXF7    |  154 |
| FDSE     |  143 |
| BIBUF    |  130 |
| RAMB36E1 |   86 |
| SRLC32E  |   47 |
| MUXF8    |   45 |
| OBUF     |   28 |
| IBUF     |   27 |
| SRL16E   |   22 |
| BUFG     |    2 |
| XADC     |    1 |
| PS7      |    1 |
+----------+------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


