

================================================================
== Vitis HLS Report for 'cp_insertion_Pipeline_cp_out'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      147|      147|  0.490 us|  0.490 us|  145|  145|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cp_out  |      145|      145|         3|          1|          1|   144|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [cp_insertion.cpp:66]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 0, i1 %out_stream_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_stream_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln66 = store i8 0, i8 %i_1" [cp_insertion.cpp:66]   --->   Operation 12 'store' 'store_ln66' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [cp_insertion.cpp:66]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%icmp_ln66 = icmp_eq  i8 %i, i8 144" [cp_insertion.cpp:66]   --->   Operation 15 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%add_ln66 = add i8 %i, i8 1" [cp_insertion.cpp:66]   --->   Operation 16 'add' 'add_ln66' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc10.split, void %for.body17.preheader.exitStub" [cp_insertion.cpp:66]   --->   Operation 17 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln66 = store i8 %add_ln66, i8 %i_1" [cp_insertion.cpp:66]   --->   Operation 18 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i8 %i" [cp_insertion.cpp:66]   --->   Operation 19 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i, i32 2, i32 7" [cp_insertion.cpp:69]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i6 %tmp" [cp_insertion.cpp:69]   --->   Operation 21 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.77ns)   --->   "%add_ln69 = add i7 %zext_ln69, i7 92" [cp_insertion.cpp:69]   --->   Operation 22 'add' 'add_ln69' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i7 %add_ln69" [cp_insertion.cpp:69]   --->   Operation 23 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %sext_ln69" [cp_insertion.cpp:69]   --->   Operation 24 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_data_addr = getelementptr i32 %buf_data, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 25 'getelementptr' 'buf_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buf_data_1_addr = getelementptr i32 %buf_data_1, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 26 'getelementptr' 'buf_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_data_2_addr = getelementptr i32 %buf_data_2, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 27 'getelementptr' 'buf_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_data_3_addr = getelementptr i32 %buf_data_3, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 28 'getelementptr' 'buf_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf_strb_addr = getelementptr i4 %buf_strb, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 29 'getelementptr' 'buf_strb_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_strb_1_addr = getelementptr i4 %buf_strb_1, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 30 'getelementptr' 'buf_strb_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_strb_2_addr = getelementptr i4 %buf_strb_2, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 31 'getelementptr' 'buf_strb_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_strb_3_addr = getelementptr i4 %buf_strb_3, i64 0, i64 %zext_ln69_1" [cp_insertion.cpp:69]   --->   Operation 32 'getelementptr' 'buf_strb_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%buf_data_load = load i8 %buf_data_addr" [cp_insertion.cpp:69]   --->   Operation 33 'load' 'buf_data_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%buf_data_1_load = load i8 %buf_data_1_addr" [cp_insertion.cpp:69]   --->   Operation 34 'load' 'buf_data_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [2/2] (1.23ns)   --->   "%buf_data_2_load = load i8 %buf_data_2_addr" [cp_insertion.cpp:69]   --->   Operation 35 'load' 'buf_data_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%buf_data_3_load = load i8 %buf_data_3_addr" [cp_insertion.cpp:69]   --->   Operation 36 'load' 'buf_data_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%buf_strb_load = load i8 %buf_strb_addr" [cp_insertion.cpp:69]   --->   Operation 37 'load' 'buf_strb_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%buf_strb_1_load = load i8 %buf_strb_1_addr" [cp_insertion.cpp:69]   --->   Operation 38 'load' 'buf_strb_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 39 [2/2] (1.23ns)   --->   "%buf_strb_2_load = load i8 %buf_strb_2_addr" [cp_insertion.cpp:69]   --->   Operation 39 'load' 'buf_strb_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 40 [2/2] (1.23ns)   --->   "%buf_strb_3_load = load i8 %buf_strb_3_addr" [cp_insertion.cpp:69]   --->   Operation 40 'load' 'buf_strb_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cp_insertion.cpp:68]   --->   Operation 41 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144" [cp_insertion.cpp:66]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [cp_insertion.cpp:66]   --->   Operation 43 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%buf_data_load = load i8 %buf_data_addr" [cp_insertion.cpp:69]   --->   Operation 44 'load' 'buf_data_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 45 [1/2] (1.23ns)   --->   "%buf_data_1_load = load i8 %buf_data_1_addr" [cp_insertion.cpp:69]   --->   Operation 45 'load' 'buf_data_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 46 [1/2] (1.23ns)   --->   "%buf_data_2_load = load i8 %buf_data_2_addr" [cp_insertion.cpp:69]   --->   Operation 46 'load' 'buf_data_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%buf_data_3_load = load i8 %buf_data_3_addr" [cp_insertion.cpp:69]   --->   Operation 47 'load' 'buf_data_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 48 [1/1] (0.52ns)   --->   "%s_data = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_data_load, i2 1, i32 %buf_data_1_load, i2 2, i32 %buf_data_2_load, i2 3, i32 %buf_data_3_load, i32 0, i2 %trunc_ln66" [cp_insertion.cpp:69]   --->   Operation 48 'sparsemux' 's_data' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (1.23ns)   --->   "%buf_strb_load = load i8 %buf_strb_addr" [cp_insertion.cpp:69]   --->   Operation 49 'load' 'buf_strb_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 50 [1/2] (1.23ns)   --->   "%buf_strb_1_load = load i8 %buf_strb_1_addr" [cp_insertion.cpp:69]   --->   Operation 50 'load' 'buf_strb_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%buf_strb_2_load = load i8 %buf_strb_2_addr" [cp_insertion.cpp:69]   --->   Operation 51 'load' 'buf_strb_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%buf_strb_3_load = load i8 %buf_strb_3_addr" [cp_insertion.cpp:69]   --->   Operation 52 'load' 'buf_strb_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (0.52ns)   --->   "%s_strb = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.4i4.i4.i2, i2 0, i4 %buf_strb_load, i2 1, i4 %buf_strb_1_load, i2 2, i4 %buf_strb_2_load, i2 3, i4 %buf_strb_3_load, i4 0, i2 %trunc_ln66" [cp_insertion.cpp:69]   --->   Operation 53 'sparsemux' 's_strb' <Predicate = true> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.49ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_last_V, i32 %s_data, i4 15, i4 %s_strb, i1 0" [cp_insertion.cpp:72]   --->   Operation 54 'write' 'write_ln72' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc10" [cp_insertion.cpp:66]   --->   Operation 55 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.619ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln66', cp_insertion.cpp:66) of constant 0 on local variable 'i', cp_insertion.cpp:66 [19]  (0.427 ns)
	'load' operation 8 bit ('i', cp_insertion.cpp:66) on local variable 'i', cp_insertion.cpp:66 [22]  (0.000 ns)
	'add' operation 8 bit ('add_ln66', cp_insertion.cpp:66) [24]  (0.765 ns)
	'store' operation 0 bit ('store_ln66', cp_insertion.cpp:66) of variable 'add_ln66', cp_insertion.cpp:66 on local variable 'i', cp_insertion.cpp:66 [55]  (0.427 ns)

 <State 2>: 2.010ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln69', cp_insertion.cpp:69) [33]  (0.773 ns)
	'getelementptr' operation 8 bit ('buf_data_addr', cp_insertion.cpp:69) [36]  (0.000 ns)
	'load' operation 32 bit ('buf_data_load', cp_insertion.cpp:69) on array 'buf_data' [44]  (1.237 ns)

 <State 3>: 2.259ns
The critical path consists of the following:
	'load' operation 32 bit ('buf_data_load', cp_insertion.cpp:69) on array 'buf_data' [44]  (1.237 ns)
	'sparsemux' operation 32 bit ('s.data', cp_insertion.cpp:69) [48]  (0.525 ns)
	axis write operation ('write_ln72', cp_insertion.cpp:72) on port 'out_stream_V_data_V' (cp_insertion.cpp:72) [54]  (0.497 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
