// Seed: 1236772978
`define pp_3 0
`default_nettype id_1
`define pp_4 0
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3 = id_0;
  logic id_4;
  logic id_5;
endmodule
