--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35721 paths analyzed, 1158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.633ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_18 (SLICE_X15Y7.C2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.239 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X16Y16.B5      net (fanout=3)        1.478   seq_/rf_/rf_3<25>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.031   seq_tx_data<9>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y7.C2       net (fanout=4)        1.715   seq_/alu_/mult_data<2>
    SLICE_X15Y7.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      8.562ns (4.338ns logic, 4.224ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_9 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.239 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_9 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   seq_/rf_/rf_3<11>
                                                       seq_/rf_/rf_3_9
    SLICE_X16Y16.B1      net (fanout=3)        1.415   seq_/rf_/rf_3<9>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.031   seq_tx_data<9>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y7.C2       net (fanout=4)        1.715   seq_/alu_/mult_data<2>
    SLICE_X15Y7.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      8.443ns (4.282ns logic, 4.161ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.439ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.239 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.CQ      Tcko                  0.391   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X15Y13.B1      net (fanout=3)        1.795   seq_/rf_/rf_3<6>
    SLICE_X15Y13.B       Tilo                  0.259   seq_tx_data<6>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.593   seq_tx_data<6>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y7.C2       net (fanout=4)        1.715   seq_/alu_/mult_data<2>
    SLICE_X15Y7.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT91
                                                       seq_/rf_/rf_3_18
    -------------------------------------------------  ---------------------------
    Total                                      8.439ns (4.336ns logic, 4.103ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_17 (SLICE_X15Y7.B4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.489ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.239 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X16Y16.B5      net (fanout=3)        1.478   seq_/rf_/rf_3<25>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.031   seq_tx_data<9>
    DSP48_X0Y3.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y7.B4       net (fanout=4)        1.642   seq_/alu_/mult_data<1>
    SLICE_X15Y7.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      8.489ns (4.338ns logic, 4.151ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_9 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.239 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_9 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   seq_/rf_/rf_3<11>
                                                       seq_/rf_/rf_3_9
    SLICE_X16Y16.B1      net (fanout=3)        1.415   seq_/rf_/rf_3<9>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.031   seq_tx_data<9>
    DSP48_X0Y3.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y7.B4       net (fanout=4)        1.642   seq_/alu_/mult_data<1>
    SLICE_X15Y7.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (4.282ns logic, 4.088ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.239 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.CQ      Tcko                  0.391   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X15Y13.B1      net (fanout=3)        1.795   seq_/rf_/rf_3<6>
    SLICE_X15Y13.B       Tilo                  0.259   seq_tx_data<6>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.593   seq_tx_data<6>
    DSP48_X0Y3.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y7.B4       net (fanout=4)        1.642   seq_/alu_/mult_data<1>
    SLICE_X15Y7.CLK      Tas                   0.322   seq_/rf_/rf_3<19>
                                                       seq_/rf_/Mmux_rf[2][15]_i_wdata[15]_mux_3_OUT81
                                                       seq_/rf_/rf_3_17
    -------------------------------------------------  ---------------------------
    Total                                      8.366ns (4.336ns logic, 4.030ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_33 (SLICE_X15Y8.B3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_25 (FF)
  Destination:          seq_/rf_/rf_3_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.239 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_25 to seq_/rf_/rf_3_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y15.BQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_25
    SLICE_X16Y16.B5      net (fanout=3)        1.478   seq_/rf_/rf_3<25>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.031   seq_tx_data<9>
    DSP48_X0Y3.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y8.B3       net (fanout=4)        1.566   seq_/alu_/mult_data<1>
    SLICE_X15Y8.CLK      Tas                   0.322   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT81
                                                       seq_/rf_/rf_3_33
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (4.338ns logic, 4.075ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_9 (FF)
  Destination:          seq_/rf_/rf_3_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.294ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.239 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_9 to seq_/rf_/rf_3_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.BQ      Tcko                  0.391   seq_/rf_/rf_3<11>
                                                       seq_/rf_/rf_3_9
    SLICE_X16Y16.B1      net (fanout=3)        1.415   seq_/rf_/rf_3<9>
    SLICE_X16Y16.B       Tilo                  0.205   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        1.031   seq_tx_data<9>
    DSP48_X0Y3.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y8.B3       net (fanout=4)        1.566   seq_/alu_/mult_data<1>
    SLICE_X15Y8.CLK      Tas                   0.322   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT81
                                                       seq_/rf_/rf_3_33
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (4.282ns logic, 4.012ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_6 (FF)
  Destination:          seq_/rf_/rf_3_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.290ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_6 to seq_/rf_/rf_3_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.CQ      Tcko                  0.391   seq_/rf_/rf_3<7>
                                                       seq_/rf_/rf_3_6
    SLICE_X15Y13.B1      net (fanout=3)        1.795   seq_/rf_/rf_3<6>
    SLICE_X15Y13.B       Tilo                  0.259   seq_tx_data<6>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.593   seq_tx_data<6>
    DSP48_X0Y3.M1        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X15Y8.B3       net (fanout=4)        1.566   seq_/alu_/mult_data<1>
    SLICE_X15Y8.CLK      Tas                   0.322   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT81
                                                       seq_/rf_/rf_3_33
    -------------------------------------------------  ---------------------------
    Total                                      8.290ns (4.336ns logic, 3.954ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_7 (SLICE_X16Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_7 (FF)
  Destination:          uart_top_/tx_data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_7 to uart_top_/tx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.200   uart_top_/tx_data<10>
                                                       uart_top_/tx_data_7
    SLICE_X16Y22.A6      net (fanout=2)        0.022   uart_top_/tx_data<7>
    SLICE_X16Y22.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<10>
                                                       uart_top_/state[3]_tx_data[15]_select_14_OUT<7>
                                                       uart_top_/tx_data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_14 (SLICE_X16Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_14 (FF)
  Destination:          uart_top_/tx_data_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_14 to uart_top_/tx_data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.DQ      Tcko                  0.200   uart_top_/tx_data<14>
                                                       uart_top_/tx_data_14
    SLICE_X16Y21.D6      net (fanout=5)        0.026   uart_top_/tx_data<14>
    SLICE_X16Y21.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<14>
                                                       uart_top_/state[3]_tx_data[15]_select_14_OUT<14>
                                                       uart_top_/tx_data_14
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_10 (SLICE_X16Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_10 (FF)
  Destination:          uart_top_/tx_data_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_10 to uart_top_/tx_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.200   uart_top_/tx_data<10>
                                                       uart_top_/tx_data_10
    SLICE_X16Y22.D6      net (fanout=2)        0.026   uart_top_/tx_data<10>
    SLICE_X16Y22.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<10>
                                                       uart_top_/state[3]_tx_data[15]_select_14_OUT<10>
                                                       uart_top_/tx_data_10
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.633|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35721 paths, 0 nets, and 1570 connections

Design statistics:
   Minimum period:   8.633ns{1}   (Maximum frequency: 115.835MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 11 10:44:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



