{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680977240845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680977240845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 20:07:20 2023 " "Processing started: Sat Apr  8 20:07:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680977240845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977240845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AvalonMM_hyperRamS27KL0641_interface -c AvalonMM_hyperRamS27KL0641_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off AvalonMM_hyperRamS27KL0641_interface -c AvalonMM_hyperRamS27KL0641_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977240845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680977241026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680977241027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ssram32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ssram32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram32-behavior " "Found design unit 1: ssram32-behavior" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram32 " "Found entity 1: ssram32" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_controlUnit-fsm " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface_controlUnit-fsm" {  } { { "src/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250663 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_controlUnit " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface_controlUnit" {  } { { "src/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KLO641_interface_controlUnit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/input_output_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/input_output_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_output_generator-behavior " "Found design unit 1: input_output_generator-behavior" {  } { { "tb/input_output_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/input_output_generator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250663 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_output_generator " "Found entity 1: input_output_generator" {  } { { "tb/input_output_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/input_output_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/clk_rst_generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250664 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/clk_rst_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_testbench-behavior " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface_testbench-behavior" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250665 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface_testbench " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface_testbench" {  } { { "tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/tb/AvalonMM_hyperRamS27KLO641_interface_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250665 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/mux_2to1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250666 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AvalonMM_hyperRamS27KL0641_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/AvalonMM_hyperRamS27KL0641_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonMM_hyperRamS27KL0641_interface-rtl " "Found design unit 1: AvalonMM_hyperRamS27KL0641_interface-rtl" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250667 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonMM_hyperRamS27KL0641_interface " "Found entity 1: AvalonMM_hyperRamS27KL0641_interface" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680977250667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AvalonMM_hyperRamS27KL0641_interface " "Elaborating entity \"AvalonMM_hyperRamS27KL0641_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680977250714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AvalonMM_hyperRamS27KL0641_interface_controlUnit AvalonMM_hyperRamS27KL0641_interface_controlUnit:cu " "Elaborating entity \"AvalonMM_hyperRamS27KL0641_interface_controlUnit\" for hierarchy \"AvalonMM_hyperRamS27KL0641_interface_controlUnit:cu\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "cu" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680977250730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:address_register " "Elaborating entity \"reg\" for hierarchy \"reg:address_register\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "address_register" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680977250732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:data_register " "Elaborating entity \"reg\" for hierarchy \"reg:data_register\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "data_register" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680977250733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:data_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:data_mux\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "data_mux" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680977250734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssram32 ssram32:memory " "Elaborating entity \"ssram32\" for hierarchy \"ssram32:memory\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "memory" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680977250735 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "ssram32.vhd(36) " "VHDL Subtype or Type Declaration warning at ssram32.vhd(36): subtype or type has null range" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1680977250735 "|AvalonMM_hyperRamS27KL0641_interface|ssram32:memory"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "ssram32.vhd(55) " "VHDL warning at ssram32.vhd(55): ignored assignment of value to null range" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 55 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1680977250736 "|AvalonMM_hyperRamS27KL0641_interface|ssram32:memory"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dummy_out ssram32.vhd(41) " "Using initial value X (don't care) for net \"dummy_out\" at ssram32.vhd(41)" {  } { { "src/ssram32.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/ssram32.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977250737 "|AvalonMM_hyperRamS27KL0641_interface|ssram32:memory"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[0\] " "bidirectional pin \"hbus_d\[0\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[1\] " "bidirectional pin \"hbus_d\[1\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[2\] " "bidirectional pin \"hbus_d\[2\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[3\] " "bidirectional pin \"hbus_d\[3\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[4\] " "bidirectional pin \"hbus_d\[4\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[5\] " "bidirectional pin \"hbus_d\[5\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[6\] " "bidirectional pin \"hbus_d\[6\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_d\[7\] " "bidirectional pin \"hbus_d\[7\]\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hbus_rwds " "bidirectional pin \"hbus_rwds\" has no driver" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680977251242 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1680977251242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hbus_cs GND " "Pin \"hbus_cs\" is stuck at GND" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680977251254 "|AvalonMM_hyperRamS27KL0641_interface|hbus_cs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680977251254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680977251355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680977251872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680977251872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[0\] " "No output dependent on input pin \"avs_s0_address\[0\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[1\] " "No output dependent on input pin \"avs_s0_address\[1\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[2\] " "No output dependent on input pin \"avs_s0_address\[2\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[3\] " "No output dependent on input pin \"avs_s0_address\[3\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[4\] " "No output dependent on input pin \"avs_s0_address\[4\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[5\] " "No output dependent on input pin \"avs_s0_address\[5\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[6\] " "No output dependent on input pin \"avs_s0_address\[6\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[7\] " "No output dependent on input pin \"avs_s0_address\[7\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[8\] " "No output dependent on input pin \"avs_s0_address\[8\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[9\] " "No output dependent on input pin \"avs_s0_address\[9\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[10\] " "No output dependent on input pin \"avs_s0_address\[10\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[11\] " "No output dependent on input pin \"avs_s0_address\[11\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[12\] " "No output dependent on input pin \"avs_s0_address\[12\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[13\] " "No output dependent on input pin \"avs_s0_address\[13\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[14\] " "No output dependent on input pin \"avs_s0_address\[14\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[15\] " "No output dependent on input pin \"avs_s0_address\[15\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[16\] " "No output dependent on input pin \"avs_s0_address\[16\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[17\] " "No output dependent on input pin \"avs_s0_address\[17\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[18\] " "No output dependent on input pin \"avs_s0_address\[18\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[19\] " "No output dependent on input pin \"avs_s0_address\[19\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[20\] " "No output dependent on input pin \"avs_s0_address\[20\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[21\] " "No output dependent on input pin \"avs_s0_address\[21\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[22\] " "No output dependent on input pin \"avs_s0_address\[22\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[23\] " "No output dependent on input pin \"avs_s0_address\[23\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[24\] " "No output dependent on input pin \"avs_s0_address\[24\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[25\] " "No output dependent on input pin \"avs_s0_address\[25\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[26\] " "No output dependent on input pin \"avs_s0_address\[26\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[27\] " "No output dependent on input pin \"avs_s0_address\[27\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[28\] " "No output dependent on input pin \"avs_s0_address\[28\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[29\] " "No output dependent on input pin \"avs_s0_address\[29\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[30\] " "No output dependent on input pin \"avs_s0_address\[30\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s0_address\[31\] " "No output dependent on input pin \"avs_s0_address\[31\]\"" {  } { { "src/AvalonMM_hyperRamS27KL0641_interface.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/avs_hbus_interface/src/AvalonMM_hyperRamS27KL0641_interface.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680977251904 "|AvalonMM_hyperRamS27KL0641_interface|avs_s0_address[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680977251904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680977251905 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680977251905 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680977251905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680977251905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680977251905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680977251914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  8 20:07:31 2023 " "Processing ended: Sat Apr  8 20:07:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680977251914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680977251914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680977251914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680977251914 ""}
