=====
SETUP
-0.513
14.175
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_0_s1
14.175
=====
SETUP
-0.513
14.175
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_1_s0
14.175
=====
SETUP
-0.513
14.174
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_2_s0
14.174
=====
SETUP
-0.461
14.122
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_3_s0
14.122
=====
SETUP
0.037
13.624
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_7_s0
13.624
=====
SETUP
0.037
13.624
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_11_s0
13.624
=====
SETUP
0.314
13.348
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_5_s0
13.348
=====
SETUP
0.314
13.348
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_9_s0
13.348
=====
SETUP
0.314
13.348
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_12_s0
13.348
=====
SETUP
0.314
13.348
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_13_s0
13.348
=====
SETUP
0.405
13.257
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_15_s0
13.257
=====
SETUP
0.405
13.257
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_6_s0
13.257
=====
SETUP
0.765
12.896
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_4_s0
12.896
=====
SETUP
0.765
12.896
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_8_s0
12.896
=====
SETUP
0.765
12.896
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_10_s0
12.896
=====
SETUP
0.765
12.896
13.661
initialize/PSRAM_com/counter_3_s1
7.771
8.229
initialize/PSRAM_com/n657_s1
10.037
11.063
initialize/PSRAM_com/n657_s0
11.482
12.543
initialize/PSRAM_com/data_out_14_s0
12.896
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_0_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_1_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_2_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_3_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_4_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_5_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_6_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[0]_7_s1
11.286
=====
SETUP
2.375
11.286
13.661
UART1/rxByteCounter_4_s0
1.800
2.258
UART1/n294_s2
2.613
3.712
UART1/n1744_s2
5.012
5.834
UART1/n1744_s1
7.287
8.109
UART1/n1744_s0
8.120
9.146
UART1/buffer[1]_0_s1
11.286
=====
HOLD
0.561
2.317
1.756
debuttonA/sync_button_debounced/resync_2_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.317
=====
HOLD
0.568
2.324
1.756
com_start_s0
1.741
2.074
quad_start_mcu_s0
2.324
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_10_s5
1.741
2.074
UART1/n1112_s21
2.076
2.448
UART1/txCounter_10_s5
2.448
=====
HOLD
0.708
2.448
1.741
initialize/command_5_s2
1.741
2.074
initialize/n132_s2
2.076
2.448
initialize/command_5_s2
2.448
=====
HOLD
0.708
2.448
1.741
address_0_s2
1.741
2.074
n213_s2
2.076
2.448
address_0_s2
2.448
=====
HOLD
0.708
2.448
1.741
read_write_1_s2
1.741
2.074
n207_s2
2.076
2.448
read_write_1_s2
2.448
=====
HOLD
0.708
2.448
1.741
buttons_pressed_1_s0
1.741
2.074
n1174_s8
2.076
2.448
buttons_pressed_1_s0
2.448
=====
HOLD
0.709
2.449
1.741
UART1/txCounter_0_s3
1.741
2.074
UART1/n1122_s14
2.077
2.449
UART1/txCounter_0_s3
2.449
=====
HOLD
0.709
2.449
1.741
UART1/txBitNumber_2_s2
1.741
2.074
UART1/n1137_s12
2.077
2.449
UART1/txBitNumber_2_s2
2.449
=====
HOLD
0.709
2.449
1.741
UART1/txCounter_6_s2
1.741
2.074
UART1/n1116_s17
2.077
2.449
UART1/txCounter_6_s2
2.449
=====
HOLD
0.709
2.449
1.741
address_acq_1_s0
1.741
2.074
n796_s2
2.077
2.449
address_acq_1_s0
2.449
=====
HOLD
0.709
2.449
1.741
adc_data_in_5_s0
1.741
2.074
n1234_s8
2.077
2.449
adc_data_in_5_s0
2.449
=====
HOLD
0.709
2.449
1.741
adc_data_in_7_s0
1.741
2.074
n1230_s8
2.077
2.449
adc_data_in_7_s0
2.449
=====
HOLD
0.710
2.451
1.741
UART1/txBitNumber_0_s2
1.741
2.074
UART1/n1141_s10
2.079
2.451
UART1/txBitNumber_0_s2
2.451
=====
HOLD
0.710
2.451
1.741
UART1/txCounter_4_s2
1.741
2.074
UART1/n1118_s17
2.079
2.451
UART1/txCounter_4_s2
2.451
=====
HOLD
0.710
2.451
1.741
UART1/rxBitNumber_2_s1
1.741
2.074
UART1/n200_s15
2.079
2.451
UART1/rxBitNumber_2_s1
2.451
=====
HOLD
0.710
2.451
1.741
UART1/rxCounter_1_s1
1.741
2.074
UART1/n197_s12
2.079
2.451
UART1/rxCounter_1_s1
2.451
=====
HOLD
0.710
2.451
1.741
adc_data_in_1_s0
1.741
2.074
n1242_s8
2.079
2.451
adc_data_in_1_s0
2.451
=====
HOLD
0.710
2.451
1.741
i_3_s0
1.741
2.074
n1166_s8
2.079
2.451
i_3_s0
2.451
=====
HOLD
0.710
2.451
1.741
i_7_s0
1.741
2.074
n1158_s8
2.079
2.451
i_7_s0
2.451
=====
HOLD
0.710
2.451
1.741
i_12_s0
1.741
2.074
n1148_s8
2.079
2.451
i_12_s0
2.451
=====
HOLD
0.711
2.452
1.741
UART1/txCounter_7_s2
1.741
2.074
UART1/n1115_s17
2.080
2.452
UART1/txCounter_7_s2
2.452
=====
HOLD
0.711
2.452
1.741
i_17_s0
1.741
2.074
n1138_s8
2.080
2.452
i_17_s0
2.452
=====
HOLD
0.712
2.453
1.741
i_15_s0
1.741
2.074
n1142_s8
2.081
2.453
i_15_s0
2.453
=====
HOLD
0.712
2.453
1.741
i_19_s0
1.741
2.074
n1134_s8
2.081
2.453
i_19_s0
2.453
