
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct 16 16:25:36 2023
| Design       : hs_dual_ad
| Device       : PGL50G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                           
**************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                  
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           3  {sys_clk}                                       
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  20.0000      {10.0000 20.0000}   Generated (sys_clk)     346           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}             
 DebugCore_JCLK                                 50.0000      {0.0000 25.0000}    Declared                152           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                              100.0000     {25.0000 75.0000}   Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK             20.0000 MHz    139.2758 MHz        50.0000         7.1800         42.820
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            50.0000 MHz    358.8088 MHz        20.0000         2.7870         17.213
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              23.787       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              21.085       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           47.272       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.213       0.000              0            599
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.345       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              24.070       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.653       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.313       0.000              0            599
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.828       0.000              0            264
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.798       0.000              0            264
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.102       0.000              0            152
 DebugCore_CAPTURE                                  49.380       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.102       0.000              0            346
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK              24.146       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              22.097       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           48.192       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    17.936       0.000              0            599
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK         DebugCore_JCLK               0.256       0.000              0            455
 DebugCore_CAPTURE      DebugCore_JCLK              24.724       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.553       0.000              0             16
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.251       0.000              0            599
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    18.393       0.000              0            264
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.569       0.000              0            264
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 DebugCore_JCLK                                     24.282       0.000              0            152
 DebugCore_CAPTURE                                  49.504       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.282       0.000              0            346
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.286
  Launch Clock Delay      :  5.576
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMS_42_193/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_42_193/Q0                    tco                   0.289       5.865 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.524       6.389         u_CORES/u_jtag_hub/data_ctrl
 CLMA_34_180/B3                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.389         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.547%), Route: 0.524ns(64.453%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.734      28.734         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.552      30.286         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.277      30.563                          
 clock uncertainty                                      -0.050      30.513                          

 Setup time                                             -0.337      30.176                          

 Data required time                                                 30.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.176                          
 Data arrival time                                                   6.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.286
  Launch Clock Delay      :  5.576
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMS_42_193/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_42_193/Q0                    tco                   0.287       5.863 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.559       6.422         u_CORES/u_jtag_hub/data_ctrl
 CLMA_34_180/C1                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.422         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.924%), Route: 0.559ns(66.076%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.734      28.734         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.552      30.286         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.277      30.563                          
 clock uncertainty                                      -0.050      30.513                          

 Setup time                                             -0.221      30.292                          

 Data required time                                                 30.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.292                          
 Data arrival time                                                   6.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.286
  Launch Clock Delay      :  5.576
  Clock Pessimism Removal :  0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMA_38_180/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMA_38_180/Q2                    tco                   0.290       5.866 r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.398       6.264         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_34_180/C3                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.264         Logic Levels: 0  
                                                                                   Logic: 0.290ns(42.151%), Route: 0.398ns(57.849%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.734      28.734         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.552      30.286         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.277      30.563                          
 clock uncertainty                                      -0.050      30.513                          

 Setup time                                             -0.359      30.154                          

 Data required time                                                 30.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.154                          
 Data arrival time                                                   6.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.552       3.552         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.552 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       5.083         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK

 CLMS_22_201/Q2                    tco                   0.224       5.307 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.393         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46]
 CLMS_22_201/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.393         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMS_22_201/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.083                          
 clock uncertainty                                       0.000       5.083                          

 Hold time                                              -0.035       5.048                          

 Data required time                                                  5.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.048                          
 Data arrival time                                                   5.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.552       3.552         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.552 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       5.083         ntclkbufg_1      
 CLMA_30_204/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_204/Q2                    tco                   0.224       5.307 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.393         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52]
 CLMA_30_204/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.393         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMA_30_204/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.083                          
 clock uncertainty                                       0.000       5.083                          

 Hold time                                              -0.035       5.048                          

 Data required time                                                  5.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.048                          
 Data arrival time                                                   5.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.552       3.552         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.552 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531       5.083         ntclkbufg_1      
 CLMA_42_196/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_196/Q1                    tco                   0.224       5.307 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.395         u_CORES/u_debug_core_0/conf_reg_rbo [2]
 CLMA_42_196/C4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.395         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMA_42_196/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       5.083                          
 clock uncertainty                                       0.000       5.083                          

 Hold time                                              -0.034       5.049                          

 Data required time                                                  5.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.049                          
 Data arrival time                                                   5.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.916      29.916         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_38_185/Q1                    tco                   0.291      30.207 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.516      30.723         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_42_181/Y0                    td                    0.478      31.201 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.126      31.327         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_42_181/Y1                    td                    0.212      31.539 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.565      32.104         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_50_176/Y3                    td                    0.287      32.391 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.119      32.510         u_CORES/u_debug_core_0/u_rd_addr_gen/_N83
 CLMA_50_176/Y1                    td                    0.288      32.798 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.562      33.360         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_46_184/Y3                    td                    0.210      33.570 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.257      33.827         u_CORES/u_debug_core_0/u_rd_addr_gen/_N387
 CLMA_46_184/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  33.827         Logic Levels: 5  
                                                                                   Logic: 1.766ns(45.155%), Route: 2.145ns(54.845%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.552      53.552         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.552 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531      55.083         ntclkbufg_1      
 CLMA_46_184/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.083                          
 clock uncertainty                                      -0.050      55.033                          

 Setup time                                             -0.121      54.912                          

 Data required time                                                 54.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.912                          
 Data arrival time                                                  33.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.916      29.916         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_38_185/Q1                    tco                   0.291      30.207 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.516      30.723         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_42_181/Y0                    td                    0.478      31.201 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.126      31.327         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_42_181/Y1                    td                    0.212      31.539 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.565      32.104         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_50_176/Y3                    td                    0.287      32.391 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.119      32.510         u_CORES/u_debug_core_0/u_rd_addr_gen/_N83
 CLMA_50_176/Y1                    td                    0.288      32.798 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.420      33.218         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMS_42_177/Y1                    td                    0.212      33.430 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.119      33.549         u_CORES/u_debug_core_0/u_rd_addr_gen/_N385
 CLMS_42_177/A2                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  33.549         Logic Levels: 5  
                                                                                   Logic: 1.768ns(48.665%), Route: 1.865ns(51.335%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.552      53.552         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.552 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531      55.083         ntclkbufg_1      
 CLMS_42_177/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.083                          
 clock uncertainty                                      -0.050      55.033                          

 Setup time                                             -0.388      54.645                          

 Data required time                                                 54.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.645                          
 Data arrival time                                                  33.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.167  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.916      29.916         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_38_185/Q0                    tco                   0.289      30.205 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.487      30.692         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_34_193/Y0                    td                    0.478      31.170 r       u_CORES/u_debug_core_0/u_Storage_Condition/position_p_7/gateop_perm/Z
                                   net (fanout=8)        0.417      31.587         u_CORES/u_debug_core_0/_N1724
 CLMA_30_201/Y3                    td                    0.210      31.797 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N121/gateop_perm/Z
                                   net (fanout=2)        0.608      32.405         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N121
 CLMS_18_197/Y1                    td                    0.212      32.617 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510_inv/gateop_perm/Z
                                   net (fanout=2)        0.400      33.017         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510
 CLMA_22_192/CECO                  td                    0.184      33.201 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      33.201         ntR88            
 CLMA_22_196/CECI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.201         Logic Levels: 4  
                                                                                   Logic: 1.373ns(41.796%), Route: 1.912ns(58.204%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.552      53.552         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.552 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.531      55.083         ntclkbufg_1      
 CLMA_22_196/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      55.083                          
 clock uncertainty                                      -0.050      55.033                          

 Setup time                                             -0.729      54.304                          

 Data required time                                                 54.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.304                          
 Data arrival time                                                  33.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  4.350
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.350      29.350         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_38_193/Q0                    tco                   0.222      29.572 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.089      29.661         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_38_192/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.661         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.576                          
 clock uncertainty                                       0.050       5.626                          

 Hold time                                              -0.035       5.591                          

 Data required time                                                  5.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.591                          
 Data arrival time                                                  29.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.070                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  4.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.210      29.210         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_38_185/Q3                    tco                   0.221      29.431 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.235      29.666         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_38_192/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.666         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.465%), Route: 0.235ns(51.535%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.576                          
 clock uncertainty                                       0.050       5.626                          

 Hold time                                              -0.035       5.591                          

 Data required time                                                  5.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.591                          
 Data arrival time                                                  29.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.576
  Launch Clock Delay      :  4.210
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.210      29.210         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_38_185/Q3                    tco                   0.226      29.436 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.360      29.796         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_38_192/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  29.796         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.567%), Route: 0.360ns(61.433%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.991       3.991         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.991 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.585       5.576         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.576                          
 clock uncertainty                                       0.050       5.626                          

 Hold time                                              -0.014       5.612                          

 Data required time                                                  5.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.612                          
 Data arrival time                                                  29.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.210
  Launch Clock Delay      :  5.735
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.125      79.125         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.125 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.610      80.735         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q2                    tco                   0.289      81.024 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.247      81.271         u_CORES/conf_sel [0]
 CLMS_38_185/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.271         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.918%), Route: 0.247ns(46.082%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.210     129.210         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.210                          
 clock uncertainty                                      -0.050     129.160                          

 Setup time                                             -0.617     128.543                          

 Data required time                                                128.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.543                          
 Data arrival time                                                  81.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.210
  Launch Clock Delay      :  5.735
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.125      79.125         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.125 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.610      80.735         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q2                    tco                   0.289      81.024 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.247      81.271         u_CORES/conf_sel [0]
 CLMS_38_185/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.271         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.918%), Route: 0.247ns(46.082%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.210     129.210         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.210                          
 clock uncertainty                                      -0.050     129.160                          

 Setup time                                             -0.617     128.543                          

 Data required time                                                128.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.543                          
 Data arrival time                                                  81.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.210
  Launch Clock Delay      :  5.735
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.125      79.125         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      79.125 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.610      80.735         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q2                    tco                   0.289      81.024 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.247      81.271         u_CORES/conf_sel [0]
 CLMS_38_185/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.271         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.918%), Route: 0.247ns(46.082%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.210     129.210         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.210                          
 clock uncertainty                                      -0.050     129.160                          

 Setup time                                             -0.617     128.543                          

 Data required time                                                128.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.543                          
 Data arrival time                                                  81.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.085
  Launch Clock Delay      :  5.286
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.734     128.734         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.552     130.286         ntclkbufg_1      
 CLMA_34_184/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q0                    tco                   0.222     130.508 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256     130.764         u_CORES/id_o [1] 
 CLMS_38_193/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 130.764         Logic Levels: 0  
                                                                                   Logic: 0.222ns(46.444%), Route: 0.256ns(53.556%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.085     130.085         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.085                          
 clock uncertainty                                       0.050     130.135                          

 Hold time                                              -0.024     130.111                          

 Data required time                                                130.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.111                          
 Data arrival time                                                 130.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.085
  Launch Clock Delay      :  5.286
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.734     128.734         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.552     130.286         ntclkbufg_1      
 CLMA_34_184/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q1                    tco                   0.224     130.510 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.340     130.850         u_CORES/id_o [2] 
 CLMS_38_193/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.850         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.085     130.085         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.085                          
 clock uncertainty                                       0.050     130.135                          

 Hold time                                               0.053     130.188                          

 Data required time                                                130.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.188                          
 Data arrival time                                                 130.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.085
  Launch Clock Delay      :  5.286
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.734     128.734         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.734 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      1.552     130.286         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.250     130.536 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358     130.894         u_CORES/id_o [0] 
 CLMS_38_193/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.894         Logic Levels: 0  
                                                                                   Logic: 0.250ns(41.118%), Route: 0.358ns(58.882%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.085     130.085         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.085                          
 clock uncertainty                                       0.050     130.135                          

 Hold time                                              -0.014     130.121                          

 Data required time                                                130.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.121                          
 Data arrival time                                                 130.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_185/Q0                    tco                   0.289      15.342 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.641      15.983         u_CORES/u_debug_core_0/trigger
 CLMA_58_204/Y1                    td                    0.304      16.287 r       u_CORES/u_debug_core_0/u_Storage_Condition/N412_13/gateop_perm/Z
                                   net (fanout=7)        0.610      16.897         u_CORES/u_debug_core_0/u_Storage_Condition/_N338
                                   td                    0.474      17.371 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      17.371         u_CORES/u_debug_core_0/u_Storage_Condition/_N62
 CLMA_58_181/COUT                  td                    0.058      17.429 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.429         u_CORES/u_debug_core_0/u_Storage_Condition/_N64
                                   td                    0.058      17.487 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.487         u_CORES/u_debug_core_0/u_Storage_Condition/_N66
                                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.487         Logic Levels: 2  
                                                                                   Logic: 1.183ns(48.603%), Route: 1.251ns(51.397%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      32.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      33.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      33.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      34.708         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.309      35.017                          
 clock uncertainty                                      -0.150      34.867                          

 Setup time                                             -0.167      34.700                          

 Data required time                                                 34.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.700                          
 Data arrival time                                                  17.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_185/Q0                    tco                   0.289      15.342 r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.641      15.983         u_CORES/u_debug_core_0/trigger
 CLMA_58_204/Y1                    td                    0.304      16.287 r       u_CORES/u_debug_core_0/u_Storage_Condition/N412_13/gateop_perm/Z
                                   net (fanout=7)        0.610      16.897         u_CORES/u_debug_core_0/u_Storage_Condition/_N338
                                   td                    0.474      17.371 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      17.371         u_CORES/u_debug_core_0/u_Storage_Condition/_N62
 CLMA_58_181/COUT                  td                    0.058      17.429 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.429         u_CORES/u_debug_core_0/u_Storage_Condition/_N64
 CLMA_58_185/CIN                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.429         Logic Levels: 2  
                                                                                   Logic: 1.125ns(47.348%), Route: 1.251ns(52.652%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      32.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      33.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      33.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      34.708         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.309      35.017                          
 clock uncertainty                                      -0.150      34.867                          

 Setup time                                             -0.170      34.697                          

 Data required time                                                 34.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.697                          
 Data arrival time                                                  17.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/S0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_185/Q2                    tco                   0.290      15.343 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.433      15.776         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6]
 CLMA_58_193/Y1                    td                    0.304      16.080 r       u_CORES/u_debug_core_0/u_Storage_Condition/N275_4/gateop_perm/Z
                                   net (fanout=1)        0.470      16.550         u_CORES/u_debug_core_0/u_Storage_Condition/_N2101
 CLMA_58_180/Y2                    td                    0.210      16.760 r       u_CORES/u_debug_core_0/u_Storage_Condition/N275_7/gateop_perm/Z
                                   net (fanout=1)        0.404      17.164         u_CORES/u_debug_core_0/u_Storage_Condition/_N2104
 CLMA_62_180/C3                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  17.164         Logic Levels: 2  
                                                                                   Logic: 0.804ns(38.086%), Route: 1.307ns(61.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      32.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      33.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      33.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      34.708         ntclkbufg_0      
 CLMA_62_180/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.309      35.017                          
 clock uncertainty                                      -0.150      34.867                          

 Setup time                                             -0.398      34.469                          

 Data required time                                                 34.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.469                          
 Data arrival time                                                  17.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      12.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      13.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      14.708         ntclkbufg_0      
 CLMA_42_208/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_208/Q1                    tco                   0.224      14.932 f       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      15.016         u_CORES/u_debug_core_0/data_pipe[2] [4]
 CLMS_42_209/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.016         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMS_42_209/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316      14.737                          
 clock uncertainty                                       0.000      14.737                          

 Hold time                                              -0.034      14.703                          

 Data required time                                                 14.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.703                          
 Data arrival time                                                  15.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      12.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      13.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      14.708         ntclkbufg_0      
 CLMS_50_213/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK

 CLMS_50_213/Q2                    tco                   0.224      14.932 f       u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/Q
                                   net (fanout=1)        0.085      15.017         u_CORES/u_debug_core_0/trig0_d2 [10]
 CLMA_50_212/A4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.017         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316      14.737                          
 clock uncertainty                                       0.000      14.737                          

 Hold time                                              -0.035      14.702                          

 Data required time                                                 14.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.702                          
 Data arrival time                                                  15.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      12.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      13.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      14.708         ntclkbufg_0      
 CLMA_46_216/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_216/Q0                    tco                   0.222      14.930 f       u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084      15.014         u_CORES/u_debug_core_0/data_pipe[0] [11]
 CLMA_46_216/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.014         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_46_216/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.345      14.708                          
 clock uncertainty                                       0.000      14.708                          

 Hold time                                              -0.035      14.673                          

 Data required time                                                 14.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.673                          
 Data arrival time                                                  15.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.287      15.340 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       1.082      16.422         u_CORES/u_debug_core_0/resetn
 CLMS_10_209/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/RS

 Data arrival time                                                  16.422         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.964%), Route: 1.082ns(79.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      32.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      33.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      33.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      34.708         ntclkbufg_0      
 CLMS_10_209/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK
 clock pessimism                                         0.309      35.017                          
 clock uncertainty                                      -0.150      34.867                          

 Recovery time                                          -0.617      34.250                          

 Data required time                                                 34.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.250                          
 Data arrival time                                                  16.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.287      15.340 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       1.082      16.422         u_CORES/u_debug_core_0/resetn
 CLMS_10_209/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/RS

 Data arrival time                                                  16.422         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.964%), Route: 1.082ns(79.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      32.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      33.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      33.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      34.708         ntclkbufg_0      
 CLMS_10_209/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/CLK
 clock pessimism                                         0.309      35.017                          
 clock uncertainty                                      -0.150      34.867                          

 Recovery time                                          -0.617      34.250                          

 Data required time                                                 34.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.250                          
 Data arrival time                                                  16.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.287      15.340 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       1.082      16.422         u_CORES/u_debug_core_0/resetn
 CLMS_10_209/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RS

 Data arrival time                                                  16.422         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.964%), Route: 1.082ns(79.036%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      32.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      33.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      33.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      34.708         ntclkbufg_0      
 CLMS_10_209/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK
 clock pessimism                                         0.309      35.017                          
 clock uncertainty                                      -0.150      34.867                          

 Recovery time                                          -0.617      34.250                          

 Data required time                                                 34.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.250                          
 Data arrival time                                                  16.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      12.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      13.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      14.708         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.222      14.930 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.385      15.315         u_CORES/u_debug_core_0/resetn
 CLMA_34_196/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS

 Data arrival time                                                  15.315         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.573%), Route: 0.385ns(63.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_34_196/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK
 clock pessimism                                        -0.316      14.737                          
 clock uncertainty                                       0.000      14.737                          

 Removal time                                           -0.220      14.517                          

 Data required time                                                 14.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.517                          
 Data arrival time                                                  15.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/start_d1/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      12.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      13.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      14.708         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.222      14.930 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.385      15.315         u_CORES/u_debug_core_0/resetn
 CLMA_34_196/RS                                                            f       u_CORES/u_debug_core_0/start_d1/opit_0_inv/RS

 Data arrival time                                                  15.315         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.573%), Route: 0.385ns(63.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_34_196/CLK                                                           r       u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK
 clock pessimism                                        -0.316      14.737                          
 clock uncertainty                                       0.000      14.737                          

 Removal time                                           -0.220      14.517                          

 Data required time                                                 14.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.517                          
 Data arrival time                                                  15.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N0              
 PLL_158_55/CLK_OUT1               td                    0.096      12.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      13.177         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.531      14.708         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.222      14.930 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.385      15.315         u_CORES/u_debug_core_0/resetn
 CLMA_34_196/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/RS

 Data arrival time                                                  15.315         Logic Levels: 0  
                                                                                   Logic: 0.222ns(36.573%), Route: 0.385ns(63.427%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N0              
 PLL_158_55/CLK_OUT1               td                    0.101      12.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078      13.468         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      13.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      1.585      15.053         ntclkbufg_0      
 CLMA_34_196/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/CLK
 clock pessimism                                        -0.316      14.737                          
 clock uncertainty                                       0.000      14.737                          

 Removal time                                           -0.220      14.517                          

 Data required time                                                 14.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.517                          
 Data arrival time                                                  15.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_1 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.367       1.367 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.367         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.075       1.442 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.957       2.399         _N0              
 PLL_158_55/CLK_OUT0               td                    0.104       2.503 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.581         nt_ad_clk_2      
 USCM_84_153/CLK_USCM              td                    0.000       3.581 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.780       5.361         ntR147           
 IOL_7_229/DO                      td                    0.139       5.500 f       ad_clk_1_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.500         ad_clk_1_obuf/ntO
 IOBS_LR_0_228/PAD                 td                    3.962       9.462 f       ad_clk_1_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.462         ad_clk_1         
 L7                                                                        f       ad_clk_1 (port)  

 Data arrival time                                                   9.462         Logic Levels: 6  
                                                                                   Logic: 5.647ns(59.681%), Route: 3.815ns(40.319%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.367       1.367 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.367         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.075       1.442 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.957       2.399         _N0              
 PLL_158_55/CLK_OUT0               td                    0.104       2.503 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.581         nt_ad_clk_2      
 USCM_84_153/CLK_USCM              td                    0.000       3.581 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.780       5.361         ntR147           
 IOL_7_201/DO                      td                    0.139       5.500 f       ad_clk_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.500         ad_clk_2_obuf/ntO
 IOBS_LR_0_200/PAD                 td                    3.962       9.462 f       ad_clk_2_obuf/opit_0/O
                                   net (fanout=1)        0.000       9.462         ad_clk_2         
 J3                                                                        f       ad_clk_2 (port)  

 Data arrival time                                                   9.462         Logic Levels: 6  
                                                                                   Logic: 5.647ns(59.681%), Route: 3.815ns(40.319%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_1[7] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E1                                                      0.000       0.000 f       ad_data_1[7] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_1[7]     
 IOBS_LR_0_269/DIN                 td                    1.367       1.367 f       ad_data_1_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       1.367         ad_data_1_ibuf[7]/ntD
 IOL_7_270/RX_DATA_DD              td                    0.127       1.494 f       ad_data_1_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        1.390       2.884         nt_ad_data_1[7]  
 CLMS_42_213/M1                                                            f       u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/D

 Data arrival time                                                   2.884         Logic Levels: 2  
                                                                                   Logic: 1.494ns(51.803%), Route: 1.390ns(48.197%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[1] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 r       ad_data_2[1] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_2[1]     
 IOBS_LR_0_217/DIN                 td                    1.047       1.047 r       ad_data_2_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_2_ibuf[1]/ntD
 IOL_7_218/RX_DATA_DD              td                    0.082       1.129 r       ad_data_2_ibuf[1]/opit_1/OUT
                                   net (fanout=2)        0.461       1.590         nt_ad_data_2[1]  
 CLMS_18_213/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   1.590         Logic Levels: 2  
                                                                                   Logic: 1.129ns(71.006%), Route: 0.461ns(28.994%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       ad_data_2[7] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_2[7]     
 IOBS_LR_0_213/DIN                 td                    1.047       1.047 r       ad_data_2_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_2_ibuf[7]/ntD
 IOL_7_214/RX_DATA_DD              td                    0.082       1.129 r       ad_data_2_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.461       1.590         nt_ad_data_2[7]  
 CLMS_18_217/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D

 Data arrival time                                                   1.590         Logic Levels: 2  
                                                                                   Logic: 1.129ns(71.006%), Route: 0.461ns(28.994%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[0] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H4                                                      0.000       0.000 r       ad_data_2[0] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_2[0]     
 IOBS_LR_0_216/DIN                 td                    1.047       1.047 r       ad_data_2_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.047         ad_data_2_ibuf[0]/ntD
 IOL_7_217/RX_DATA_DD              td                    0.082       1.129 r       ad_data_2_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.463       1.592         nt_ad_data_2[0]  
 CLMS_22_213/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                   1.592         Logic Levels: 2  
                                                                                   Logic: 1.129ns(70.917%), Route: 0.463ns(29.083%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_54_192/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.102      25.000          0.898           High Pulse Width  DRM_54_192/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.380      25.000          0.620           High Pulse Width  CLMS_14_209/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_38_185/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_38_185/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_38_185/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_54_192/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.102       10.000          0.898           Low Pulse Width   DRM_54_192/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.380       10.000          0.620           Low Pulse Width   CLMS_50_205/CLK         u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 CLMS_42_193/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_42_193/Q0                    tco                   0.223       3.602 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.325       3.927         u_CORES/u_jtag_hub/data_ctrl
 CLMA_34_180/B3                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.927         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.693%), Route: 0.325ns(59.307%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.918      28.463         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.081      28.382                          
 clock uncertainty                                      -0.050      28.332                          

 Setup time                                             -0.259      28.073                          

 Data required time                                                 28.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.073                          
 Data arrival time                                                   3.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.146                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 CLMS_42_193/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_42_193/Q0                    tco                   0.221       3.600 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.380       3.980         u_CORES/u_jtag_hub/data_ctrl
 CLMA_34_180/C1                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.980         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.772%), Route: 0.380ns(63.228%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.918      28.463         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.081      28.382                          
 clock uncertainty                                      -0.050      28.332                          

 Setup time                                             -0.170      28.162                          

 Data required time                                                 28.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.162                          
 Data arrival time                                                   3.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.463
  Launch Clock Delay      :  3.379
  Clock Pessimism Removal :  -0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 CLMA_38_180/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_38_180/Q1                    tco                   0.223       3.602 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.857         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_34_180/C2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.857         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.653%), Route: 0.255ns(53.347%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545      27.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.918      28.463         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.081      28.382                          
 clock uncertainty                                      -0.050      28.332                          

 Setup time                                             -0.286      28.046                          

 Data required time                                                 28.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.046                          
 Data arrival time                                                   3.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[6]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       3.146         ntclkbufg_1      
 CLMS_50_197/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_A2Q21/CLK

 CLMS_50_197/Q0                    tco                   0.182       3.328 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.200       3.528         u_CORES/u_debug_core_0/ram_radr [1]
 DRM_54_192/ADB0[6]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[6]

 Data arrival time                                                   3.528         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.644%), Route: 0.200ns(52.356%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 DRM_54_192/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 clock pessimism                                        -0.214       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                               0.107       3.272                          

 Data required time                                                  3.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.272                          
 Data arrival time                                                   3.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[12]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       3.146         ntclkbufg_1      
 CLMS_50_201/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_AQ_perm/CLK

 CLMS_50_201/Q2                    tco                   0.183       3.329 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.200       3.529         u_CORES/u_debug_core_0/ram_radr [7]
 DRM_54_192/ADB0[12]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[12]

 Data arrival time                                                   3.529         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.781%), Route: 0.200ns(52.219%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 DRM_54_192/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 clock pessimism                                        -0.214       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                               0.107       3.272                          

 Data required time                                                  3.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.272                          
 Data arrival time                                                   3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[8]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251       2.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895       3.146         ntclkbufg_1      
 CLMS_50_197/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK

 CLMS_50_197/Q2                    tco                   0.183       3.329 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.204       3.533         u_CORES/u_debug_core_0/ram_radr [3]
 DRM_54_192/ADB0[8]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.533         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.287%), Route: 0.204ns(52.713%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 DRM_54_192/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 clock pessimism                                        -0.214       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                               0.107       3.272                          

 Data required time                                                  3.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.272                          
 Data arrival time                                                   3.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.120      28.120         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_38_185/Q1                    tco                   0.223      28.343 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.280      28.623         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_42_181/Y2                    td                    0.379      29.002 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.070      29.072         u_CORES/u_debug_core_0/_N1877
 CLMS_42_181/Y1                    td                    0.244      29.316 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.364      29.680         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_50_176/Y3                    td                    0.221      29.901 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.070      29.971         u_CORES/u_debug_core_0/u_rd_addr_gen/_N83
 CLMA_50_176/Y1                    td                    0.224      30.195 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.273      30.468         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMS_42_177/Y1                    td                    0.162      30.630 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.070      30.700         u_CORES/u_debug_core_0/u_rd_addr_gen/_N385
 CLMS_42_177/A2                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  30.700         Logic Levels: 5  
                                                                                   Logic: 1.453ns(56.318%), Route: 1.127ns(43.682%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895      53.146         ntclkbufg_1      
 CLMS_42_177/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.299      52.797                          

 Data required time                                                 52.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.797                          
 Data arrival time                                                  30.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.097                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.120      28.120         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_38_185/Q1                    tco                   0.223      28.343 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=11)       0.280      28.623         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMS_42_181/Y2                    td                    0.379      29.002 f       u_CORES/u_debug_core_0/u_hub_data_decode/N110_2/gateop_perm/Z
                                   net (fanout=3)        0.070      29.072         u_CORES/u_debug_core_0/_N1877
 CLMS_42_181/Y1                    td                    0.244      29.316 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=14)       0.364      29.680         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_50_176/Y3                    td                    0.221      29.901 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.070      29.971         u_CORES/u_debug_core_0/u_rd_addr_gen/_N83
 CLMA_50_176/Y1                    td                    0.224      30.195 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.363      30.558         u_CORES/u_debug_core_0/u_rd_addr_gen/_N89
 CLMA_46_184/Y3                    td                    0.162      30.720 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.151      30.871         u_CORES/u_debug_core_0/u_rd_addr_gen/_N387
 CLMA_46_184/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.871         Logic Levels: 5  
                                                                                   Logic: 1.453ns(52.817%), Route: 1.298ns(47.183%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895      53.146         ntclkbufg_1      
 CLMA_46_184/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.093      53.003                          

 Data required time                                                 53.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.003                          
 Data arrival time                                                  30.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.146
  Launch Clock Delay      :  3.120
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.120      28.120         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_38_185/Q0                    tco                   0.223      28.343 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.298      28.641         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_34_193/Y0                    td                    0.378      29.019 f       u_CORES/u_debug_core_0/u_Storage_Condition/position_p_7/gateop_perm/Z
                                   net (fanout=8)        0.273      29.292         u_CORES/u_debug_core_0/_N1724
 CLMA_30_201/Y3                    td                    0.151      29.443 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N121/gateop_perm/Z
                                   net (fanout=2)        0.402      29.845         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N121
 CLMS_18_197/Y1                    td                    0.151      29.996 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510_inv/gateop_perm/Z
                                   net (fanout=2)        0.253      30.249         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N510
 CLMA_22_192/CECO                  td                    0.132      30.381 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      30.381         ntR88            
 CLMA_22_196/CECI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.381         Logic Levels: 4  
                                                                                   Logic: 1.035ns(45.776%), Route: 1.226ns(54.224%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.251      52.251         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.251 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.895      53.146         ntclkbufg_1      
 CLMA_22_196/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.146                          
 clock uncertainty                                      -0.050      53.096                          

 Setup time                                             -0.576      52.520                          

 Data required time                                                 52.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.520                          
 Data arrival time                                                  30.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.497  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.882      27.882         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_38_193/Q0                    tco                   0.179      28.061 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.063      28.124         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_38_192/B4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.124         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.029       3.400                          

 Data required time                                                  3.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.400                          
 Data arrival time                                                  28.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.792      27.792         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_38_185/Q3                    tco                   0.178      27.970 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.168      28.138         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_38_192/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.138         Logic Levels: 0  
                                                                                   Logic: 0.178ns(51.445%), Route: 0.168ns(48.555%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.029       3.400                          

 Data required time                                                  3.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.400                          
 Data arrival time                                                  28.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  2.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.792      27.792         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_38_185/Q3                    tco                   0.182      27.974 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.232      28.206         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_38_192/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  28.206         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.961%), Route: 0.232ns(56.039%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.454       2.454         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.454 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.925       3.379         ntclkbufg_1      
 CLMA_38_192/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.379                          
 clock uncertainty                                       0.050       3.429                          

 Hold time                                              -0.011       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                  28.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.788                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.950      78.685         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q2                    tco                   0.223      78.908 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.166      79.074         u_CORES/conf_sel [0]
 CLMS_38_185/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.074         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.326%), Route: 0.166ns(42.674%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.792     127.792         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.792                          
 clock uncertainty                                      -0.050     127.742                          

 Setup time                                             -0.476     127.266                          

 Data required time                                                127.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.266                          
 Data arrival time                                                  79.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.950      78.685         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q2                    tco                   0.223      78.908 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.166      79.074         u_CORES/conf_sel [0]
 CLMS_38_185/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.074         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.326%), Route: 0.166ns(42.674%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.792     127.792         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.792                          
 clock uncertainty                                      -0.050     127.742                          

 Setup time                                             -0.476     127.266                          

 Data required time                                                127.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.266                          
 Data arrival time                                                  79.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.735      77.735         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.735 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.950      78.685         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q2                    tco                   0.223      78.908 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.166      79.074         u_CORES/conf_sel [0]
 CLMS_38_185/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.074         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.326%), Route: 0.166ns(42.674%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.792     127.792         u_CORES/capt_o   
 CLMS_38_185/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.792                          
 clock uncertainty                                      -0.050     127.742                          

 Setup time                                             -0.476     127.266                          

 Data required time                                                127.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.266                          
 Data arrival time                                                  79.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.226
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.918     128.463         ntclkbufg_1      
 CLMA_34_184/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q0                    tco                   0.200     128.663 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.155     128.818         u_CORES/id_o [1] 
 CLMS_38_193/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.818         Logic Levels: 0  
                                                                                   Logic: 0.200ns(56.338%), Route: 0.155ns(43.662%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.226     128.226         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.226                          
 clock uncertainty                                       0.050     128.276                          

 Hold time                                              -0.011     128.265                          

 Data required time                                                128.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.265                          
 Data arrival time                                                 128.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.226
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.918     128.463         ntclkbufg_1      
 CLMA_34_184/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q1                    tco                   0.180     128.643 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240     128.883         u_CORES/id_o [2] 
 CLMS_38_193/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.883         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.857%), Route: 0.240ns(57.143%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.226     128.226         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.226                          
 clock uncertainty                                       0.050     128.276                          

 Hold time                                               0.040     128.316                          

 Data required time                                                128.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.316                          
 Data arrival time                                                 128.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.226
  Launch Clock Delay      :  3.463
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.545     127.545         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.545 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=152)      0.918     128.463         ntclkbufg_1      
 CLMA_34_180/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_180/Q1                    tco                   0.201     128.664 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.232     128.896         u_CORES/id_o [0] 
 CLMS_38_193/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.896         Logic Levels: 0  
                                                                                   Logic: 0.201ns(46.420%), Route: 0.232ns(53.580%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.226     128.226         u_CORES/capt_o   
 CLMS_38_193/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.226                          
 clock uncertainty                                       0.050     128.276                          

 Hold time                                              -0.011     128.265                          

 Data required time                                                128.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.265                          
 Data arrival time                                                 128.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_185/Q0                    tco                   0.221      13.313 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.438      13.751         u_CORES/u_debug_core_0/trigger
 CLMA_58_204/Y1                    td                    0.244      13.995 f       u_CORES/u_debug_core_0/u_Storage_Condition/N412_13/gateop_perm/Z
                                   net (fanout=7)        0.411      14.406         u_CORES/u_debug_core_0/u_Storage_Condition/_N338
                                   td                    0.365      14.771 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      14.771         u_CORES/u_debug_core_0/u_Storage_Condition/_N62
 CLMA_58_181/COUT                  td                    0.044      14.815 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.815         u_CORES/u_debug_core_0/u_Storage_Condition/_N64
                                   td                    0.044      14.859 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.859         u_CORES/u_debug_core_0/u_Storage_Condition/_N66
                                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  14.859         Logic Levels: 2  
                                                                                   Logic: 0.918ns(51.952%), Route: 0.849ns(48.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      31.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      31.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      32.883         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      33.073                          
 clock uncertainty                                      -0.150      32.923                          

 Setup time                                             -0.128      32.795                          

 Data required time                                                 32.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.795                          
 Data arrival time                                                  14.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_185/Q0                    tco                   0.221      13.313 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.438      13.751         u_CORES/u_debug_core_0/trigger
 CLMA_58_204/Y1                    td                    0.244      13.995 f       u_CORES/u_debug_core_0/u_Storage_Condition/N412_13/gateop_perm/Z
                                   net (fanout=7)        0.411      14.406         u_CORES/u_debug_core_0/u_Storage_Condition/_N338
                                   td                    0.365      14.771 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      14.771         u_CORES/u_debug_core_0/u_Storage_Condition/_N62
 CLMA_58_181/COUT                  td                    0.044      14.815 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      14.815         u_CORES/u_debug_core_0/u_Storage_Condition/_N64
 CLMA_58_185/CIN                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  14.815         Logic Levels: 2  
                                                                                   Logic: 0.874ns(50.725%), Route: 0.849ns(49.275%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      31.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      31.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      32.883         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      33.073                          
 clock uncertainty                                      -0.150      32.923                          

 Setup time                                             -0.132      32.791                          

 Data required time                                                 32.791                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.791                          
 Data arrival time                                                  14.815                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMS_50_185/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_185/Q0                    tco                   0.221      13.313 f       u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.438      13.751         u_CORES/u_debug_core_0/trigger
 CLMA_58_204/Y1                    td                    0.244      13.995 f       u_CORES/u_debug_core_0/u_Storage_Condition/N412_13/gateop_perm/Z
                                   net (fanout=7)        0.411      14.406         u_CORES/u_debug_core_0/u_Storage_Condition/_N338
                                   td                    0.353      14.759 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      14.759         u_CORES/u_debug_core_0/u_Storage_Condition/_N62
                                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  14.759         Logic Levels: 1  
                                                                                   Logic: 0.818ns(49.070%), Route: 0.849ns(50.930%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      31.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      31.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      32.883         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.190      33.073                          
 clock uncertainty                                      -0.150      32.923                          

 Setup time                                             -0.128      32.795                          

 Data required time                                                 32.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.795                          
 Data arrival time                                                  14.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      11.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      11.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      11.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      12.883         ntclkbufg_0      
 CLMA_42_208/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_208/Q1                    tco                   0.180      13.063 f       u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058      13.121         u_CORES/u_debug_core_0/data_pipe[2] [4]
 CLMS_42_209/C4                                                            f       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.121         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMS_42_209/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194      12.898                          
 clock uncertainty                                       0.000      12.898                          

 Hold time                                              -0.028      12.870                          

 Data required time                                                 12.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.870                          
 Data arrival time                                                  13.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      11.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      11.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      11.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      12.883         ntclkbufg_0      
 CLMS_50_213/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK

 CLMS_50_213/Q2                    tco                   0.180      13.063 f       u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/Q
                                   net (fanout=1)        0.060      13.123         u_CORES/u_debug_core_0/trig0_d2 [10]
 CLMA_50_212/A4                                                            f       u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.123         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194      12.898                          
 clock uncertainty                                       0.000      12.898                          

 Hold time                                              -0.029      12.869                          

 Data required time                                                 12.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.869                          
 Data arrival time                                                  13.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      11.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      11.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      11.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      12.883         ntclkbufg_0      
 CLMA_46_216/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_216/Q0                    tco                   0.179      13.062 f       u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058      13.120         u_CORES/u_debug_core_0/data_pipe[0] [11]
 CLMA_46_216/B4                                                            f       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMA_46_216/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.208      12.884                          
 clock uncertainty                                       0.000      12.884                          

 Hold time                                              -0.029      12.855                          

 Data required time                                                 12.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.855                          
 Data arrival time                                                  13.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.221      13.313 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.741      14.054         u_CORES/u_debug_core_0/resetn
 CLMS_10_209/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/RS

 Data arrival time                                                  14.054         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.973%), Route: 0.741ns(77.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      31.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      31.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      32.883         ntclkbufg_0      
 CLMS_10_209/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK
 clock pessimism                                         0.190      33.073                          
 clock uncertainty                                      -0.150      32.923                          

 Recovery time                                          -0.476      32.447                          

 Data required time                                                 32.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.447                          
 Data arrival time                                                  14.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.221      13.313 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.741      14.054         u_CORES/u_debug_core_0/resetn
 CLMS_10_209/RS                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/RS

 Data arrival time                                                  14.054         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.973%), Route: 0.741ns(77.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      31.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      31.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      32.883         ntclkbufg_0      
 CLMS_10_209/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/CLK
 clock pessimism                                         0.190      33.073                          
 clock uncertainty                                      -0.150      32.923                          

 Recovery time                                          -0.476      32.447                          

 Data required time                                                 32.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.447                          
 Data arrival time                                                  14.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.221      13.313 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.741      14.054         u_CORES/u_debug_core_0/resetn
 CLMS_10_209/RS                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RS

 Data arrival time                                                  14.054         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.973%), Route: 0.741ns(77.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      31.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      31.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      32.883         ntclkbufg_0      
 CLMS_10_209/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK
 clock pessimism                                         0.190      33.073                          
 clock uncertainty                                      -0.150      32.923                          

 Recovery time                                          -0.476      32.447                          

 Data required time                                                 32.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.447                          
 Data arrival time                                                  14.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.393                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      11.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      11.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      11.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      12.883         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.182      13.065 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.310      13.375         u_CORES/u_debug_core_0/resetn
 CLMS_34_201/RSCO                  td                    0.092      13.467 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.467         ntR27            
 CLMS_34_205/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.467         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.918%), Route: 0.310ns(53.082%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMS_34_205/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194      12.898                          
 clock uncertainty                                       0.000      12.898                          

 Removal time                                            0.000      12.898                          

 Data required time                                                 12.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.898                          
 Data arrival time                                                  13.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      11.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      11.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      11.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      12.883         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.182      13.065 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.310      13.375         u_CORES/u_debug_core_0/resetn
 CLMS_34_201/RSCO                  td                    0.092      13.467 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.467         ntR27            
 CLMS_34_205/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.467         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.918%), Route: 0.310ns(53.082%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMS_34_205/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194      12.898                          
 clock uncertainty                                       0.000      12.898                          

 Removal time                                            0.000      12.898                          

 Data required time                                                 12.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.898                          
 Data arrival time                                                  13.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N0              
 PLL_158_55/CLK_OUT1               td                    0.074      11.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      11.988         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      11.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.895      12.883         ntclkbufg_0      
 CLMA_34_176/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_34_176/Q0                    tco                   0.182      13.065 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=95)       0.310      13.375         u_CORES/u_debug_core_0/resetn
 CLMS_34_201/RSCO                  td                    0.092      13.467 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.467         ntR27            
 CLMS_34_205/RSCI                                                          f       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  13.467         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.918%), Route: 0.310ns(53.082%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N0              
 PLL_158_55/CLK_OUT1               td                    0.079      11.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614      12.167         clk_50m_deg180   
 USCM_84_108/CLK_USCM              td                    0.000      12.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=346)      0.925      13.092         ntclkbufg_0      
 CLMS_34_205/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194      12.898                          
 clock uncertainty                                       0.000      12.898                          

 Removal time                                            0.000      12.898                          

 Data required time                                                 12.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.898                          
 Data arrival time                                                  13.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.569                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_1 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.918       0.918 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.057       0.975 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.551       1.526         _N0              
 PLL_158_55/CLK_OUT0               td                    0.081       1.607 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608       2.215         nt_ad_clk_2      
 USCM_84_153/CLK_USCM              td                    0.000       2.215 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.067       3.282         ntR147           
 IOL_7_229/DO                      td                    0.106       3.388 f       ad_clk_1_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.388         ad_clk_1_obuf/ntO
 IOBS_LR_0_228/PAD                 td                    3.197       6.585 f       ad_clk_1_obuf/opit_0/O
                                   net (fanout=1)        0.000       6.585         ad_clk_1         
 L7                                                                        f       ad_clk_1 (port)  

 Data arrival time                                                   6.585         Logic Levels: 6  
                                                                                   Logic: 4.359ns(66.196%), Route: 2.226ns(33.804%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : ad_clk_2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.918       0.918 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.057       0.975 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.551       1.526         _N0              
 PLL_158_55/CLK_OUT0               td                    0.081       1.607 f       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.608       2.215         nt_ad_clk_2      
 USCM_84_153/CLK_USCM              td                    0.000       2.215 f       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.067       3.282         ntR147           
 IOL_7_201/DO                      td                    0.106       3.388 f       ad_clk_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.388         ad_clk_2_obuf/ntO
 IOBS_LR_0_200/PAD                 td                    3.197       6.585 f       ad_clk_2_obuf/opit_0/O
                                   net (fanout=1)        0.000       6.585         ad_clk_2         
 J3                                                                        f       ad_clk_2 (port)  

 Data arrival time                                                   6.585         Logic Levels: 6  
                                                                                   Logic: 4.359ns(66.196%), Route: 2.226ns(33.804%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_1[6] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/D
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E3                                                      0.000       0.000 f       ad_data_1[6] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_1[6]     
 IOBS_LR_0_268/DIN                 td                    0.918       0.918 f       ad_data_1_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.918         ad_data_1_ibuf[6]/ntD
 IOL_7_269/RX_DATA_DD              td                    0.097       1.015 f       ad_data_1_ibuf[6]/opit_1/OUT
                                   net (fanout=2)        0.939       1.954         nt_ad_data_1[6]  
 CLMS_34_209/M3                                                            f       u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/D

 Data arrival time                                                   1.954         Logic Levels: 2  
                                                                                   Logic: 1.015ns(51.945%), Route: 0.939ns(48.055%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[0] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H4                                                      0.000       0.000 r       ad_data_2[0] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_2[0]     
 IOBS_LR_0_216/DIN                 td                    0.735       0.735 r       ad_data_2_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_2_ibuf[0]/ntD
 IOL_7_217/RX_DATA_DD              td                    0.066       0.801 r       ad_data_2_ibuf[0]/opit_1/OUT
                                   net (fanout=2)        0.278       1.079         nt_ad_data_2[0]  
 CLMS_22_213/M3                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/D

 Data arrival time                                                   1.079         Logic Levels: 2  
                                                                                   Logic: 0.801ns(74.235%), Route: 0.278ns(25.765%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[7] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K5                                                      0.000       0.000 r       ad_data_2[7] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_2[7]     
 IOBS_LR_0_213/DIN                 td                    0.735       0.735 r       ad_data_2_ibuf[7]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_2_ibuf[7]/ntD
 IOL_7_214/RX_DATA_DD              td                    0.066       0.801 r       ad_data_2_ibuf[7]/opit_1/OUT
                                   net (fanout=2)        0.281       1.082         nt_ad_data_2[7]  
 CLMS_18_217/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D

 Data arrival time                                                   1.082         Logic Levels: 2  
                                                                                   Logic: 0.801ns(74.030%), Route: 0.281ns(25.970%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data_2[1] (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H3                                                      0.000       0.000 r       ad_data_2[1] (port)
                                   net (fanout=1)        0.000       0.000         ad_data_2[1]     
 IOBS_LR_0_217/DIN                 td                    0.735       0.735 r       ad_data_2_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.735         ad_data_2_ibuf[1]/ntD
 IOL_7_218/RX_DATA_DD              td                    0.066       0.801 r       ad_data_2_ibuf[1]/opit_1/OUT
                                   net (fanout=2)        0.284       1.085         nt_ad_data_2[1]  
 CLMS_18_213/M1                                                            r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   1.085         Logic Levels: 2  
                                                                                   Logic: 0.801ns(73.825%), Route: 0.284ns(26.175%)
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_54_192/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.282      25.000          0.718           High Pulse Width  DRM_54_192/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB
 24.504      25.000          0.496           High Pulse Width  CLMS_14_209/CLK         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_38_185/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_38_185/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_38_185/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_54_192/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.282       10.000          0.718           Low Pulse Width   DRM_54_192/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA
 9.504       10.000          0.496           Low Pulse Width   CLMS_50_205/CLK         u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------+
| Type       | File Name                                                             
+-------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/34_hs_dual_ad/prj/place_route/hs_dual_ad_pnr.adf       
| Output     | D:/Desktop/50G/34_hs_dual_ad/prj/report_timing/hs_dual_ad_rtp.adf     
|            | D:/Desktop/50G/34_hs_dual_ad/prj/report_timing/hs_dual_ad.rtr         
|            | D:/Desktop/50G/34_hs_dual_ad/prj/report_timing/rtr.db                 
+-------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 892 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
