sim-outorder: SimpleScalar/Alpha Tool Set version 4.0 of December, 2001.
Copyright (C) 2000-2001 by The Regents of The University of Michigan.
Copyright (C) 1994-2001 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
This version of SimpleScalar is licensed for academic non-commercial use only.

sim: command line: ../../simplescalar/sim-outorder -max:inst 100000000 -cache:il1 none -cache:il2 none -cache:dl1 none -cache:dl2 none -tlb:itlb none -tlb:dtlb none -bpred perfect -decode:width 4 -issue:width 8 -commit:width 4 -ruu:size 128 -lsq:size 64 ./wrf_base.alpha64-gcc82-static 

sim: simulation started @ Mon Dec 24 16:59:40 2018, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -vr                   false # verbose registers operation
-trigger:inst               0 # trigger instruction for verbose operation
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim           <null> # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-fetch:mf_compat        false # optimistic misfetch recovery
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                8 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                 128 # register update unit (RUU) size
-lsq:size                  64 # load/store queue (LSQ) size
-lsq:perfect            false # perfect memory disambiguation
-cache:dl1               none # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2               none # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               6 # l2 data cache hit latency (in cycles)
-cache:il1               none # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2               none # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               6 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         18 2 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb                none # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb                none # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **


/**********************************/
F:branch	0
F:iL1 miss	0
F:iL2 miss	0
F:iTLB miss	0
F:dL1 miss	0
F:dL2 miss	0
F:dTLB miss	0
/*************************************/
o:branch	0
o:iL1 miss	 0
o:iL2 miss	0
o:iTLB miss	0
o:dL1 miss	0
o:dL2 miss	0
o:dTLB miss	0
/*************************************/
s:branc	 0
s:iL1 miss	0
s:iL2 miss	0
s:iTLB miss	 0
s:dL1 miss	0
s:dL2 miss	0
s:dTLB miss	0
/*************************************/


sim: ** simulation statistics **
sim_num_insn              100000003 # total number of instructions committed
sim_num_refs               49895789 # total number of loads and stores committed
sim_num_loads              24996579 # total number of loads committed
sim_num_stores         24899210.0000 # total number of stores committed
sim_num_branches           24979620 # total number of branches committed
sim_elapsed_time                271 # total simulation time in seconds
sim_inst_rate           369003.7011 # simulation speed (in insts/sec)
sim_total_insn            100000003 # total number of instructions executed
sim_total_refs             49895789 # total number of loads and stores executed
sim_total_loads            24996579 # total number of loads executed
sim_total_stores       24899210.0000 # total number of stores executed
sim_total_branches         24979620 # total number of branches executed
sim_cycle                  25206450 # total simulation time in cycles
sim_IPC                      3.9672 # instructions per cycle
sim_CPI                      0.2521 # cycles per instruction
sim_exec_BW                  3.9672 # total instructions (mis-spec + committed) per cycle
sim_IPB                      4.0033 # instruction per branch
IFQ_count                 100825800 # cumulative IFQ occupancy
IFQ_fcount                 25206450 # cumulative IFQ full count
ifq_occupancy                4.0000 # avg IFQ occupancy (insn's)
ifq_rate                     3.9672 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.0083 # avg IFQ occupant latency (cycle's)
ifq_full                     1.0000 # fraction of time (cycle's) IFQ was full
RUU_count                 528284397 # cumulative RUU occupancy
RUU_fcount                   201471 # cumulative RUU full count
ruu_occupancy               20.9583 # avg RUU occupancy (insn's)
ruu_rate                     3.9672 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  5.2828 # avg RUU occupant latency (cycle's)
ruu_full                     0.0080 # fraction of time (cycle's) RUU was full
LSQ_count                 259450856 # cumulative LSQ occupancy
LSQ_fcount                     1076 # cumulative LSQ full count
lsq_occupancy               10.2930 # avg LSQ occupancy (insn's)
lsq_rate                     3.9672 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.5945 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
sim_slip                  937630925 # total number of slip cycles
avg_sim_slip                 9.3763 # the average slip between issue and retirement
misfetch_count                    0 # misfetch count
misfetch_only_count               0 # misfetch only count
recovery_count                    0 # recovery count
sim_invalid_addrs             49969 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000220 # program text (code) segment base
ld_text_size                4992784 # program text (code) size in bytes
ld_data_base           0x0120578000 # program initialized data segment base
ld_data_size                  36688 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x0000000000 # program stack segment base (highest address in stack)
ld_stack_size            3766484992 # program initial stack size
ld_prog_entry          0x0120000620 # program entry point (initial PC)
ld_environ_base        0x011f800000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  720 # total number of pages allocated
mem.page_mem                  5760k # total size of memory pages allocated
mem.ptab_misses                 884 # total first level page table misses
mem.ptab_accesses        1010010578 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

