Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec  2 20:17:59 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     22          
TIMING-18  Warning           Missing input or output delay   44          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3054)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (7)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3054)
---------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_x_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/GAMEPLAY/cursor_y_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[0][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[1][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[2][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[3][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[4][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[5][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[6][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[7][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mode_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.174        0.000                      0                 1452        0.179        0.000                      0                 1452        3.750        0.000                       0                   676  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.174        0.000                      0                 1452        0.179        0.000                      0                 1452        3.750        0.000                       0                   676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[1][4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 1.300ns (17.797%)  route 6.004ns (82.203%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sw1_sync_reg/Q
                         net (fo=32, routed)          1.897     7.505    ENGINE/LOADER/sw1_sync
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.657 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_20/O
                         net (fo=1, routed)           0.436     8.093    ENGINE/LOADER/grid_shadow[0][0][3]_i_20_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.326     8.419 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_16/O
                         net (fo=1, routed)           0.575     8.994    ENGINE/LOADER/grid_shadow[0][0][3]_i_16_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.118 f  ENGINE/LOADER/grid_shadow[0][0][3]_i_13/O
                         net (fo=1, routed)           0.295     9.413    ENGINE/LOADER/grid_shadow[0][0][3]_i_13_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.537 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_9/O
                         net (fo=2, routed)           0.702    10.239    ENGINE/LOADER/grid_shadow[0][0][3]_i_9_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.118    10.357 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_2/O
                         net (fo=83, routed)          2.099    12.457    ENGINE/SHADOW_REG/out9[3]
    SLICE_X41Y16         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.440    14.781    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][4][3]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)       -0.303    14.631    ENGINE/SHADOW_REG/grid_shadow_reg[1][4][3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.306ns (17.828%)  route 6.020ns (82.172%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sw1_sync_reg/Q
                         net (fo=32, routed)          1.897     7.505    ENGINE/LOADER/sw1_sync
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.657 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_20/O
                         net (fo=1, routed)           0.436     8.093    ENGINE/LOADER/grid_shadow[0][0][3]_i_20_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.326     8.419 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_16/O
                         net (fo=1, routed)           0.575     8.994    ENGINE/LOADER/grid_shadow[0][0][3]_i_16_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.118 f  ENGINE/LOADER/grid_shadow[0][0][3]_i_13/O
                         net (fo=1, routed)           0.295     9.413    ENGINE/LOADER/grid_shadow[0][0][3]_i_13_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.537 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_9/O
                         net (fo=2, routed)           0.562    10.099    ENGINE/LOADER/grid_shadow[0][0][3]_i_9_n_0
    SLICE_X15Y25         LUT4 (Prop_lut4_I1_O)        0.124    10.223 r  ENGINE/LOADER/mem_reg_0_127_0_0_i_1__0/O
                         net (fo=83, routed)          2.254    12.478    ENGINE/SHADOW_REG/out6
    SLICE_X35Y16         FDRE                                         r  ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.437    14.778    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)       -0.105    14.898    ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[4][5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 1.362ns (18.786%)  route 5.888ns (81.214%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sw1_sync_reg/Q
                         net (fo=32, routed)          2.232     7.840    ENGINE/LOADER/sw1_sync
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.964 f  ENGINE/LOADER/grid_shadow[0][0][1]_i_7/O
                         net (fo=1, routed)           0.000     7.964    ENGINE/LOADER/grid_shadow[0][0][1]_i_7_n_0
    SLICE_X14Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     8.205 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5/O
                         net (fo=1, routed)           0.000     8.205    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5_n_0
    SLICE_X14Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     8.303 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3/O
                         net (fo=1, routed)           0.576     8.879    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.319     9.198 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_2/O
                         net (fo=2, routed)           0.667     9.865    ENGINE/LOADER/grid_shadow[0][0][1]_i_2_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.989 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_1/O
                         net (fo=83, routed)          2.413    12.402    ENGINE/SHADOW_REG/out9[1]
    SLICE_X47Y18         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[4][5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.438    14.779    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[4][5][1]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X47Y18         FDRE (Setup_fdre_C_D)       -0.067    14.865    ENGINE/SHADOW_REG/grid_shadow_reg[4][5][1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[1][7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 1.362ns (18.781%)  route 5.890ns (81.219%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sw1_sync_reg/Q
                         net (fo=32, routed)          2.232     7.840    ENGINE/LOADER/sw1_sync
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.964 f  ENGINE/LOADER/grid_shadow[0][0][1]_i_7/O
                         net (fo=1, routed)           0.000     7.964    ENGINE/LOADER/grid_shadow[0][0][1]_i_7_n_0
    SLICE_X14Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     8.205 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5/O
                         net (fo=1, routed)           0.000     8.205    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5_n_0
    SLICE_X14Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     8.303 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3/O
                         net (fo=1, routed)           0.576     8.879    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.319     9.198 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_2/O
                         net (fo=2, routed)           0.667     9.865    ENGINE/LOADER/grid_shadow[0][0][1]_i_2_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.989 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_1/O
                         net (fo=83, routed)          2.415    12.404    ENGINE/SHADOW_REG/out9[1]
    SLICE_X44Y16         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.441    14.782    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[1][7][1]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)       -0.067    14.868    ENGINE/SHADOW_REG/grid_shadow_reg[1][7][1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[5][7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 1.362ns (18.796%)  route 5.884ns (81.204%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sw1_sync_reg/Q
                         net (fo=32, routed)          2.232     7.840    ENGINE/LOADER/sw1_sync
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.964 f  ENGINE/LOADER/grid_shadow[0][0][1]_i_7/O
                         net (fo=1, routed)           0.000     7.964    ENGINE/LOADER/grid_shadow[0][0][1]_i_7_n_0
    SLICE_X14Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     8.205 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5/O
                         net (fo=1, routed)           0.000     8.205    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5_n_0
    SLICE_X14Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     8.303 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3/O
                         net (fo=1, routed)           0.576     8.879    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.319     9.198 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_2/O
                         net (fo=2, routed)           0.667     9.865    ENGINE/LOADER/grid_shadow[0][0][1]_i_2_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.989 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_1/O
                         net (fo=83, routed)          2.409    12.398    ENGINE/SHADOW_REG/out9[1]
    SLICE_X45Y16         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[5][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.441    14.782    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[5][7][1]/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X45Y16         FDRE (Setup_fdre_C_D)       -0.067    14.868    ENGINE/SHADOW_REG/grid_shadow_reg[5][7][1]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/fixed_mask_shadow_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.306ns (18.188%)  route 5.874ns (81.812%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sw1_sync_reg/Q
                         net (fo=32, routed)          1.897     7.505    ENGINE/LOADER/sw1_sync
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.657 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_20/O
                         net (fo=1, routed)           0.436     8.093    ENGINE/LOADER/grid_shadow[0][0][3]_i_20_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.326     8.419 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_16/O
                         net (fo=1, routed)           0.575     8.994    ENGINE/LOADER/grid_shadow[0][0][3]_i_16_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.118 f  ENGINE/LOADER/grid_shadow[0][0][3]_i_13/O
                         net (fo=1, routed)           0.295     9.413    ENGINE/LOADER/grid_shadow[0][0][3]_i_13_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.537 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_9/O
                         net (fo=2, routed)           0.562    10.099    ENGINE/LOADER/grid_shadow[0][0][3]_i_9_n_0
    SLICE_X15Y25         LUT4 (Prop_lut4_I1_O)        0.124    10.223 r  ENGINE/LOADER/mem_reg_0_127_0_0_i_1__0/O
                         net (fo=83, routed)          2.109    12.333    ENGINE/SHADOW_REG/out6
    SLICE_X36Y15         FDRE                                         r  ENGINE/SHADOW_REG/fixed_mask_shadow_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.439    14.780    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  ENGINE/SHADOW_REG/fixed_mask_shadow_reg[1][7]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)       -0.103    14.830    ENGINE/SHADOW_REG/fixed_mask_shadow_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[2][7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.300ns (18.660%)  route 5.667ns (81.340%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  sw1_sync_reg/Q
                         net (fo=32, routed)          1.897     7.505    ENGINE/LOADER/sw1_sync
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.657 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_20/O
                         net (fo=1, routed)           0.436     8.093    ENGINE/LOADER/grid_shadow[0][0][3]_i_20_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.326     8.419 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_16/O
                         net (fo=1, routed)           0.575     8.994    ENGINE/LOADER/grid_shadow[0][0][3]_i_16_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.118 f  ENGINE/LOADER/grid_shadow[0][0][3]_i_13/O
                         net (fo=1, routed)           0.295     9.413    ENGINE/LOADER/grid_shadow[0][0][3]_i_13_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.537 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_9/O
                         net (fo=2, routed)           0.702    10.239    ENGINE/LOADER/grid_shadow[0][0][3]_i_9_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.118    10.357 r  ENGINE/LOADER/grid_shadow[0][0][3]_i_2/O
                         net (fo=83, routed)          1.762    12.119    ENGINE/SHADOW_REG/out9[3]
    SLICE_X38Y17         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[2][7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.437    14.778    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[2][7][3]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.266    14.665    ENGINE/SHADOW_REG/grid_shadow_reg[2][7][3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 sw1_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[8][4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.362ns (19.144%)  route 5.753ns (80.856%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  sw1_sync_reg/Q
                         net (fo=32, routed)          2.232     7.840    ENGINE/LOADER/sw1_sync
    SLICE_X14Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.964 f  ENGINE/LOADER/grid_shadow[0][0][1]_i_7/O
                         net (fo=1, routed)           0.000     7.964    ENGINE/LOADER/grid_shadow[0][0][1]_i_7_n_0
    SLICE_X14Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     8.205 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5/O
                         net (fo=1, routed)           0.000     8.205    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_5_n_0
    SLICE_X14Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     8.303 f  ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3/O
                         net (fo=1, routed)           0.576     8.879    ENGINE/LOADER/grid_shadow_reg[0][0][1]_i_3_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.319     9.198 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_2/O
                         net (fo=2, routed)           0.667     9.865    ENGINE/LOADER/grid_shadow[0][0][1]_i_2_n_0
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.989 r  ENGINE/LOADER/grid_shadow[0][0][1]_i_1/O
                         net (fo=83, routed)          2.278    12.267    ENGINE/SHADOW_REG/out9[1]
    SLICE_X43Y17         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.439    14.780    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][4][1]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)       -0.081    14.852    ENGINE/SHADOW_REG/grid_shadow_reg[8][4][1]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 1.626ns (22.929%)  route 5.466ns (77.071%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.551     5.072    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/Q
                         net (fo=19, routed)          1.231     6.760    ENGINE/GAMEPLAY/cursor_y_reg_reg[3]_0[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_11/O
                         net (fo=5, routed)           0.478     7.361    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_11_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.485 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_14/O
                         net (fo=2, routed)           0.500     7.985    ENGINE/GAMEPLAY/cursor_x_reg_reg[3]_1
    SLICE_X13Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.109 f  ENGINE/GAMEPLAY/grid_shadow[3][2][3]_i_2/O
                         net (fo=47, routed)          1.274     9.384    ENGINE/GAMEPLAY/grid_shadow[3][2][3]_i_2_n_0
    SLICE_X31Y20         LUT2 (Prop_lut2_I1_O)        0.152     9.536 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_4/O
                         net (fo=28, routed)          1.058    10.594    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_4_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.318    10.912 r  ENGINE/GAMEPLAY/grid_shadow[0][4][3]_i_2/O
                         net (fo=1, routed)           0.452    11.364    ENGINE/GAMEPLAY/grid_shadow[0][4][3]_i_2_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.328    11.692 r  ENGINE/GAMEPLAY/grid_shadow[0][4][3]_i_1/O
                         net (fo=5, routed)           0.472    12.164    ENGINE/SHADOW_REG/grid_shadow_reg[0][4][3]_0[0]
    SLICE_X42Y17         FDRE                                         r  ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.439    14.780    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][4]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X42Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.764    ENGINE/SHADOW_REG/fixed_mask_shadow_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/SHADOW_REG/grid_shadow_reg[0][4][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 1.626ns (22.929%)  route 5.466ns (77.071%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.551     5.072    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[2]/Q
                         net (fo=19, routed)          1.231     6.760    ENGINE/GAMEPLAY/cursor_y_reg_reg[3]_0[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     6.884 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_11/O
                         net (fo=5, routed)           0.478     7.361    ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_11_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.485 r  ENGINE/GAMEPLAY/mem_reg_0_127_0_0_i_14/O
                         net (fo=2, routed)           0.500     7.985    ENGINE/GAMEPLAY/cursor_x_reg_reg[3]_1
    SLICE_X13Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.109 f  ENGINE/GAMEPLAY/grid_shadow[3][2][3]_i_2/O
                         net (fo=47, routed)          1.274     9.384    ENGINE/GAMEPLAY/grid_shadow[3][2][3]_i_2_n_0
    SLICE_X31Y20         LUT2 (Prop_lut2_I1_O)        0.152     9.536 r  ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_4/O
                         net (fo=28, routed)          1.058    10.594    ENGINE/GAMEPLAY/grid_shadow[0][0][3]_i_4_n_0
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.318    10.912 r  ENGINE/GAMEPLAY/grid_shadow[0][4][3]_i_2/O
                         net (fo=1, routed)           0.452    11.364    ENGINE/GAMEPLAY/grid_shadow[0][4][3]_i_2_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.328    11.692 r  ENGINE/GAMEPLAY/grid_shadow[0][4][3]_i_1/O
                         net (fo=5, routed)           0.472    12.164    ENGINE/SHADOW_REG/grid_shadow_reg[0][4][3]_0[0]
    SLICE_X42Y17         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.439    14.780    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[0][4][0]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X42Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.764    ENGINE/SHADOW_REG/grid_shadow_reg[0][4][0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                  2.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cC/buttonPressFirstFlipFlop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cC/synchronizedButtonPress_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.583     1.466    cC/CLK
    SLICE_X5Y22          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cC/buttonPressFirstFlipFlop_reg/Q
                         net (fo=1, routed)           0.110     1.717    cC/buttonPressFirstFlipFlop
    SLICE_X5Y22          FDRE                                         r  cC/synchronizedButtonPress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.851     1.978    cC/CLK
    SLICE_X5Y22          FDRE                                         r  cC/synchronizedButtonPress_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.072     1.538    cC/synchronizedButtonPress_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cL/buttonPressFirstFlipFlop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cL/synchronizedButtonPress_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.628%)  route 0.127ns (47.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.580     1.463    cL/CLK
    SLICE_X5Y24          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  cL/buttonPressFirstFlipFlop_reg/Q
                         net (fo=1, routed)           0.127     1.731    cL/buttonPressFirstFlipFlop_reg_n_0
    SLICE_X6Y24          FDRE                                         r  cL/synchronizedButtonPress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.848     1.975    cL/CLK
    SLICE_X6Y24          FDRE                                         r  cL/synchronizedButtonPress_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.063     1.539    cL/synchronizedButtonPress_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ENGINE/CHECKER/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/CHECKER/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.556     1.439    ENGINE/CHECKER/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  ENGINE/CHECKER/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  ENGINE/CHECKER/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.071     1.658    ENGINE/CHECKER/FSM_onehot_state_reg_n_0_[2]
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.098     1.756 r  ENGINE/CHECKER/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    ENGINE/CHECKER/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X12Y22         FDSE                                         r  ENGINE/CHECKER/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.823     1.950    ENGINE/CHECKER/clk_IBUF_BUFG
    SLICE_X12Y22         FDSE                                         r  ENGINE/CHECKER/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y22         FDSE (Hold_fdse_C_D)         0.121     1.560    ENGINE/CHECKER/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ENGINE/CHECKER/check_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.451%)  route 0.190ns (50.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.553     1.436    ENGINE/CHECKER/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  ENGINE/CHECKER/check_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  ENGINE/CHECKER/check_done_reg/Q
                         net (fo=3, routed)           0.190     1.767    ENGINE/LOADER/checker_done
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  ENGINE/LOADER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    ENGINE/LOADER_n_18
    SLICE_X12Y25         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.820     1.947    ENGINE/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  ENGINE/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.121     1.590    ENGINE/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ENGINE/LOADER/load_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.553     1.436    ENGINE/LOADER/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  ENGINE/LOADER/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  ENGINE/LOADER/load_done_reg/Q
                         net (fo=3, routed)           0.137     1.737    ENGINE/LOADER/loader_done
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  ENGINE/LOADER/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    ENGINE/LOADER_n_19
    SLICE_X12Y25         FDRE                                         r  ENGINE/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.820     1.947    ENGINE/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  ENGINE/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.121     1.557    ENGINE/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ENGINE/LOADER/load_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.064%)  route 0.139ns (39.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.553     1.436    ENGINE/LOADER/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  ENGINE/LOADER/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  ENGINE/LOADER/load_done_reg/Q
                         net (fo=3, routed)           0.139     1.739    ENGINE/LOADER/loader_done
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  ENGINE/LOADER/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    ENGINE/LOADER_n_20
    SLICE_X12Y25         FDSE                                         r  ENGINE/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.820     1.947    ENGINE/clk_IBUF_BUFG
    SLICE_X12Y25         FDSE                                         r  ENGINE/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y25         FDSE (Hold_fdse_C_D)         0.120     1.556    ENGINE/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 selected_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.044%)  route 0.134ns (41.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  selected_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  selected_number_reg[3]/Q
                         net (fo=7, routed)           0.134     1.742    cU/Q[3]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  cU/selected_number[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    cU_n_3
    SLICE_X7Y22          FDSE                                         r  selected_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X7Y22          FDSE                                         r  selected_number_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y22          FDSE (Hold_fdse_C_D)         0.092     1.558    selected_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ENGINE/LOADER/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/LOADER/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.603%)  route 0.154ns (48.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.553     1.436    ENGINE/LOADER/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  ENGINE/LOADER/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  ENGINE/LOADER/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.154     1.754    ENGINE/LOADER/FSM_onehot_state_reg_n_0_[2]
    SLICE_X9Y25          FDRE                                         r  ENGINE/LOADER/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.820     1.947    ENGINE/LOADER/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  ENGINE/LOADER/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.055     1.524    ENGINE/LOADER/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cR/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cR/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.580     1.463    cR/CLK
    SLICE_X6Y24          FDRE                                         r  cR/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  cR/conditionedSignal_reg/Q
                         net (fo=5, routed)           0.130     1.757    cR/conditionedSignal_reg_n_0
    SLICE_X6Y24          FDRE                                         r  cR/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.848     1.975    cR/CLK
    SLICE_X6Y24          FDRE                                         r  cR/prev_conditioned_reg/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.064     1.527    cR/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 selected_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.864%)  route 0.135ns (42.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  selected_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  selected_number_reg[3]/Q
                         net (fo=7, routed)           0.135     1.743    cU/Q[3]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  cU/selected_number[3]_i_2/O
                         net (fo=1, routed)           0.000     1.788    cU_n_0
    SLICE_X7Y22          FDRE                                         r  selected_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  selected_number_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.091     1.557    selected_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y15   flash_div_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y17   flash_div_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y17   flash_div_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y18   flash_div_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y18   flash_div_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y18   flash_div_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y18   flash_div_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y19   flash_div_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y19   flash_div_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y23   ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y23   ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y22   ENGINE/GRID_RAM/mem_reg_0_127_1_1/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y23   ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y23   ENGINE/GRID_RAM/mem_reg_0_127_2_2/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.942ns  (logic 16.310ns (33.325%)  route 32.632ns (66.675%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    41.580    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    41.732 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.301    42.033    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.348    42.381 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.038    45.418    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    48.942 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.942    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.880ns  (logic 16.039ns (32.814%)  route 32.841ns (67.186%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.625    41.379    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.124    41.503 r  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.971    42.474    VGA/g[1]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    42.598 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.777    45.375    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    48.880 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.880    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.660ns  (logic 16.315ns (33.529%)  route 32.345ns (66.471%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=4 LUT5=5 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    41.580    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    41.732 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.301    42.033    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.348    42.381 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.750    45.131    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    48.660 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.660    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.596ns  (logic 16.311ns (33.564%)  route 32.286ns (66.436%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=5 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    41.580    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    41.732 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.305    42.037    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.348    42.385 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.687    45.072    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    48.596 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.596    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.544ns  (logic 16.298ns (33.575%)  route 32.246ns (66.425%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.248    41.002    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.150    41.152 r  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.267    41.418    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.332    41.750 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.263    45.014    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    48.544 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.544    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.366ns  (logic 16.053ns (33.190%)  route 32.313ns (66.810%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.625    41.379    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.124    41.503 r  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.677    42.180    VGA/g[1]
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.124    42.304 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.544    44.847    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    48.366 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.366    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.289ns  (logic 16.288ns (33.731%)  route 32.000ns (66.269%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=4 LUT4=5 LUT5=5 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    41.580    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    41.732 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.305    42.037    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.348    42.385 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.402    44.786    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    48.289 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.289    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.843ns  (logic 16.271ns (34.010%)  route 31.571ns (65.990%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=6 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.248    41.002    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.150    41.152 r  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.267    41.418    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.332    41.750 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.589    44.339    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    47.843 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.843    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.350ns  (logic 16.029ns (33.853%)  route 31.321ns (66.147%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.305    41.059    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124    41.183 r  VGA/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.151    41.334    VGA/vgaBlue_OBUF[0]_inst_i_2_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.124    41.458 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.396    43.855    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    47.350 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.350    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.303ns  (logic 16.058ns (33.946%)  route 31.245ns (66.054%))
  Logic Levels:           47  (CARRY4=24 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[8]/C
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.693     0.693 f  VGA/v_count_reg[8]/Q
                         net (fo=101, routed)         2.800     3.493    VGA/v_count[8]
    SLICE_X15Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.617 r  VGA/vgaRed_OBUF[0]_inst_i_10/O
                         net (fo=11, routed)          1.655     5.273    VGA/vgaRed_OBUF[0]_inst_i_10_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.124     5.397 r  VGA/vgaRed_OBUF[3]_inst_i_214/O
                         net (fo=1, routed)           0.000     5.397    VGA/vgaRed_OBUF[3]_inst_i_214_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.037 r  VGA/vgaRed_OBUF[3]_inst_i_151/O[3]
                         net (fo=5, routed)           0.674     6.710    VGA/DRAW/dsrc81_in[8]
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332     7.042 r  VGA/vgaRed_OBUF[2]_inst_i_471/O
                         net (fo=56, routed)          2.149     9.191    DRAW/vgaRed_OBUF[2]_inst_i_130_2
    SLICE_X8Y3           LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  DRAW/digit_row_reg[0]_i_242/O
                         net (fo=4, routed)           1.044    10.561    DRAW/digit_row_reg[0]_i_242_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    10.685 r  DRAW/digit_row_reg[0]_i_404/O
                         net (fo=1, routed)           0.000    10.685    DRAW/digit_row_reg[0]_i_404_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.218 r  DRAW/digit_row_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    11.218    DRAW/digit_row_reg[0]_i_361_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.335 r  DRAW/digit_row_reg[0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    11.335    DRAW/digit_row_reg[0]_i_305_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.452 r  DRAW/digit_row_reg[0]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.452    DRAW/digit_row_reg[0]_i_226_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.767 r  DRAW/digit_row_reg[0]_i_259/O[3]
                         net (fo=2, routed)           1.005    12.772    DRAW/digit_row_reg[0]_i_259_n_4
    SLICE_X7Y2           LUT3 (Prop_lut3_I2_O)        0.335    13.107 r  DRAW/digit_row_reg[0]_i_151/O
                         net (fo=2, routed)           1.041    14.147    DRAW/digit_row_reg[0]_i_151_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.332    14.479 r  DRAW/digit_row_reg[0]_i_155/O
                         net (fo=1, routed)           0.000    14.479    DRAW/digit_row_reg[0]_i_155_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.011 r  DRAW/digit_row_reg[0]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.011    DRAW/digit_row_reg[0]_i_75_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  DRAW/vgaRed_OBUF[2]_inst_i_130/CO[3]
                         net (fo=1, routed)           0.000    15.125    DRAW/vgaRed_OBUF[2]_inst_i_130_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.239 r  DRAW/vgaRed_OBUF[2]_inst_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.239    DRAW/vgaRed_OBUF[2]_inst_i_139_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.353 r  DRAW/vgaRed_OBUF[2]_inst_i_534/CO[3]
                         net (fo=1, routed)           0.000    15.353    DRAW/vgaRed_OBUF[2]_inst_i_534_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.687 r  DRAW/vgaRed_OBUF[2]_inst_i_527/O[1]
                         net (fo=3, routed)           0.987    16.674    DRAW/vgaRed_OBUF[2]_inst_i_527_n_6
    SLICE_X6Y13          LUT3 (Prop_lut3_I2_O)        0.303    16.977 r  DRAW/vgaRed_OBUF[2]_inst_i_531/O
                         net (fo=2, routed)           1.096    18.073    DRAW/vgaRed_OBUF[2]_inst_i_531_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152    18.225 r  DRAW/vgaRed_OBUF[2]_inst_i_398/O
                         net (fo=2, routed)           1.100    19.325    DRAW/vgaRed_OBUF[2]_inst_i_398_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.332    19.657 r  DRAW/vgaRed_OBUF[2]_inst_i_402/O
                         net (fo=1, routed)           0.000    19.657    DRAW/vgaRed_OBUF[2]_inst_i_402_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.189 r  DRAW/vgaRed_OBUF[2]_inst_i_190/CO[3]
                         net (fo=1, routed)           0.000    20.189    DRAW/vgaRed_OBUF[2]_inst_i_190_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.303 r  DRAW/digit_row_reg[0]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.303    DRAW/digit_row_reg[0]_i_52_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.637 r  DRAW/digit_row_reg[0]_i_25/O[1]
                         net (fo=7, routed)           2.038    22.675    DRAW/digit_row_reg[0]_i_63_0[1]
    SLICE_X9Y19          LUT2 (Prop_lut2_I0_O)        0.303    22.978 r  DRAW/digit_row_reg[0]_i_53/O
                         net (fo=1, routed)           0.000    22.978    DRAW/digit_row_reg[0]_i_53_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.379 r  DRAW/digit_row_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    23.379    DRAW/digit_row_reg[0]_i_24_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.601 r  DRAW/digit_row_reg[0]_i_9/O[0]
                         net (fo=3, routed)           1.383    24.983    DRAW/digit_row_reg[0]_i_27_0[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.299    25.282 r  DRAW/digit_row_reg[0]_i_19/O
                         net (fo=1, routed)           0.000    25.282    DRAW/digit_row_reg[0]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.795 f  DRAW/digit_row_reg[0]_i_7/CO[3]
                         net (fo=28, routed)          2.196    27.991    VGA/vgaRed_OBUF[2]_inst_i_65_1[0]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.124    28.115 r  VGA/vgaRed_OBUF[2]_inst_i_19/O
                         net (fo=53, routed)          2.157    30.272    VGA/vgaRed_OBUF[2]_inst_i_19_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.124    30.396 r  VGA/vgaRed_OBUF[2]_inst_i_23/O
                         net (fo=57, routed)          0.849    31.245    VGA/digit_row_reg[0]_i_10
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    31.369 r  VGA/digit_value_reg[3]_i_598/O
                         net (fo=1, routed)           0.000    31.369    VGA/digit_value_reg[3]_i_598_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    31.947 r  VGA/digit_value_reg[3]_i_553/O[2]
                         net (fo=4, routed)           1.537    33.483    VGA/digit_value_reg[3]_i_553_n_5
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.301    33.784 r  VGA/digit_value_reg[3]_i_542/O
                         net (fo=1, routed)           0.475    34.259    VGA/digit_value_reg[3]_i_542_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.663 r  VGA/digit_value_reg[3]_i_450/CO[3]
                         net (fo=1, routed)           0.000    34.663    VGA/digit_value_reg[3]_i_450_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.780 r  VGA/digit_value_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000    34.780    VGA/digit_value_reg[3]_i_353_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.897 r  VGA/digit_value_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000    34.897    VGA/digit_value_reg[3]_i_352_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.014 r  VGA/digit_value_reg[3]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.014    VGA/digit_value_reg[3]_i_249_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.131 r  VGA/digit_value_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    35.131    VGA/digit_value_reg[3]_i_248_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.370 f  VGA/digit_value_reg[3]_i_127/O[2]
                         net (fo=3, routed)           0.950    36.320    VGA/digit_value_reg[3]_i_127_n_5
    SLICE_X5Y21          LUT2 (Prop_lut2_I0_O)        0.301    36.621 r  VGA/digit_value_reg[3]_i_55/O
                         net (fo=1, routed)           0.000    36.621    VGA/digit_value_reg[3]_i_55_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.171 f  VGA/digit_value_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           2.165    39.336    VGA/DRAW/digit_value1
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.124    39.460 r  VGA/digit_value_reg[3]_i_9/O
                         net (fo=2, routed)           0.170    39.630    ENGINE/SHADOW_REG/vgaGreen_OBUF[3]_inst_i_2_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I4_O)        0.124    39.754 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           0.825    40.579    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124    40.703 r  VGA/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.176    40.878    VGA/r[1]
    SLICE_X12Y20         LUT6 (Prop_lut6_I2_O)        0.124    41.002 r  VGA/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.777    43.779    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    47.303 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.303    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.243ns (57.797%)  route 0.177ns (42.203%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[7]/C
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[7]/Q
                         net (fo=219, routed)         0.177     0.372    VGA/h_count_reg[8]_0[3]
    SLICE_X30Y2          LUT5 (Prop_lut5_I3_O)        0.048     0.420 r  VGA/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.420    VGA/data0[8]
    SLICE_X30Y2          FDRE                                         r  VGA/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.240ns (54.125%)  route 0.203ns (45.875%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[0]/Q
                         net (fo=67, routed)          0.203     0.398    VGA/h_count_reg[8]_0[0]
    SLICE_X14Y1          LUT5 (Prop_lut5_I2_O)        0.045     0.443 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.443    VGA/h_count[4]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.240ns (53.531%)  route 0.208ns (46.469%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE                         0.000     0.000 r  VGA/h_count_reg[0]/C
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  VGA/h_count_reg[0]/Q
                         net (fo=67, routed)          0.208     0.403    VGA/h_count_reg[8]_0[0]
    SLICE_X15Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.448 r  VGA/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.448    VGA/h_count_1[0]
    SLICE_X15Y0          FDRE                                         r  VGA/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.263ns (58.530%)  route 0.186ns (41.470%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[9]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/h_count_reg[9]/Q
                         net (fo=19, routed)          0.186     0.404    VGA/h_count[9]
    SLICE_X30Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.449 r  VGA/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.449    VGA/data0[9]
    SLICE_X30Y1          FDRE                                         r  VGA/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[9]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.263ns (58.530%)  route 0.186ns (41.470%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[9]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/h_count_reg[9]/Q
                         net (fo=19, routed)          0.186     0.404    VGA/h_count[9]
    SLICE_X30Y1          LUT6 (Prop_lut6_I5_O)        0.045     0.449 r  VGA/h_count[9]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.449    VGA/h_count[9]_rep__0_i_1_n_0
    SLICE_X30Y1          FDRE                                         r  VGA/h_count_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.261ns (56.677%)  route 0.200ns (43.323%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[2]/C
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/h_count_reg[2]/Q
                         net (fo=44, routed)          0.200     0.418    VGA/h_count_reg[8]_0[2]
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.043     0.461 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.461    VGA/h_count[3]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.263ns (56.864%)  route 0.200ns (43.136%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[2]/C
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/h_count_reg[2]/Q
                         net (fo=44, routed)          0.200     0.418    VGA/h_count_reg[8]_0[2]
    SLICE_X30Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.463 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.463    VGA/h_count[2]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.240ns (49.645%)  route 0.243ns (50.355%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[0]/Q
                         net (fo=28, routed)          0.243     0.438    VGA/v_count[0]
    SLICE_X15Y0          LUT3 (Prop_lut3_I2_O)        0.045     0.483 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.483    VGA/v_count[0]_i_1_n_0
    SLICE_X15Y0          FDRE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.261ns (53.699%)  route 0.225ns (46.301%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[2]/Q
                         net (fo=52, routed)          0.225     0.443    VGA/v_count[2]
    SLICE_X10Y1          LUT4 (Prop_lut4_I0_O)        0.043     0.486 r  VGA/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.486    VGA/v_count[3]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  VGA/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.263ns (53.889%)  route 0.225ns (46.111%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[2]/Q
                         net (fo=52, routed)          0.225     0.443    VGA/v_count[2]
    SLICE_X10Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.488 r  VGA/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.488    VGA/v_count[2]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  VGA/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.733ns  (logic 6.480ns (34.592%)  route 12.253ns (65.408%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    16.441    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    16.593 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.301    16.893    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.348    17.241 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.038    20.279    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    23.803 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.803    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.670ns  (logic 6.209ns (33.259%)  route 12.461ns (66.741%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.625    16.239    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.363 r  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.971    17.334    VGA/g[1]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.777    20.235    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    23.740 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.740    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.450ns  (logic 6.485ns (35.150%)  route 11.965ns (64.850%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    16.441    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    16.593 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.301    16.893    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I0_O)        0.348    17.241 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.750    19.991    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    23.520 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.520    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.387ns  (logic 6.481ns (35.247%)  route 11.906ns (64.753%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    16.441    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    16.593 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.305    16.897    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.348    17.245 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.687    19.932    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    23.457 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.457    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.334ns  (logic 6.468ns (35.281%)  route 11.866ns (64.719%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.248    15.862    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.150    16.012 r  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.267    16.279    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.332    16.611 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.263    19.874    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    23.405 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.405    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.156ns  (logic 6.223ns (34.274%)  route 11.933ns (65.726%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.625    16.239    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.124    16.363 r  VGA/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.677    17.040    VGA/g[1]
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.124    17.164 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.544    19.708    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    23.227 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.227    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.079ns  (logic 6.458ns (35.724%)  route 11.620ns (64.276%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.826    16.441    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.152    16.593 r  VGA/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.305    16.897    VGA/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.348    17.245 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.402    19.647    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    23.149 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.149    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.726ns  (logic 6.115ns (34.497%)  route 11.611ns (65.503%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.551     5.072    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/Q
                         net (fo=31, routed)          2.804     8.295    ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_32[1]
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.299     8.594 r  ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     8.594    ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X32Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     8.811 r  ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.632     9.443    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_27_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I0_O)        0.299     9.742 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.795    10.537    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.661 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.802    11.463    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_27_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.587 f  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000    11.587    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    11.801 f  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.954    12.755    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.297    13.052 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.766    13.818    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.942 f  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.796    14.738    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X29Y20         LUT5 (Prop_lut5_I2_O)        0.124    14.862 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.201    16.063    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I3_O)        0.152    16.215 r  ENGINE/GAMEPLAY/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.861    19.076    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    22.798 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.798    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.633ns  (logic 6.441ns (36.530%)  route 11.192ns (63.470%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.549     5.070    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.478     5.548 r  ENGINE/GAMEPLAY/cursor_x_reg_reg[1]/Q
                         net (fo=17, routed)          1.949     7.497    VGA/Q[1]
    SLICE_X36Y13         LUT6 (Prop_lut6_I2_O)        0.295     7.792 r  VGA/vgaRed_OBUF[2]_inst_i_110/O
                         net (fo=1, routed)           0.000     7.792    VGA/vgaRed_OBUF[2]_inst_i_110_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.324 r  VGA/vgaRed_OBUF[2]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.324    VGA/vgaRed_OBUF[2]_inst_i_42_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.438 r  VGA/vgaRed_OBUF[2]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.438    VGA/vgaRed_OBUF[2]_inst_i_14_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.666 f  VGA/vgaRed_OBUF[2]_inst_i_5/CO[2]
                         net (fo=4, routed)           1.241     9.908    VGA/DRAW/dsrc41_out
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.313    10.221 r  VGA/digit_value_reg[3]_i_12/O
                         net (fo=1, routed)           0.994    11.214    VGA/digit_value_reg[3]_i_12_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  VGA/digit_value_reg[3]_i_4/O
                         net (fo=5, routed)           1.227    12.565    ENGINE/SHADOW_REG/digit_value_reg[0]
    SLICE_X36Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.689 r  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.728    13.417    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    13.541 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.949    14.490    ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.614 f  ENGINE/SHADOW_REG/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=5, routed)           1.248    15.862    VGA/vgaGreen_OBUF[3]_inst_i_1_0
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.150    16.012 r  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.267    16.279    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.332    16.611 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.589    19.200    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    22.703 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.703    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.609ns  (logic 6.132ns (34.826%)  route 11.476ns (65.174%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.551     5.072    ENGINE/GAMEPLAY/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  ENGINE/GAMEPLAY/cursor_y_reg_reg[1]/Q
                         net (fo=31, routed)          2.804     8.295    ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_32[1]
    SLICE_X32Y20         LUT6 (Prop_lut6_I2_O)        0.299     8.594 r  ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000     8.594    ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_51_n_0
    SLICE_X32Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     8.811 r  ENGINE/SHADOW_REG/seg_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.632     9.443    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_27_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I0_O)        0.299     9.742 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.795    10.537    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.661 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.802    11.463    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_27_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.587 f  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000    11.587    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X34Y18         MUXF7 (Prop_muxf7_I1_O)      0.214    11.801 f  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.954    12.755    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_15_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.297    13.052 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_9/O
                         net (fo=4, routed)           0.766    13.818    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.942 f  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.796    14.738    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X29Y20         LUT5 (Prop_lut5_I2_O)        0.124    14.862 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.194    16.056    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y19         LUT4 (Prop_lut4_I3_O)        0.152    16.208 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.734    18.942    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    22.681 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.681    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.359ns (35.189%)  route 0.661ns (64.811%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.552     1.435    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/Q
                         net (fo=1, routed)           0.213     1.789    ENGINE/SHADOW_REG/grid_out[8][8][2]
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.834 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.834    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I1_O)      0.065     1.899 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=5, routed)           0.147     2.047    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.108     2.155 r  ENGINE/SHADOW_REG/digit_value_reg[2]_i_1/O
                         net (fo=2, routed)           0.301     2.455    DRAW/vgaRed_OBUF[3]_inst_i_22_0[2]
    SLICE_X32Y15         LDCE                                         r  DRAW/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 0.359ns (34.485%)  route 0.682ns (65.515%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.552     1.435    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/Q
                         net (fo=1, routed)           0.213     1.789    ENGINE/SHADOW_REG/grid_out[8][8][2]
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.834 f  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.834    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I1_O)      0.065     1.899 f  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=5, routed)           0.158     2.057    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.108     2.165 r  ENGINE/SHADOW_REG/digit_value_reg[1]_i_1/O
                         net (fo=3, routed)           0.311     2.476    DRAW/vgaRed_OBUF[3]_inst_i_22_0[1]
    SLICE_X32Y15         LDCE                                         r  DRAW/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.359ns (32.549%)  route 0.744ns (67.451%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.552     1.435    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][2]/Q
                         net (fo=1, routed)           0.213     1.789    ENGINE/SHADOW_REG/grid_out[8][8][2]
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.834 f  ENGINE/SHADOW_REG/digit_value_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.834    ENGINE/SHADOW_REG/digit_value_reg[3]_i_20_n_0
    SLICE_X35Y21         MUXF7 (Prop_muxf7_I1_O)      0.065     1.899 f  ENGINE/SHADOW_REG/digit_value_reg[3]_i_7/O
                         net (fo=5, routed)           0.156     2.056    ENGINE/SHADOW_REG/digit_value_reg[3]_i_7_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I4_O)        0.108     2.164 r  ENGINE/SHADOW_REG/digit_value_reg[0]_i_1/O
                         net (fo=3, routed)           0.374     2.538    DRAW/vgaRed_OBUF[3]_inst_i_22_0[0]
    SLICE_X32Y15         LDCE                                         r  DRAW/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.189ns  (logic 0.359ns (30.187%)  route 0.830ns (69.813%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.552     1.435    ENGINE/SHADOW_REG/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ENGINE/SHADOW_REG/grid_shadow_reg[8][8][3]/Q
                         net (fo=1, routed)           0.215     1.791    ENGINE/SHADOW_REG/grid_out[8][8][3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.836 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_14/O
                         net (fo=1, routed)           0.000     1.836    ENGINE/SHADOW_REG/digit_value_reg[3]_i_14_n_0
    SLICE_X33Y21         MUXF7 (Prop_muxf7_I1_O)      0.065     1.901 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_5/O
                         net (fo=5, routed)           0.267     2.168    ENGINE/SHADOW_REG/digit_value_reg[3]_i_5_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.108     2.276 r  ENGINE/SHADOW_REG/digit_value_reg[3]_i_1/O
                         net (fo=2, routed)           0.348     2.624    DRAW/vgaRed_OBUF[3]_inst_i_22_0[3]
    SLICE_X33Y15         LDCE                                         r  DRAW/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.487ns (57.179%)  route 1.114ns (42.821%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.556     1.439    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X30Y18         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.417     2.020    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.065 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.762    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.040 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.040    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.433ns (53.311%)  route 1.255ns (46.689%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.556     1.439    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X30Y18         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.417     2.020    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.065 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.838     2.903    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.127 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.127    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.524ns (56.399%)  route 1.178ns (43.601%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  flash_div_reg[26]/Q
                         net (fo=4, routed)           0.302     1.905    VGA/flash_div_reg[0]
    SLICE_X15Y21         LUT5 (Prop_lut5_I3_O)        0.043     1.948 r  VGA/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.086     2.034    VGA/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.112     2.146 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.790     2.936    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.140 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.140    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.466ns (53.602%)  route 1.269ns (46.398%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.556     1.439    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X30Y18         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=10, routed)          0.315     1.918    ENGINE/GAMEPLAY/LED_activating_counter[0]
    SLICE_X30Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.963 r  ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.242     2.205    ENGINE/GAMEPLAY/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.250 r  ENGINE/GAMEPLAY/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.962    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.174 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.174    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.413ns (51.512%)  route 1.330ns (48.488%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.555     1.438    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X30Y19         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=10, routed)          0.396     1.998    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.043 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.934     2.977    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.181 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.181    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 flash_div_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.557ns (56.454%)  route 1.201ns (43.546%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  flash_div_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  flash_div_reg[26]/Q
                         net (fo=4, routed)           0.302     1.905    VGA/flash_div_reg[0]
    SLICE_X15Y21         LUT5 (Prop_lut5_I3_O)        0.044     1.949 f  VGA/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.156     2.105    VGA/vgaRed_OBUF[2]_inst_i_2_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I2_O)        0.107     2.212 r  VGA/vgaBlue_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.050     2.262    VGA/vgaBlue_OBUF[0]_inst_i_2_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.307 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.692     3.000    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.196 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.196    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.845ns  (logic 1.451ns (51.002%)  route 1.394ns (48.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.394     2.845    cR/btnR_IBUF
    SLICE_X5Y21          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.505     4.846    cR/CLK
    SLICE_X5Y21          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.823ns  (logic 1.451ns (51.403%)  route 1.372ns (48.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.372     2.823    cL/btnL_IBUF
    SLICE_X5Y24          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.500     4.841    cL/CLK
    SLICE_X5Y24          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw0_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.741ns  (logic 1.453ns (53.011%)  route 1.288ns (46.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.288     2.741    sw_IBUF[0]
    SLICE_X0Y21          FDRE                                         r  sw0_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.507     4.848    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  sw0_sync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.715ns  (logic 1.441ns (53.077%)  route 1.274ns (46.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.274     2.715    cC/btnC_IBUF
    SLICE_X5Y22          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.503     4.844    cC/CLK
    SLICE_X5Y22          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.661ns  (logic 1.454ns (54.625%)  route 1.208ns (45.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.208     2.661    cU/btnU_IBUF
    SLICE_X2Y24          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.502     4.843    cU/CLK
    SLICE_X2Y24          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw1_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.602ns  (logic 1.461ns (56.172%)  route 1.140ns (43.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.140     2.602    sw_IBUF[1]
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.513     4.854    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 1.452ns (55.988%)  route 1.142ns (44.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.142     2.594    cD/btnD_IBUF
    SLICE_X2Y22          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         1.505     4.846    cD/CLK
    SLICE_X2Y22          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw1_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.229ns (34.306%)  route 0.439ns (65.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.439     0.669    sw_IBUF[1]
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sw1_sync_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.221ns (32.707%)  route 0.454ns (67.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.454     0.674    cD/btnD_IBUF
    SLICE_X2Y22          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.853     1.980    cD/CLK
    SLICE_X2Y22          FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.210ns (29.523%)  route 0.500ns (70.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.500     0.710    cC/btnC_IBUF
    SLICE_X5Y22          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.851     1.978    cC/CLK
    SLICE_X5Y22          FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.222ns (30.541%)  route 0.505ns (69.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.505     0.726    cU/btnU_IBUF
    SLICE_X2Y24          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.850     1.977    cU/CLK
    SLICE_X2Y24          FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw0_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.221ns (30.113%)  route 0.513ns (69.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.513     0.734    sw_IBUF[0]
    SLICE_X0Y21          FDRE                                         r  sw0_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  sw0_sync_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.219ns (29.221%)  route 0.531ns (70.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.531     0.750    cR/btnR_IBUF
    SLICE_X5Y21          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.852     1.979    cR/CLK
    SLICE_X5Y21          FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.219ns (28.926%)  route 0.539ns (71.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.539     0.758    cL/btnL_IBUF
    SLICE_X5Y24          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=675, routed)         0.848     1.975    cL/CLK
    SLICE_X5Y24          FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C





