

================================================================
== Vitis HLS Report for 'horn_schunck_64'
================================================================
* Date:           Thu Dec 18 23:21:45 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  28.952 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1079741|  1079741|  31.261 ms|  31.261 ms|  1079741|  1079741|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |        Type       |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+
        |grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94  |horn_schunck_64_Pipeline_VITIS_LOOP_33_5  |     3479|     3479|  0.101 ms|  0.101 ms|    0|    0|  loop pipeline stp|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3   |  1079740|  1079740|    215948|          -|          -|     5|        no|
        | + VITIS_LOOP_31_4  |   215946|   215946|      3483|          -|          -|    62|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     64|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    6|   6466|   5304|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      0|    119|    -|
|Register         |        -|    -|     63|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    6|   6529|   5487|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      270|  240|  82000|  41000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    2|      7|     13|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94  |horn_schunck_64_Pipeline_VITIS_LOOP_33_5  |        0|   6|  6466|  5304|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                          |        0|   6|  6466|  5304|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_165_p2  |         +|   0|  0|  14|           6|           1|
    |add_ln37_fu_158_p2    |         +|   0|  0|  14|           6|           2|
    |iter_2_fu_128_p2      |         +|   0|  0|  11|           3|           1|
    |icmp_ln29_fu_122_p2   |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln31_fu_134_p2   |      icmp|   0|  0|  14|           6|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  64|          24|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  29|          7|    1|          7|
    |iter_fu_52  |   9|          2|    3|          6|
    |u_address0  |   9|          2|   12|         24|
    |u_ce0       |   9|          2|    1|          2|
    |u_ce1       |   9|          2|    1|          2|
    |u_we1       |   9|          2|    1|          2|
    |v_address0  |   9|          2|   12|         24|
    |v_ce0       |   9|          2|    1|          2|
    |v_ce1       |   9|          2|    1|          2|
    |v_we1       |   9|          2|    1|          2|
    |y_reg_82    |   9|          2|    6|         12|
    +------------+----+-----------+-----+-----------+
    |Total       | 119|         27|   40|         85|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln37_1_reg_215                                               |   6|   0|    6|          0|
    |add_ln37_reg_210                                                 |   6|   0|    6|          0|
    |ap_CS_fsm                                                        |   6|   0|    6|          0|
    |grp_horn_schunck_64_Pipeline_VITIS_LOOP_33_5_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |iter_2_reg_182                                                   |   3|   0|    3|          0|
    |iter_fu_52                                                       |   3|   0|    3|          0|
    |u_load_reg_205                                                   |  16|   0|   16|          0|
    |v_load_reg_200                                                   |  16|   0|   16|          0|
    |y_reg_82                                                         |   6|   0|    6|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  63|   0|   63|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------+-----+-----+------------+-----------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  horn_schunck_64|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  horn_schunck_64|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  horn_schunck_64|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  horn_schunck_64|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  horn_schunck_64|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  horn_schunck_64|  return value|
|u_address0     |  out|   12|   ap_memory|                u|         array|
|u_ce0          |  out|    1|   ap_memory|                u|         array|
|u_q0           |   in|   16|   ap_memory|                u|         array|
|u_address1     |  out|   12|   ap_memory|                u|         array|
|u_ce1          |  out|    1|   ap_memory|                u|         array|
|u_we1          |  out|    1|   ap_memory|                u|         array|
|u_d1           |  out|   16|   ap_memory|                u|         array|
|u_q1           |   in|   16|   ap_memory|                u|         array|
|v_address0     |  out|   12|   ap_memory|                v|         array|
|v_ce0          |  out|    1|   ap_memory|                v|         array|
|v_q0           |   in|   16|   ap_memory|                v|         array|
|v_address1     |  out|   12|   ap_memory|                v|         array|
|v_ce1          |  out|    1|   ap_memory|                v|         array|
|v_we1          |  out|    1|   ap_memory|                v|         array|
|v_d1           |  out|   16|   ap_memory|                v|         array|
|v_q1           |   in|   16|   ap_memory|                v|         array|
|Ix64_address0  |  out|   12|   ap_memory|             Ix64|         array|
|Ix64_ce0       |  out|    1|   ap_memory|             Ix64|         array|
|Ix64_q0        |   in|   16|   ap_memory|             Ix64|         array|
|Iy64_address0  |  out|   12|   ap_memory|             Iy64|         array|
|Iy64_ce0       |  out|    1|   ap_memory|             Iy64|         array|
|Iy64_q0        |   in|   16|   ap_memory|             Iy64|         array|
|It64_address0  |  out|   12|   ap_memory|             It64|         array|
|It64_ce0       |  out|    1|   ap_memory|             It64|         array|
|It64_q0        |   in|   16|   ap_memory|             It64|         array|
+---------------+-----+-----+------------+-----------------+--------------+

