11:27:34 DEBUG : Logs will be stored at '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/IDE.log'.
11:27:35 INFO  : Launching XSCT server: xsct -n  -interactive /home/stephen/dev/fpga/pynq-z2/lab1/vitis/temp_xsdb_launch_script.tcl
11:27:35 INFO  : Registering command handlers for Vitis TCF services
11:27:35 INFO  : Platform repository initialization has completed.
11:27:37 INFO  : XSCT server has started successfully.
11:27:37 INFO  : Successfully done setting XSCT server connection channel  
11:27:37 INFO  : plnx-install-location is set to ''
11:27:37 INFO  : Successfully done query RDI_DATADIR 
11:27:37 INFO  : Successfully done setting workspace for the tool. 
11:29:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:29:07 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:29:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:29:07 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:29:13 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
11:49:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:49:37 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:49:40 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
11:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:53:10 INFO  : 'jtag frequency' command is executed.
11:53:10 INFO  : Context for 'APU' is selected.
11:53:10 INFO  : System reset is completed.
11:53:13 INFO  : 'after 3000' command is executed.
11:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:53:15 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
11:53:15 INFO  : Context for 'APU' is selected.
11:53:15 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:15 INFO  : Context for 'APU' is selected.
11:53:15 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
11:53:16 INFO  : 'ps7_init' command is executed.
11:53:16 INFO  : 'ps7_post_config' command is executed.
11:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:16 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:16 INFO  : 'con' command is executed.
11:53:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:16 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
11:59:24 INFO  : Disconnected from the channel tcfchan#2.
11:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:59:34 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:59:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:14 INFO  : 'jtag frequency' command is executed.
12:00:14 INFO  : Context for 'APU' is selected.
12:00:14 INFO  : System reset is completed.
12:00:17 INFO  : 'after 3000' command is executed.
12:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:00:19 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:00:19 INFO  : Context for 'APU' is selected.
12:00:19 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:19 INFO  : Context for 'APU' is selected.
12:00:19 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:00:19 INFO  : 'ps7_init' command is executed.
12:00:19 INFO  : 'ps7_post_config' command is executed.
12:00:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:20 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:20 INFO  : 'con' command is executed.
12:00:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:20 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
12:00:36 INFO  : Disconnected from the channel tcfchan#3.
12:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:37 INFO  : 'jtag frequency' command is executed.
12:00:37 INFO  : Context for 'APU' is selected.
12:00:37 INFO  : System reset is completed.
12:00:40 INFO  : 'after 3000' command is executed.
12:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:00:43 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:00:43 INFO  : Context for 'APU' is selected.
12:00:43 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:43 INFO  : Context for 'APU' is selected.
12:00:43 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:00:43 INFO  : 'ps7_init' command is executed.
12:00:43 INFO  : 'ps7_post_config' command is executed.
12:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:43 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:43 INFO  : 'con' command is executed.
12:00:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:43 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
12:01:50 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
12:01:58 INFO  : Disconnected from the channel tcfchan#4.
12:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:01 INFO  : 'jtag frequency' command is executed.
12:02:01 INFO  : Context for 'APU' is selected.
12:02:01 INFO  : System reset is completed.
12:02:04 INFO  : 'after 3000' command is executed.
12:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:02:07 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:02:07 INFO  : Context for 'APU' is selected.
12:02:07 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:07 INFO  : Context for 'APU' is selected.
12:02:07 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:02:07 INFO  : 'ps7_init' command is executed.
12:02:07 INFO  : 'ps7_post_config' command is executed.
12:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:07 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:07 INFO  : 'con' command is executed.
12:02:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:02:07 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
12:41:49 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
12:42:32 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
12:43:34 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
12:43:37 INFO  : Disconnected from the channel tcfchan#5.
12:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:43:47 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:44:27 INFO  : 'jtag frequency' command is executed.
12:44:27 INFO  : Context for 'APU' is selected.
12:44:27 INFO  : System reset is completed.
12:44:30 INFO  : 'after 3000' command is executed.
12:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:44:32 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:44:32 INFO  : Context for 'APU' is selected.
12:44:32 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:32 INFO  : Context for 'APU' is selected.
12:44:32 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:44:32 INFO  : 'ps7_init' command is executed.
12:44:32 INFO  : 'ps7_post_config' command is executed.
12:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:33 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:33 INFO  : 'con' command is executed.
12:44:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:44:33 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
12:45:02 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
12:45:07 INFO  : Disconnected from the channel tcfchan#6.
12:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:45:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:18 INFO  : 'jtag frequency' command is executed.
12:45:18 INFO  : Context for 'APU' is selected.
12:45:18 INFO  : System reset is completed.
12:45:21 INFO  : 'after 3000' command is executed.
12:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:45:24 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:45:24 INFO  : Context for 'APU' is selected.
12:45:24 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:45:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:24 INFO  : Context for 'APU' is selected.
12:45:24 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:45:24 INFO  : 'ps7_init' command is executed.
12:45:24 INFO  : 'ps7_post_config' command is executed.
12:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:24 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:24 INFO  : 'con' command is executed.
12:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:24 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
12:45:36 INFO  : Disconnected from the channel tcfchan#7.
12:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:45:46 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:49 INFO  : 'jtag frequency' command is executed.
12:45:49 INFO  : Context for 'APU' is selected.
12:45:49 INFO  : System reset is completed.
12:45:52 INFO  : 'after 3000' command is executed.
12:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:45:54 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:45:54 INFO  : Context for 'APU' is selected.
12:45:54 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:54 INFO  : Context for 'APU' is selected.
12:45:54 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:45:55 INFO  : 'ps7_init' command is executed.
12:45:55 INFO  : 'ps7_post_config' command is executed.
12:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:55 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:55 INFO  : 'con' command is executed.
12:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:45:55 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
12:46:59 INFO  : Disconnected from the channel tcfchan#8.
12:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:47:01 INFO  : 'jtag frequency' command is executed.
12:47:01 INFO  : Context for 'APU' is selected.
12:47:01 INFO  : System reset is completed.
12:47:04 INFO  : 'after 3000' command is executed.
12:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:47:07 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:47:07 INFO  : Context for 'APU' is selected.
12:47:07 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:07 INFO  : Context for 'APU' is selected.
12:47:07 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:47:07 INFO  : 'ps7_init' command is executed.
12:47:07 INFO  : 'ps7_post_config' command is executed.
12:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:07 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:07 INFO  : 'con' command is executed.
12:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:07 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
12:51:07 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
12:51:13 INFO  : Disconnected from the channel tcfchan#9.
12:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:16 INFO  : 'jtag frequency' command is executed.
12:51:16 INFO  : Context for 'APU' is selected.
12:51:16 INFO  : System reset is completed.
12:51:19 INFO  : 'after 3000' command is executed.
12:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:51:21 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
12:51:21 INFO  : Context for 'APU' is selected.
12:51:21 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:21 INFO  : Context for 'APU' is selected.
12:51:21 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
12:51:21 INFO  : 'ps7_init' command is executed.
12:51:21 INFO  : 'ps7_post_config' command is executed.
12:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:22 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:22 INFO  : 'con' command is executed.
12:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:22 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
16:53:15 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
16:53:21 INFO  : Disconnected from the channel tcfchan#10.
16:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:53:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:52 INFO  : 'jtag frequency' command is executed.
16:53:52 INFO  : Context for 'APU' is selected.
16:53:52 INFO  : System reset is completed.
16:53:55 INFO  : 'after 3000' command is executed.
16:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:53:58 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
16:53:58 INFO  : Context for 'APU' is selected.
16:53:58 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:58 INFO  : Context for 'APU' is selected.
16:53:58 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
16:53:58 INFO  : 'ps7_init' command is executed.
16:53:58 INFO  : 'ps7_post_config' command is executed.
16:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:58 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:58 INFO  : 'con' command is executed.
16:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:53:58 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
16:59:26 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
16:59:40 INFO  : Disconnected from the channel tcfchan#11.
16:59:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:59:50 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:59:55 INFO  : 'jtag frequency' command is executed.
16:59:55 INFO  : Context for 'APU' is selected.
16:59:55 INFO  : System reset is completed.
16:59:58 INFO  : 'after 3000' command is executed.
16:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:00:01 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:00:01 INFO  : Context for 'APU' is selected.
17:00:01 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:01 INFO  : Context for 'APU' is selected.
17:00:01 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:00:01 INFO  : 'ps7_init' command is executed.
17:00:01 INFO  : 'ps7_post_config' command is executed.
17:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:01 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:01 INFO  : 'con' command is executed.
17:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:01 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:00:48 INFO  : Disconnected from the channel tcfchan#12.
17:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:00:58 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:02 INFO  : 'jtag frequency' command is executed.
17:01:02 INFO  : Context for 'APU' is selected.
17:01:02 INFO  : System reset is completed.
17:01:05 INFO  : 'after 3000' command is executed.
17:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:01:07 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:01:07 INFO  : Context for 'APU' is selected.
17:01:07 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:01:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:07 INFO  : Context for 'APU' is selected.
17:01:07 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:01:08 INFO  : 'ps7_init' command is executed.
17:01:08 INFO  : 'ps7_post_config' command is executed.
17:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:08 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:08 INFO  : 'con' command is executed.
17:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:08 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:01:50 INFO  : Disconnected from the channel tcfchan#13.
17:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:51 INFO  : 'jtag frequency' command is executed.
17:01:51 INFO  : Context for 'APU' is selected.
17:01:51 INFO  : System reset is completed.
17:01:54 INFO  : 'after 3000' command is executed.
17:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:01:57 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:01:57 INFO  : Context for 'APU' is selected.
17:01:57 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:01:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:57 INFO  : Context for 'APU' is selected.
17:01:57 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:01:57 INFO  : 'ps7_init' command is executed.
17:01:57 INFO  : 'ps7_post_config' command is executed.
17:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:57 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:57 INFO  : 'con' command is executed.
17:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:57 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:03:13 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:03:18 INFO  : Disconnected from the channel tcfchan#14.
17:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:03:28 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:03:32 INFO  : 'jtag frequency' command is executed.
17:03:32 INFO  : Context for 'APU' is selected.
17:03:32 INFO  : System reset is completed.
17:03:35 INFO  : 'after 3000' command is executed.
17:03:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:03:37 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:03:37 INFO  : Context for 'APU' is selected.
17:03:37 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:03:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:37 INFO  : Context for 'APU' is selected.
17:03:37 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:03:37 INFO  : 'ps7_init' command is executed.
17:03:37 INFO  : 'ps7_post_config' command is executed.
17:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:38 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:38 INFO  : 'con' command is executed.
17:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:03:38 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:03:52 INFO  : Disconnected from the channel tcfchan#15.
17:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:04:02 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:04:09 INFO  : 'jtag frequency' command is executed.
17:04:09 INFO  : Context for 'APU' is selected.
17:04:09 INFO  : System reset is completed.
17:04:12 INFO  : 'after 3000' command is executed.
17:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:04:14 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:04:14 INFO  : Context for 'APU' is selected.
17:04:14 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:14 INFO  : Context for 'APU' is selected.
17:04:14 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:04:15 INFO  : 'ps7_init' command is executed.
17:04:15 INFO  : 'ps7_post_config' command is executed.
17:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:15 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:15 INFO  : 'con' command is executed.
17:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:04:15 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:05:58 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:06:05 INFO  : Disconnected from the channel tcfchan#16.
17:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:07 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:11 INFO  : 'jtag frequency' command is executed.
17:06:11 INFO  : Context for 'APU' is selected.
17:06:11 INFO  : System reset is completed.
17:06:14 INFO  : 'after 3000' command is executed.
17:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:06:17 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:06:17 INFO  : Context for 'APU' is selected.
17:06:17 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:06:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:17 INFO  : Context for 'APU' is selected.
17:06:17 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:06:17 INFO  : 'ps7_init' command is executed.
17:06:17 INFO  : 'ps7_post_config' command is executed.
17:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:17 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:17 INFO  : 'con' command is executed.
17:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:17 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:06:52 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:06:59 INFO  : Disconnected from the channel tcfchan#17.
17:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:00 ERROR : port closed
17:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:00 ERROR : port closed
17:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:05 INFO  : 'jtag frequency' command is executed.
17:07:05 INFO  : Context for 'APU' is selected.
17:07:05 INFO  : System reset is completed.
17:07:08 INFO  : 'after 3000' command is executed.
17:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:07:11 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:07:11 INFO  : Context for 'APU' is selected.
17:07:11 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:11 INFO  : Context for 'APU' is selected.
17:07:11 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:07:11 INFO  : 'ps7_init' command is executed.
17:07:11 INFO  : 'ps7_post_config' command is executed.
17:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:11 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:11 INFO  : 'con' command is executed.
17:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:11 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:10:15 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:10:18 INFO  : Disconnected from the channel tcfchan#18.
17:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:21 INFO  : 'jtag frequency' command is executed.
17:10:21 INFO  : Context for 'APU' is selected.
17:10:21 INFO  : System reset is completed.
17:10:24 INFO  : 'after 3000' command is executed.
17:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:10:27 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:10:27 INFO  : Context for 'APU' is selected.
17:10:27 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:27 INFO  : Context for 'APU' is selected.
17:10:27 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:10:27 INFO  : 'ps7_init' command is executed.
17:10:27 INFO  : 'ps7_post_config' command is executed.
17:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:27 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:27 INFO  : 'con' command is executed.
17:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:27 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:10:39 INFO  : Disconnected from the channel tcfchan#19.
17:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:10:49 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:53 INFO  : 'jtag frequency' command is executed.
17:10:53 INFO  : Context for 'APU' is selected.
17:10:53 INFO  : System reset is completed.
17:10:56 INFO  : 'after 3000' command is executed.
17:10:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:10:59 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:10:59 INFO  : Context for 'APU' is selected.
17:10:59 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:10:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:59 INFO  : Context for 'APU' is selected.
17:10:59 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:10:59 INFO  : 'ps7_init' command is executed.
17:10:59 INFO  : 'ps7_post_config' command is executed.
17:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:59 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:59 INFO  : 'con' command is executed.
17:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:59 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:11:36 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:11:43 INFO  : Disconnected from the channel tcfchan#20.
17:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:44 INFO  : 'jtag frequency' command is executed.
17:11:45 INFO  : Context for 'APU' is selected.
17:11:45 INFO  : System reset is completed.
17:11:48 INFO  : 'after 3000' command is executed.
17:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:11:50 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:11:51 INFO  : Context for 'APU' is selected.
17:11:51 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:51 INFO  : Context for 'APU' is selected.
17:11:51 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:11:51 INFO  : 'ps7_init' command is executed.
17:11:51 INFO  : 'ps7_post_config' command is executed.
17:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:51 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:51 INFO  : 'con' command is executed.
17:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:51 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:14:37 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:14:45 INFO  : Disconnected from the channel tcfchan#21.
17:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:14:55 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:59 INFO  : 'jtag frequency' command is executed.
17:14:59 INFO  : Context for 'APU' is selected.
17:14:59 INFO  : System reset is completed.
17:15:02 INFO  : 'after 3000' command is executed.
17:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:15:04 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:15:04 INFO  : Context for 'APU' is selected.
17:15:04 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:15:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:04 INFO  : Context for 'APU' is selected.
17:15:04 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:15:05 INFO  : 'ps7_init' command is executed.
17:15:05 INFO  : 'ps7_post_config' command is executed.
17:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:05 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:05 INFO  : 'con' command is executed.
17:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:15:05 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:17:05 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:17:11 INFO  : Disconnected from the channel tcfchan#22.
17:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:14 INFO  : 'jtag frequency' command is executed.
17:17:14 INFO  : Context for 'APU' is selected.
17:17:14 INFO  : System reset is completed.
17:17:17 INFO  : 'after 3000' command is executed.
17:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:17:20 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:17:20 INFO  : Context for 'APU' is selected.
17:17:20 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:20 INFO  : Context for 'APU' is selected.
17:17:20 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:17:20 INFO  : 'ps7_init' command is executed.
17:17:20 INFO  : 'ps7_post_config' command is executed.
17:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:20 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:20 INFO  : 'con' command is executed.
17:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:20 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:30:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:30:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/home/stephen/dev/fpga/xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:30:56 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:30:59 INFO  : Disconnected from the channel tcfchan#23.
17:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:31:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:20 INFO  : 'jtag frequency' command is executed.
17:31:20 INFO  : Context for 'APU' is selected.
17:31:20 INFO  : System reset is completed.
17:31:23 INFO  : 'after 3000' command is executed.
17:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:31:25 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:31:25 INFO  : Context for 'APU' is selected.
17:31:25 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:25 INFO  : Context for 'APU' is selected.
17:31:25 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:31:25 INFO  : 'ps7_init' command is executed.
17:31:25 INFO  : 'ps7_post_config' command is executed.
17:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:26 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:26 INFO  : 'con' command is executed.
17:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:26 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:33:14 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:33:16 INFO  : Disconnected from the channel tcfchan#25.
17:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:17 INFO  : 'jtag frequency' command is executed.
17:33:17 INFO  : Context for 'APU' is selected.
17:33:17 INFO  : System reset is completed.
17:33:20 INFO  : 'after 3000' command is executed.
17:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:33:23 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:33:23 INFO  : Context for 'APU' is selected.
17:33:23 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:23 INFO  : Context for 'APU' is selected.
17:33:23 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:33:23 INFO  : 'ps7_init' command is executed.
17:33:23 INFO  : 'ps7_post_config' command is executed.
17:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:23 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:23 INFO  : 'con' command is executed.
17:33:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:23 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:35:05 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:35:08 INFO  : Disconnected from the channel tcfchan#26.
17:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:35:18 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:35:23 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:35:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:25 INFO  : 'jtag frequency' command is executed.
17:35:25 INFO  : Context for 'APU' is selected.
17:35:25 INFO  : System reset is completed.
17:35:28 INFO  : 'after 3000' command is executed.
17:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:35:31 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:35:31 INFO  : Context for 'APU' is selected.
17:35:31 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:31 INFO  : Context for 'APU' is selected.
17:35:31 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:35:31 INFO  : 'ps7_init' command is executed.
17:35:31 INFO  : 'ps7_post_config' command is executed.
17:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:31 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:31 INFO  : 'con' command is executed.
17:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:31 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:37:44 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:37:48 INFO  : Disconnected from the channel tcfchan#27.
17:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:37:58 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:04 INFO  : 'jtag frequency' command is executed.
17:38:04 INFO  : Context for 'APU' is selected.
17:38:04 INFO  : System reset is completed.
17:38:07 INFO  : 'after 3000' command is executed.
17:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:38:10 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:38:10 INFO  : Context for 'APU' is selected.
17:38:10 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:38:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:10 INFO  : Context for 'APU' is selected.
17:38:10 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:38:10 INFO  : 'ps7_init' command is executed.
17:38:10 INFO  : 'ps7_post_config' command is executed.
17:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:10 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:10 INFO  : 'con' command is executed.
17:38:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:10 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:38:31 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:38:34 INFO  : Disconnected from the channel tcfchan#28.
17:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:35 INFO  : 'jtag frequency' command is executed.
17:38:35 INFO  : Context for 'APU' is selected.
17:38:35 INFO  : System reset is completed.
17:38:38 INFO  : 'after 3000' command is executed.
17:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:38:41 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:38:41 INFO  : Context for 'APU' is selected.
17:38:41 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:38:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:41 INFO  : Context for 'APU' is selected.
17:38:41 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:38:41 INFO  : 'ps7_init' command is executed.
17:38:41 INFO  : 'ps7_post_config' command is executed.
17:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:41 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:41 INFO  : 'con' command is executed.
17:38:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:41 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:40:16 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:40:18 INFO  : Disconnected from the channel tcfchan#29.
17:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:19 INFO  : 'jtag frequency' command is executed.
17:40:20 INFO  : Context for 'APU' is selected.
17:40:20 INFO  : System reset is completed.
17:40:23 INFO  : 'after 3000' command is executed.
17:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:40:25 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:40:25 INFO  : Context for 'APU' is selected.
17:40:25 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:25 INFO  : Context for 'APU' is selected.
17:40:25 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:40:25 INFO  : 'ps7_init' command is executed.
17:40:25 INFO  : 'ps7_post_config' command is executed.
17:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:26 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:26 INFO  : 'con' command is executed.
17:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:26 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:42:54 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:42:56 INFO  : Disconnected from the channel tcfchan#30.
17:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:57 ERROR : port closed
17:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:42:57 ERROR : port closed
17:43:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:43:00 INFO  : 'jtag frequency' command is executed.
17:43:00 INFO  : Context for 'APU' is selected.
17:43:00 INFO  : System reset is completed.
17:43:03 INFO  : 'after 3000' command is executed.
17:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:43:06 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:43:06 INFO  : Context for 'APU' is selected.
17:43:06 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:06 INFO  : Context for 'APU' is selected.
17:43:06 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:43:06 INFO  : 'ps7_init' command is executed.
17:43:06 INFO  : 'ps7_post_config' command is executed.
17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:06 INFO  : 'con' command is executed.
17:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:06 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:44:01 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:44:04 INFO  : Disconnected from the channel tcfchan#31.
17:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:44:14 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:17 INFO  : 'jtag frequency' command is executed.
17:44:17 INFO  : Context for 'APU' is selected.
17:44:17 INFO  : System reset is completed.
17:44:20 INFO  : 'after 3000' command is executed.
17:44:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:44:22 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:44:22 INFO  : Context for 'APU' is selected.
17:44:22 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:44:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:22 INFO  : Context for 'APU' is selected.
17:44:22 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:44:23 INFO  : 'ps7_init' command is executed.
17:44:23 INFO  : 'ps7_post_config' command is executed.
17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:23 INFO  : 'con' command is executed.
17:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:23 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:44:37 INFO  : Disconnected from the channel tcfchan#32.
17:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:44:48 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:47:55 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:56 INFO  : 'jtag frequency' command is executed.
17:47:56 INFO  : Context for 'APU' is selected.
17:47:56 INFO  : System reset is completed.
17:47:59 INFO  : 'after 3000' command is executed.
17:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:48:01 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:48:01 INFO  : Context for 'APU' is selected.
17:48:01 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:02 INFO  : Context for 'APU' is selected.
17:48:02 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:48:02 INFO  : 'ps7_init' command is executed.
17:48:02 INFO  : 'ps7_post_config' command is executed.
17:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:02 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:02 INFO  : 'con' command is executed.
17:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:48:02 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:49:07 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:49:10 INFO  : Disconnected from the channel tcfchan#33.
17:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:49:20 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:49:23 INFO  : 'jtag frequency' command is executed.
17:49:23 INFO  : Context for 'APU' is selected.
17:49:23 INFO  : System reset is completed.
17:49:26 INFO  : 'after 3000' command is executed.
17:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:49:29 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:49:29 INFO  : Context for 'APU' is selected.
17:49:29 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:49:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:29 INFO  : Context for 'APU' is selected.
17:49:29 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:49:29 INFO  : 'ps7_init' command is executed.
17:49:29 INFO  : 'ps7_post_config' command is executed.
17:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:29 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:29 INFO  : 'con' command is executed.
17:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:29 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
17:50:18 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
17:50:20 INFO  : Disconnected from the channel tcfchan#34.
17:50:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:50:30 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:34 INFO  : 'jtag frequency' command is executed.
17:50:34 INFO  : Context for 'APU' is selected.
17:50:34 INFO  : System reset is completed.
17:50:37 INFO  : 'after 3000' command is executed.
17:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:50:40 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
17:50:40 INFO  : Context for 'APU' is selected.
17:50:40 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:40 INFO  : Context for 'APU' is selected.
17:50:40 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
17:50:40 INFO  : 'ps7_init' command is executed.
17:50:40 INFO  : 'ps7_post_config' command is executed.
17:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:40 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:40 INFO  : 'con' command is executed.
17:50:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:40 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:06:28 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:06:31 INFO  : Disconnected from the channel tcfchan#35.
18:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:06:33 INFO  : 'jtag frequency' command is executed.
18:06:33 INFO  : Context for 'APU' is selected.
18:06:33 INFO  : System reset is completed.
18:06:36 INFO  : 'after 3000' command is executed.
18:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:06:39 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:06:39 INFO  : Context for 'APU' is selected.
18:06:39 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:39 INFO  : Context for 'APU' is selected.
18:06:39 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:06:39 INFO  : 'ps7_init' command is executed.
18:06:39 INFO  : 'ps7_post_config' command is executed.
18:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:39 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:39 INFO  : 'con' command is executed.
18:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:39 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:08:25 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:08:27 INFO  : Disconnected from the channel tcfchan#36.
18:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:08:38 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:08:40 INFO  : 'jtag frequency' command is executed.
18:08:40 INFO  : Context for 'APU' is selected.
18:08:40 INFO  : System reset is completed.
18:08:43 INFO  : 'after 3000' command is executed.
18:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:08:46 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:08:46 INFO  : Context for 'APU' is selected.
18:08:46 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:46 INFO  : Context for 'APU' is selected.
18:08:46 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:08:46 INFO  : 'ps7_init' command is executed.
18:08:46 INFO  : 'ps7_post_config' command is executed.
18:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:46 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:46 INFO  : 'con' command is executed.
18:08:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:46 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:09:02 INFO  : Disconnected from the channel tcfchan#37.
18:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:03 ERROR : port closed
18:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:09:03 ERROR : port closed
18:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:09:06 INFO  : 'jtag frequency' command is executed.
18:09:06 INFO  : Context for 'APU' is selected.
18:09:06 INFO  : System reset is completed.
18:09:09 INFO  : 'after 3000' command is executed.
18:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:09:11 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:09:11 INFO  : Context for 'APU' is selected.
18:09:11 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:11 INFO  : Context for 'APU' is selected.
18:09:11 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:09:12 INFO  : 'ps7_init' command is executed.
18:09:12 INFO  : 'ps7_post_config' command is executed.
18:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:12 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:12 INFO  : 'con' command is executed.
18:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:12 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:12:23 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:12:26 INFO  : Disconnected from the channel tcfchan#38.
18:12:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:12:27 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:30 INFO  : 'jtag frequency' command is executed.
18:12:30 INFO  : Context for 'APU' is selected.
18:12:30 INFO  : System reset is completed.
18:12:33 INFO  : 'after 3000' command is executed.
18:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:12:36 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:12:36 INFO  : Context for 'APU' is selected.
18:12:36 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:36 INFO  : Context for 'APU' is selected.
18:12:36 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:12:36 INFO  : 'ps7_init' command is executed.
18:12:36 INFO  : 'ps7_post_config' command is executed.
18:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:36 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:36 INFO  : 'con' command is executed.
18:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:36 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:14:19 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:14:23 INFO  : Disconnected from the channel tcfchan#39.
18:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:14:33 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:14:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:37 INFO  : 'jtag frequency' command is executed.
18:14:37 INFO  : Context for 'APU' is selected.
18:14:37 INFO  : System reset is completed.
18:14:40 INFO  : 'after 3000' command is executed.
18:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:14:42 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:14:42 INFO  : Context for 'APU' is selected.
18:14:42 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:42 INFO  : Context for 'APU' is selected.
18:14:42 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:14:43 INFO  : 'ps7_init' command is executed.
18:14:43 INFO  : 'ps7_post_config' command is executed.
18:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:43 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:43 INFO  : 'con' command is executed.
18:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:43 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:14:59 INFO  : Disconnected from the channel tcfchan#40.
18:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:15:00 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:04 INFO  : 'jtag frequency' command is executed.
18:15:04 INFO  : Context for 'APU' is selected.
18:15:04 INFO  : System reset is completed.
18:15:07 INFO  : 'after 3000' command is executed.
18:15:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:15:10 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:15:10 INFO  : Context for 'APU' is selected.
18:15:10 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:10 INFO  : Context for 'APU' is selected.
18:15:10 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:15:10 INFO  : 'ps7_init' command is executed.
18:15:10 INFO  : 'ps7_post_config' command is executed.
18:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:10 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:10 INFO  : 'con' command is executed.
18:15:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:10 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:16:19 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:16:22 INFO  : Disconnected from the channel tcfchan#41.
18:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:23 INFO  : 'jtag frequency' command is executed.
18:16:25 INFO  : Context for 'APU' is selected.
18:16:25 INFO  : System reset is completed.
18:16:28 INFO  : 'after 3000' command is executed.
18:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:16:30 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:16:30 INFO  : Context for 'APU' is selected.
18:16:30 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:30 INFO  : Context for 'APU' is selected.
18:16:30 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:16:30 INFO  : 'ps7_init' command is executed.
18:16:30 INFO  : 'ps7_post_config' command is executed.
18:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:31 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:31 INFO  : 'con' command is executed.
18:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:31 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:26:00 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:26:03 INFO  : Disconnected from the channel tcfchan#42.
18:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:26:04 INFO  : 'jtag frequency' command is executed.
18:26:06 INFO  : Context for 'APU' is selected.
18:26:06 INFO  : System reset is completed.
18:26:09 INFO  : 'after 3000' command is executed.
18:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:26:11 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:26:11 INFO  : Context for 'APU' is selected.
18:26:11 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:11 INFO  : Context for 'APU' is selected.
18:26:11 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:26:12 INFO  : 'ps7_init' command is executed.
18:26:12 INFO  : 'ps7_post_config' command is executed.
18:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:12 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:12 INFO  : 'con' command is executed.
18:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:26:12 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:33:33 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:33:46 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:33:48 INFO  : Disconnected from the channel tcfchan#43.
18:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:33:50 INFO  : 'jtag frequency' command is executed.
18:33:50 INFO  : Context for 'APU' is selected.
18:33:50 INFO  : System reset is completed.
18:33:53 INFO  : 'after 3000' command is executed.
18:33:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:33:55 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:33:55 INFO  : Context for 'APU' is selected.
18:33:55 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:33:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:55 INFO  : Context for 'APU' is selected.
18:33:55 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:33:56 INFO  : 'ps7_init' command is executed.
18:33:56 INFO  : 'ps7_post_config' command is executed.
18:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:56 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:56 INFO  : 'con' command is executed.
18:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:33:56 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:35:25 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:35:30 INFO  : Disconnected from the channel tcfchan#44.
18:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:31 INFO  : 'jtag frequency' command is executed.
18:35:32 INFO  : Context for 'APU' is selected.
18:35:32 INFO  : System reset is completed.
18:35:35 INFO  : 'after 3000' command is executed.
18:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:35:38 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:35:38 INFO  : Context for 'APU' is selected.
18:35:38 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:35:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:38 INFO  : Context for 'APU' is selected.
18:35:38 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:35:38 INFO  : 'ps7_init' command is executed.
18:35:38 INFO  : 'ps7_post_config' command is executed.
18:35:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:38 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:38 INFO  : 'con' command is executed.
18:35:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:38 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:39:30 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:39:36 INFO  : Disconnected from the channel tcfchan#45.
18:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:39:46 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:39:50 INFO  : 'jtag frequency' command is executed.
18:39:50 INFO  : Context for 'APU' is selected.
18:39:50 INFO  : System reset is completed.
18:39:53 INFO  : 'after 3000' command is executed.
18:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:39:55 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:39:55 INFO  : Context for 'APU' is selected.
18:39:55 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:55 INFO  : Context for 'APU' is selected.
18:39:55 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:39:55 INFO  : 'ps7_init' command is executed.
18:39:55 INFO  : 'ps7_post_config' command is executed.
18:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:56 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:39:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:39:56 INFO  : 'con' command is executed.
18:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:39:56 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:42:38 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:42:41 INFO  : Disconnected from the channel tcfchan#46.
18:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:42:42 ERROR : port closed
18:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:42:42 ERROR : port closed
18:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:42:45 INFO  : 'jtag frequency' command is executed.
18:42:45 INFO  : Context for 'APU' is selected.
18:42:45 INFO  : System reset is completed.
18:42:48 INFO  : 'after 3000' command is executed.
18:42:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:42:50 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:42:50 INFO  : Context for 'APU' is selected.
18:42:50 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:50 INFO  : Context for 'APU' is selected.
18:42:50 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:42:50 INFO  : 'ps7_init' command is executed.
18:42:50 INFO  : 'ps7_post_config' command is executed.
18:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:51 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:51 INFO  : 'con' command is executed.
18:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:51 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:45:22 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:45:25 INFO  : Disconnected from the channel tcfchan#47.
18:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:45:36 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:01 INFO  : 'jtag frequency' command is executed.
18:47:01 INFO  : Context for 'APU' is selected.
18:47:01 INFO  : System reset is completed.
18:47:04 INFO  : 'after 3000' command is executed.
18:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:47:06 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:47:07 INFO  : Context for 'APU' is selected.
18:47:07 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:07 INFO  : Context for 'APU' is selected.
18:47:07 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:47:07 INFO  : 'ps7_init' command is executed.
18:47:07 INFO  : 'ps7_post_config' command is executed.
18:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:07 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:07 INFO  : 'con' command is executed.
18:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:07 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:48:34 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:48:38 INFO  : Disconnected from the channel tcfchan#48.
18:48:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:48:39 INFO  : 'jtag frequency' command is executed.
18:48:39 INFO  : Context for 'APU' is selected.
18:48:39 INFO  : System reset is completed.
18:48:42 INFO  : 'after 3000' command is executed.
18:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:48:44 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:48:44 INFO  : Context for 'APU' is selected.
18:48:44 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:48:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:44 INFO  : Context for 'APU' is selected.
18:48:44 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:48:45 INFO  : 'ps7_init' command is executed.
18:48:45 INFO  : 'ps7_post_config' command is executed.
18:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:45 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:45 INFO  : 'con' command is executed.
18:48:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:45 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:49:17 INFO  : Disconnected from the channel tcfchan#49.
18:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:49:27 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:30 INFO  : 'jtag frequency' command is executed.
18:49:30 INFO  : Context for 'APU' is selected.
18:49:30 INFO  : System reset is completed.
18:49:33 INFO  : 'after 3000' command is executed.
18:49:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:49:36 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:49:36 INFO  : Context for 'APU' is selected.
18:49:36 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:49:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:36 INFO  : Context for 'APU' is selected.
18:49:36 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:49:36 INFO  : 'ps7_init' command is executed.
18:49:36 INFO  : 'ps7_post_config' command is executed.
18:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:36 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:36 INFO  : 'con' command is executed.
18:49:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:36 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:52:18 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:52:22 INFO  : Disconnected from the channel tcfchan#50.
18:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:52:32 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:52:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:35 INFO  : 'jtag frequency' command is executed.
18:52:35 INFO  : Context for 'APU' is selected.
18:52:35 INFO  : System reset is completed.
18:52:38 INFO  : 'after 3000' command is executed.
18:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:52:41 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:52:41 INFO  : Context for 'APU' is selected.
18:52:41 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:41 INFO  : Context for 'APU' is selected.
18:52:41 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:52:41 INFO  : 'ps7_init' command is executed.
18:52:41 INFO  : 'ps7_post_config' command is executed.
18:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:41 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:41 INFO  : 'con' command is executed.
18:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:41 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:54:09 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:54:12 INFO  : Disconnected from the channel tcfchan#51.
18:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:13 INFO  : 'jtag frequency' command is executed.
18:54:15 INFO  : Context for 'APU' is selected.
18:54:15 INFO  : System reset is completed.
18:54:18 INFO  : 'after 3000' command is executed.
18:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:54:20 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:54:20 INFO  : Context for 'APU' is selected.
18:54:20 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:54:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:20 INFO  : Context for 'APU' is selected.
18:54:20 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:54:20 INFO  : 'ps7_init' command is executed.
18:54:20 INFO  : 'ps7_post_config' command is executed.
18:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:21 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:21 INFO  : 'con' command is executed.
18:54:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:21 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:54:38 INFO  : Disconnected from the channel tcfchan#52.
18:54:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:39 INFO  : 'jtag frequency' command is executed.
18:54:41 INFO  : Context for 'APU' is selected.
18:54:41 INFO  : System reset is completed.
18:54:44 INFO  : 'after 3000' command is executed.
18:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:54:46 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:54:46 INFO  : Context for 'APU' is selected.
18:54:46 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:46 INFO  : Context for 'APU' is selected.
18:54:46 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:54:46 INFO  : 'ps7_init' command is executed.
18:54:46 INFO  : 'ps7_post_config' command is executed.
18:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:47 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:47 INFO  : 'con' command is executed.
18:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:47 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:55:58 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:56:04 INFO  : Disconnected from the channel tcfchan#53.
18:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:56:14 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:56:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:16 INFO  : 'jtag frequency' command is executed.
18:56:16 INFO  : Context for 'APU' is selected.
18:56:16 INFO  : System reset is completed.
18:56:19 INFO  : 'after 3000' command is executed.
18:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:56:21 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:56:21 INFO  : Context for 'APU' is selected.
18:56:21 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:56:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:21 INFO  : Context for 'APU' is selected.
18:56:21 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:56:22 INFO  : 'ps7_init' command is executed.
18:56:22 INFO  : 'ps7_post_config' command is executed.
18:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:22 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:22 INFO  : 'con' command is executed.
18:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:56:22 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:58:04 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:58:07 INFO  : Disconnected from the channel tcfchan#54.
18:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:58:17 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:58:21 INFO  : 'jtag frequency' command is executed.
18:58:21 INFO  : Context for 'APU' is selected.
18:58:21 INFO  : System reset is completed.
18:58:24 INFO  : 'after 3000' command is executed.
18:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:58:26 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
18:58:26 INFO  : Context for 'APU' is selected.
18:58:26 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:26 INFO  : Context for 'APU' is selected.
18:58:26 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
18:58:26 INFO  : 'ps7_init' command is executed.
18:58:26 INFO  : 'ps7_post_config' command is executed.
18:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:27 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:27 INFO  : 'con' command is executed.
18:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:27 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
18:59:53 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
18:59:58 INFO  : Disconnected from the channel tcfchan#55.
18:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:00:08 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:12 INFO  : 'jtag frequency' command is executed.
19:00:12 INFO  : Context for 'APU' is selected.
19:00:12 INFO  : System reset is completed.
19:00:15 INFO  : 'after 3000' command is executed.
19:00:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:00:18 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
19:00:18 INFO  : Context for 'APU' is selected.
19:00:18 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:00:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:18 INFO  : Context for 'APU' is selected.
19:00:18 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
19:00:18 INFO  : 'ps7_init' command is executed.
19:00:18 INFO  : 'ps7_post_config' command is executed.
19:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:18 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:18 INFO  : 'con' command is executed.
19:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:18 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
19:01:21 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
19:01:24 INFO  : Disconnected from the channel tcfchan#56.
19:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:25 ERROR : port closed
19:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:01:25 ERROR : port closed
19:01:43 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
19:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:46 INFO  : 'jtag frequency' command is executed.
19:01:46 INFO  : Context for 'APU' is selected.
19:01:46 INFO  : System reset is completed.
19:01:49 INFO  : 'after 3000' command is executed.
19:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:01:51 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
19:01:51 INFO  : Context for 'APU' is selected.
19:01:51 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:52 INFO  : Context for 'APU' is selected.
19:01:52 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
19:01:52 INFO  : 'ps7_init' command is executed.
19:01:52 INFO  : 'ps7_post_config' command is executed.
19:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:52 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:52 INFO  : 'con' command is executed.
19:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:52 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
19:03:48 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
19:04:08 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
19:04:37 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
19:05:03 INFO  : Disconnected from the channel tcfchan#57.
19:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:05:06 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:14 INFO  : 'jtag frequency' command is executed.
19:05:14 INFO  : Context for 'APU' is selected.
19:05:14 INFO  : System reset is completed.
19:05:17 INFO  : 'after 3000' command is executed.
19:05:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:05:19 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
19:05:19 INFO  : Context for 'APU' is selected.
19:05:19 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:19 INFO  : Context for 'APU' is selected.
19:05:19 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
19:05:19 INFO  : 'ps7_init' command is executed.
19:05:19 INFO  : 'ps7_post_config' command is executed.
19:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:20 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:20 INFO  : 'con' command is executed.
19:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:20 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
19:08:32 INFO  : Checking for BSP changes to sync application flags for project 'mat_mul'...
19:08:41 INFO  : Disconnected from the channel tcfchan#58.
19:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:08:51 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:58 INFO  : 'jtag frequency' command is executed.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : System reset is completed.
19:09:01 INFO  : 'after 3000' command is executed.
19:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:09:04 INFO  : Device configured successfully with "/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit"
19:09:04 INFO  : Context for 'APU' is selected.
19:09:04 INFO  : Hardware design and registers information is loaded from '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:09:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:04 INFO  : Context for 'APU' is selected.
19:09:04 INFO  : Sourcing of '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl' is done.
19:09:04 INFO  : 'ps7_init' command is executed.
19:09:04 INFO  : 'ps7_post_config' command is executed.
19:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:04 INFO  : The application '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/stephen/dev/fpga/pynq-z2/lab1/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul/Debug/mat_mul.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:04 INFO  : 'con' command is executed.
19:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:04 INFO  : Launch script is exported to file '/home/stephen/dev/fpga/pynq-z2/lab1/vitis/mat_mul_system/_ide/scripts/debugger_mat_mul-default.tcl'
