{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654957165644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654957165647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:19:24 2022 " "Processing started: Sat Jun 11 16:19:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654957165647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957165647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957165648 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1654957167066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654957167242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1654957167243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file signal_generator_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_pkg " "Found design unit 1: signal_generator_pkg" {  } { { "signal_generator_pkg.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230432 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 signal_generator_pkg-body " "Found design unit 2: signal_generator_pkg-body" {  } { { "signal_generator_pkg.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel_tb-behavior " "Found design unit 1: toplevel_tb-behavior" {  } { { "toplevel_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230448 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tb " "Found entity 1: toplevel_tb" {  } { { "toplevel_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tb-a " "Found design unit 1: fsm_tb-a" {  } { { "fsm_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230450 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-top_level " "Found design unit 1: signal_generator-top_level" {  } { { "signal_generator.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230452 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/signal_generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_tb-behavior " "Found design unit 1: edge_detector_tb-behavior" {  } { { "edge_detector_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230455 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_tb " "Found entity 1: edge_detector_tb" {  } { { "edge_detector_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-test " "Found design unit 1: counter_tb-test" {  } { { "counter_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230457 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_tb-behavior " "Found design unit 1: debouncer_tb-behavior" {  } { { "debouncer_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230459 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_tb " "Found entity 1: debouncer_tb" {  } { { "debouncer_tb.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230462 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-a_debouncer " "Found design unit 1: debouncer-a_debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230480 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-my_edge_detector " "Found design unit 1: edge_detector-my_edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230482 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-a " "Found design unit 1: fsm-a" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230485 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-my_counter " "Found design unit 1: counter-my_counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230500 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fifo-SYN " "Found design unit 1: my_fifo-SYN" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230502 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fifo " "Found entity 1: my_fifo" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957230502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654957230882 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fsm_reset toplevel.vhd(27) " "VHDL Signal Declaration warning at toplevel.vhd(27): used explicit default value for signal \"fsm_reset\" because signal was never assigned a value" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1654957230886 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_top " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_top\"" {  } { { "toplevel.vhd" "debouncer_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957230945 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(46) " "VHDL Process Statement warning at debouncer.vhd(46): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654957230948 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_reg debouncer.vhd(51) " "VHDL Process Statement warning at debouncer.vhd(51): signal \"counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654957230948 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(52) " "VHDL Process Statement warning at debouncer.vhd(52): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654957230949 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debounce_buf debouncer.vhd(44) " "VHDL Process Statement warning at debouncer.vhd(44): inferring latch(es) for signal or variable \"debounce_buf\", which holds its previous value in one or more paths through the process" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654957230950 "|toplevel|debouncer:debouncer_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debounce_buf debouncer.vhd(44) " "Inferred latch for \"debounce_buf\" at debouncer.vhd(44)" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957230952 "|toplevel|debouncer:debouncer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter debouncer:debouncer_top\|counter:my_counter " "Elaborating entity \"counter\" for hierarchy \"debouncer:debouncer_top\|counter:my_counter\"" {  } { { "debouncer.vhd" "my_counter" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/debouncer.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957231016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge_detector_top " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge_detector_top\"" {  } { { "toplevel.vhd" "edge_detector_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957231040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_top " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_top\"" {  } { { "toplevel.vhd" "fsm_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957231074 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state fsm.vhd(86) " "VHDL Process Statement warning at fsm.vhd(86): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654957231076 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_int fsm.vhd(104) " "VHDL Process Statement warning at fsm.vhd(104): signal \"counter_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654957231077 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_int fsm.vhd(106) " "VHDL Process Statement warning at fsm.vhd(106): signal \"counter_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654957231077 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_count fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"reset_count\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654957231100 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654957231100 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_int fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"counter_int\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654957231100 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[0\] fsm.vhd(80) " "Inferred latch for \"counter_int\[0\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231116 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[1\] fsm.vhd(80) " "Inferred latch for \"counter_int\[1\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231116 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[2\] fsm.vhd(80) " "Inferred latch for \"counter_int\[2\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231116 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[3\] fsm.vhd(80) " "Inferred latch for \"counter_int\[3\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231116 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[4\] fsm.vhd(80) " "Inferred latch for \"counter_int\[4\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231117 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[5\] fsm.vhd(80) " "Inferred latch for \"counter_int\[5\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231117 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[6\] fsm.vhd(80) " "Inferred latch for \"counter_int\[6\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231117 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[7\] fsm.vhd(80) " "Inferred latch for \"counter_int\[7\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231117 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[8\] fsm.vhd(80) " "Inferred latch for \"counter_int\[8\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231118 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[9\] fsm.vhd(80) " "Inferred latch for \"counter_int\[9\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231118 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[10\] fsm.vhd(80) " "Inferred latch for \"counter_int\[10\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231118 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[11\] fsm.vhd(80) " "Inferred latch for \"counter_int\[11\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231118 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[12\] fsm.vhd(80) " "Inferred latch for \"counter_int\[12\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231118 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[13\] fsm.vhd(80) " "Inferred latch for \"counter_int\[13\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231119 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[14\] fsm.vhd(80) " "Inferred latch for \"counter_int\[14\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231119 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[15\] fsm.vhd(80) " "Inferred latch for \"counter_int\[15\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231119 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[16\] fsm.vhd(80) " "Inferred latch for \"counter_int\[16\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231119 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[17\] fsm.vhd(80) " "Inferred latch for \"counter_int\[17\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231120 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[18\] fsm.vhd(80) " "Inferred latch for \"counter_int\[18\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231120 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[19\] fsm.vhd(80) " "Inferred latch for \"counter_int\[19\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231120 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[20\] fsm.vhd(80) " "Inferred latch for \"counter_int\[20\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231121 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[21\] fsm.vhd(80) " "Inferred latch for \"counter_int\[21\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231121 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[22\] fsm.vhd(80) " "Inferred latch for \"counter_int\[22\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231121 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[23\] fsm.vhd(80) " "Inferred latch for \"counter_int\[23\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231122 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[24\] fsm.vhd(80) " "Inferred latch for \"counter_int\[24\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231122 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[25\] fsm.vhd(80) " "Inferred latch for \"counter_int\[25\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231122 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[26\] fsm.vhd(80) " "Inferred latch for \"counter_int\[26\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231123 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[27\] fsm.vhd(80) " "Inferred latch for \"counter_int\[27\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231123 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[28\] fsm.vhd(80) " "Inferred latch for \"counter_int\[28\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231124 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[29\] fsm.vhd(80) " "Inferred latch for \"counter_int\[29\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231124 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[30\] fsm.vhd(80) " "Inferred latch for \"counter_int\[30\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231124 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_int\[31\] fsm.vhd(80) " "Inferred latch for \"counter_int\[31\]\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231125 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State6o fsm.vhd(80) " "Inferred latch for \"next_state.State6o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231125 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State5o fsm.vhd(80) " "Inferred latch for \"next_state.State5o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231125 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State4o fsm.vhd(80) " "Inferred latch for \"next_state.State4o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231158 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State3 fsm.vhd(80) " "Inferred latch for \"next_state.State3\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231158 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State2 fsm.vhd(80) " "Inferred latch for \"next_state.State2\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231158 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State1 fsm.vhd(80) " "Inferred latch for \"next_state.State1\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231159 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State0 fsm.vhd(80) " "Inferred latch for \"next_state.State0\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231159 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_count fsm.vhd(80) " "Inferred latch for \"reset_count\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957231159 "|toplevel|fsm:fsm_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter fsm:fsm_top\|counter:fsm_counter " "Elaborating entity \"counter\" for hierarchy \"fsm:fsm_top\|counter:fsm_counter\"" {  } { { "fsm.vhd" "fsm_counter" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957231225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fifo my_fifo:fifo_top " "Elaborating entity \"my_fifo\" for hierarchy \"my_fifo:fifo_top\"" {  } { { "toplevel.vhd" "fifo_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957231407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "scfifo_component" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957232844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957232880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fifo:fifo_top\|scfifo:scfifo_component " "Instantiated megafunction \"my_fifo:fifo_top\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654957232881 ""}  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654957232881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6e31 " "Found entity 1: scfifo_6e31" {  } { { "db/scfifo_6e31.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/scfifo_6e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957233307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957233307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6e31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated " "Elaborating entity \"scfifo_6e31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957233309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_dk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_dk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_dk31 " "Found entity 1: a_dpfifo_dk31" {  } { { "db/a_dpfifo_dk31.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957233353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957233353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_dk31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo " "Elaborating entity \"a_dpfifo_dk31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\"" {  } { { "db/scfifo_6e31.tdf" "dpfifo" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/scfifo_6e31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957233354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_i4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_i4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_i4e " "Found entity 1: a_fefifo_i4e" {  } { { "db/a_fefifo_i4e.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_fefifo_i4e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957233401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957233401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_i4e my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state " "Elaborating entity \"a_fefifo_i4e\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\"" {  } { { "db/a_dpfifo_dk31.tdf" "fifo_state" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957233402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2o7 " "Found entity 1: cntr_2o7" {  } { { "db/cntr_2o7.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_2o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957233851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957233851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2o7 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw " "Elaborating entity \"cntr_2o7\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw\"" {  } { { "db/a_fefifo_i4e.tdf" "count_usedw" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_fefifo_i4e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957233852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdm1 " "Found entity 1: altsyncram_fdm1" {  } { { "db/altsyncram_fdm1.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/altsyncram_fdm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957234261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957234261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdm1 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram " "Elaborating entity \"altsyncram_fdm1\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram\"" {  } { { "db/a_dpfifo_dk31.tdf" "FIFOram" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957234276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mnb " "Found entity 1: cntr_mnb" {  } { { "db/cntr_mnb.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_mnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957234707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957234707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mnb my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count " "Elaborating entity \"cntr_mnb\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_dk31.tdf" "rd_ptr_count" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/a_dpfifo_dk31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957234708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_top " "Elaborating entity \"counter\" for hierarchy \"counter:counter_top\"" {  } { { "toplevel.vhd" "counter_top" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/toplevel.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957234757 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1654957235077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n124 " "Found entity 1: altsyncram_n124" {  } { { "db/altsyncram_n124.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/altsyncram_n124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957241688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957241688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lsc " "Found entity 1: mux_lsc" {  } { { "db/mux_lsc.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/mux_lsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957242774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957242774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957243234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957243234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jei " "Found entity 1: cntr_jei" {  } { { "db/cntr_jei.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_jei.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957243859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957243859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6j " "Found entity 1: cntr_b6j" {  } { { "db/cntr_b6j.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_b6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957244299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957244299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7gi " "Found entity 1: cntr_7gi" {  } { { "db/cntr_7gi.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_7gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957244875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957244875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jgc " "Found entity 1: cmpr_jgc" {  } { { "db/cmpr_jgc.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cmpr_jgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957245299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957245299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957245801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957245801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957246271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957246271 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957249436 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654957250564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.11.16:21:16 Progress: Loading sld8fa33ed8/alt_sld_fab_wrapper_hw.tcl " "2022.06.11.16:21:16 Progress: Loading sld8fa33ed8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957276841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957289903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957290787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957296331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957297561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957298714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957299913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957299937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957299937 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654957300823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8fa33ed8/alt_sld_fab.v" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957302306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957302306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957302999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957302999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957303003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957303003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957303632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957303632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957304350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957304350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957304350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/db/ip/sld8fa33ed8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654957305030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957305030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State3_435 " "Latch fsm:fsm_top\|next_state.State3_435 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State2 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State2" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654957312708 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654957312708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|reset_count " "Latch fsm:fsm_top\|reset_count has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State1 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State1" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654957312709 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654957312709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm:fsm_top\|next_state.State1_455 " "Latch fsm:fsm_top\|next_state.State1_455 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm:fsm_top\|current_state.State0 " "Ports D and ENA on the latch are fed by the same signal fsm:fsm_top\|current_state.State0" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654957312709 ""}  } { { "fsm.vhd" "" { Text "/home/hwp1/Documents/RES_Practice/A06/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654957312709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957313656 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654957315678 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1654957323691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654957323832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654957323832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654957324922 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654957324922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654957324922 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654957324922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654957324922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1124 " "Peak virtual memory: 1124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654957325087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:22:05 2022 " "Processing ended: Sat Jun 11 16:22:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654957325087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654957325087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654957325087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654957325087 ""}
