/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __DT_BINDINGS_RTK_RESET_RTD1395_H
#define __DT_BINDINGS_RTK_RESET_RTD1395_H

#define RTD1395_CRT_RSTN_REG_BANK_1       (0x0000)
#define RTD1395_CRT_RSTN_REG_BANK_2       (0x0100)
#define RTD1395_CRT_RSTN_REG_BANK_4       (0x0200)

#define RTD1395_CRT_RSTN_MISC              (RTD1395_CRT_RSTN_REG_BANK_1 | 0x00)
#define RTD1395_CRT_RSTN_DIP               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x01)
#define RTD1395_CRT_RSTN_GSPI              (RTD1395_CRT_RSTN_REG_BANK_1 | 0x02)
#define RTD1395_CRT_RSTN_SDS               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x03)
#define RTD1395_CRT_RSTN_SDS_REG           (RTD1395_CRT_RSTN_REG_BANK_1 | 0x04)
#define RTD1395_CRT_RSTN_HDMI              (RTD1395_CRT_RSTN_REG_BANK_1 | 0x0c)
#define RTD1395_CRT_RSTN_VE1               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x0d)
#define RTD1395_CRT_RSTN_VE2               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x0e)
#define RTD1395_CRT_RSTN_VE1_WRAPPER       (RTD1395_CRT_RSTN_REG_BANK_1 | 0x0f)
#define RTD1395_CRT_RSTN_AIO               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x11)
#define RTD1395_CRT_RSTN_GPU               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x12)
#define RTD1395_CRT_RSTN_TVE               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x13)
#define RTD1395_CRT_RSTN_VO                (RTD1395_CRT_RSTN_REG_BANK_1 | 0x14)
#define RTD1395_CRT_RSTN_LSADC             (RTD1395_CRT_RSTN_REG_BANK_1 | 0x15)
#define RTD1395_CRT_RSTN_SE                (RTD1395_CRT_RSTN_REG_BANK_1 | 0x16)
#define RTD1395_CRT_RSTN_HSE               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x17)
#define RTD1395_CRT_RSTN_DC_PHY            (RTD1395_CRT_RSTN_REG_BANK_1 | 0x18)
#define RTD1395_CRT_RSTN_CP                (RTD1395_CRT_RSTN_REG_BANK_1 | 0x19)
#define RTD1395_CRT_RSTN_MD                (RTD1395_CRT_RSTN_REG_BANK_1 | 0x1a)
#define RTD1395_CRT_RSTN_TP                (RTD1395_CRT_RSTN_REG_BANK_1 | 0x1b)
#define RTD1395_CRT_RSTN_AE                (RTD1395_CRT_RSTN_REG_BANK_1 | 0x1c)
#define RTD1395_CRT_RSTN_NF                (RTD1395_CRT_RSTN_REG_BANK_1 | 0x1d)
#define RTD1395_CRT_RSTN_MIPI              (RTD1395_CRT_RSTN_REG_BANK_1 | 0x1e)
#define RTD1395_CRT_RSTN_RSA               (RTD1395_CRT_RSTN_REG_BANK_1 | 0x1f)

#define RTD1395_CRT_RSTN_JPEG              (RTD1395_CRT_RSTN_REG_BANK_2 | 0x01)
#define RTD1395_CRT_RSTN_PCIE0_STITCH      (RTD1395_CRT_RSTN_REG_BANK_2 | 0x06)
#define RTD1395_CRT_RSTN_PCIE0_PHY         (RTD1395_CRT_RSTN_REG_BANK_2 | 0x07)
#define RTD1395_CRT_RSTN_PCIE0             (RTD1395_CRT_RSTN_REG_BANK_2 | 0x08)
#define RTD1395_CRT_RSTN_PCR_CNT           (RTD1395_CRT_RSTN_REG_BANK_2 | 0x09)
#define RTD1395_CRT_RSTN_CR                (RTD1395_CRT_RSTN_REG_BANK_2 | 0x0a)
#define RTD1395_CRT_RSTN_EMMC              (RTD1395_CRT_RSTN_REG_BANK_2 | 0x0b)
#define RTD1395_CRT_RSTN_SDIO              (RTD1395_CRT_RSTN_REG_BANK_2 | 0x0c)
#define RTD1395_CRT_RSTN_PCIE0_CORE        (RTD1395_CRT_RSTN_REG_BANK_2 | 0x0d)
#define RTD1395_CRT_RSTN_PCIE0_POWER       (RTD1395_CRT_RSTN_REG_BANK_2 | 0x0e)
#define RTD1395_CRT_RSTN_PCIE0_NONSTITCH   (RTD1395_CRT_RSTN_REG_BANK_2 | 0x0f)
#define RTD1395_CRT_RSTN_I2C_5             (RTD1395_CRT_RSTN_REG_BANK_2 | 0x10)
#define RTD1395_CRT_RSTN_I2C_1             (RTD1395_CRT_RSTN_REG_BANK_2 | 0x1a)
#define RTD1395_CRT_RSTN_UR2               (RTD1395_CRT_RSTN_REG_BANK_2 | 0x1b)
#define RTD1395_CRT_RSTN_UR1               (RTD1395_CRT_RSTN_REG_BANK_2 | 0x1c)
#define RTD1395_CRT_RSTN_MISC_SC           (RTD1395_CRT_RSTN_REG_BANK_2 | 0x1d)
#define RTD1395_CRT_RSTN_SDS_PHY           (RTD1395_CRT_RSTN_REG_BANK_2 | 0x1f)

#define RTD1395_CRT_RSTN_DCPHY_CRT         (RTD1395_CRT_RSTN_REG_BANK_4 | 0x00)
#define RTD1395_CRT_RSTN_HDMIRX            (RTD1395_CRT_RSTN_REG_BANK_4 | 0x05)
#define RTD1395_CRT_RSTN_FAN               (RTD1395_CRT_RSTN_REG_BANK_4 | 0x0b)
#define RTD1395_CRT_RSTN_HDMIRX_WRAP       (RTD1395_CRT_RSTN_REG_BANK_4 | 0x0c)
#define RTD1395_CRT_RSTN_PCIE0_PHY_MDIO    (RTD1395_CRT_RSTN_REG_BANK_4 | 0x0d)
#define RTD1395_CRT_RSTN_DISP              (RTD1395_CRT_RSTN_REG_BANK_4 | 0x0f)
#define RTD1395_CRT_RSTN_PCIE0_SGMII_MDIO  (RTD1395_CRT_RSTN_REG_BANK_4 | 0x10)

#define RTD1395_ISO_RSTN_IR                0x01
#define RTD1395_ISO_RSTN_CEC0              0x02
#define RTD1395_ISO_RSTN_CEC1              0x03
#define RTD1395_ISO_RSTN_DP                0x04
#define RTD1395_ISO_RSTN_CBUSTX            0x05
#define RTD1395_ISO_RSTN_CBUSRX            0x06
#define RTD1395_ISO_RSTN_EFUSE             0x07
#define RTD1395_ISO_RSTN_UR0               0x08
#define RTD1395_ISO_RSTN_GMAC              0x09
#define RTD1395_ISO_RSTN_GPHY              0x0a
#define RTD1395_ISO_RSTN_I2C_0             0x0b
#define RTD1395_ISO_RSTN_I2C_1             0x0c
#define RTD1395_ISO_RSTN_CBUS              0x0d

#define RTD1395_ISO_RSTN_USB_DRD           0x0e
#define RTD1395_ISO_RSTN_USB_HOST          0x0f
#define RTD1395_ISO_RSTN_USB_PHY_0         0x10
#define RTD1395_ISO_RSTN_USB_PHY_1         0x11
#define RTD1395_ISO_RSTN_USB_PHY_2         0x12
#define RTD1395_ISO_RSTN_USB               0x13
#define RTD1395_ISO_RSTN_TYPE_C            0x14

#endif
