

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_292_4'
================================================================
* Date:           Mon May  2 01:13:07 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      148|  1.480 us|  1.480 us|  148|  148|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_4  |      146|      146|         6|          3|          1|    48|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    314|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     162|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     162|    406|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln292_fu_163_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln293_fu_141_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln294_fu_152_p2    |         +|   0|  0|  14|           6|           3|
    |add_ln296_1_fu_324_p2  |         +|   0|  0|  14|           6|           4|
    |add_ln296_2_fu_340_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln296_3_fu_334_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln296_4_fu_344_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln296_fu_314_p2    |         +|   0|  0|  14|           6|           6|
    |icmp_ln292_fu_131_p2   |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |s0_fu_238_p2           |       xor|   0|  0|  32|          32|          32|
    |s1_fu_308_p2           |       xor|   0|  0|  32|          32|          32|
    |xor_ln293_fu_232_p2    |       xor|   0|  0|  32|          32|          32|
    |xor_ln294_fu_302_p2    |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 314|         263|         253|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  17|          4|    1|          4|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2      |   9|          2|    7|         14|
    |i_fu_70                   |   9|          2|    7|         14|
    |messageSchedule_address0  |  17|          4|    6|         24|
    |messageSchedule_address1  |  13|          3|    6|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  92|         21|   30|         80|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln296_3_reg_395             |  32|   0|   32|          0|
    |add_ln296_4_reg_410             |  32|   0|   32|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |empty_31_reg_369                |   6|   0|    6|          0|
    |i_2_reg_360                     |   7|   0|    7|          0|
    |i_2_reg_360_pp0_iter1_reg       |   7|   0|    7|          0|
    |i_fu_70                         |   7|   0|    7|          0|
    |icmp_ln292_reg_365              |   1|   0|    1|          0|
    |messageSchedule_load_2_reg_400  |  32|   0|   32|          0|
    |messageSchedule_load_3_reg_405  |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 162|   0|  162|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_292_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_292_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_292_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_292_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_292_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  prep_Pipeline_VITIS_LOOP_292_4|  return value|
|messageSchedule_address0  |  out|    6|   ap_memory|                 messageSchedule|         array|
|messageSchedule_ce0       |  out|    1|   ap_memory|                 messageSchedule|         array|
|messageSchedule_we0       |  out|    1|   ap_memory|                 messageSchedule|         array|
|messageSchedule_d0        |  out|   32|   ap_memory|                 messageSchedule|         array|
|messageSchedule_q0        |   in|   32|   ap_memory|                 messageSchedule|         array|
|messageSchedule_address1  |  out|    6|   ap_memory|                 messageSchedule|         array|
|messageSchedule_ce1       |  out|    1|   ap_memory|                 messageSchedule|         array|
|messageSchedule_q1        |   in|   32|   ap_memory|                 messageSchedule|         array|
+--------------------------+-----+-----+------------+--------------------------------+--------------+

