(footprint "CAP-EIA-7343" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 1ecbd2c5-8d49-495d-b941-15c86da64e41)
  )
  (fp_text value "CAP-EIA-7343" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp e33e4962-eb50-4c2c-b9fa-417a34a72dc3)
  )
  (fp_poly (pts
      (xy -4.56 -2.55)
      (xy 4.56 -2.55)
      (xy 4.56 2.55)
      (xy -4.56 2.55)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 1f89bc84-e14c-4fbe-86e1-be4b171e7680))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 4bf8ba2e-efac-4f36-9ad4-bf50fffde47f)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 15a25147-cefd-4328-a22e-4788b4044672)
  )
  (fp_line (start 4.56 -1.215) (end 4.56 1.215) (layer "F.SilkS") (width 0.2) (tstamp e004d8d8-a127-4e1b-9ca8-e181fb4fcf3d))
  (fp_line (start -3.65 -2.15) (end 3.65 -2.15) (layer "F.SilkS") (width 0.127) (tstamp 10c5d7aa-ec29-4fd6-bc88-1155f746cd1f))
  (fp_line (start -3.65 2.15) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp abe8820e-7ce9-4773-975c-3585f44fa619))
  (fp_line (start -3.65 -2.15) (end -3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp 6be53e5d-e977-49bf-af66-00a8a3972831))
  (fp_line (start 3.65 -2.15) (end 3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp 2cf3a33e-0e64-4b7c-97cc-77db7c987a3c))
  (fp_line (start -3.65 1.4015) (end -3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp 72f1c775-628e-492c-a0ca-9bf4d6a949a7))
  (fp_line (start 3.65 1.4015) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp bd9148d6-3e30-4e43-bd4f-78fbd8365f6b))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 3b870ab5-9c37-4b6b-8a01-ef9c6e9725fd))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 97bd1ab1-cc49-4f0d-9c38-6cb21e2680e1))
)
