5 15 fd01 53 TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (aedge1.vcd) 2 -o (aedge1.cdd) 2 -v (aedge1.verilator.v) 2 -i (TOP.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 aedge1.verilator.v 1 31 1 
2 1 6 6 90009 6 1 100c 0 0 4 1 a
2 2 6 6 90009 d 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 6 c0010 6 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 4 13 13 11001e 34 1 100c 0 0 1 1 verilatorclock
2 5 13 13 9001e 4e 27 100a 4 0 1 18 0 1 0 0 0 0
2 6 13 13 210025 1a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 verilatorclock 1 1 17 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 7000a 1 0 3 0 4 17 0 f 0 f f 0
1 b 3 4 107000b 1 0 31 0 32 17 0 ffffffff 0 3e 1f 0
4 2 1 3 0 2
4 3 6 2 0 2
4 5 1 6 0 5
4 6 6 5 0 5
3 1 main.u$0 "TOP.v.u$0" 0 aedge1.verilator.v 6 11 1 
2 7 7 7 c0010 1 0 21000 0 0 32 16 0 ffffffff
2 8 7 7 60006 5 1 1018 0 0 32 1 b
2 9 7 7 60010 6 12 101c 7 8 1 18 0 1 1 1 0 0
2 10 7 7 20012 6 39 2e 9 0
2 11 9 9 e000e 6 0 1004 0 0 32 48 0 0
2 12 9 9 6000a 6 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 13 9 9 6000e 6 e 10103c 11 12 1 18 0 1 1 1 0 0
2 14 9 9 20010 6 39 10002e 13 0
2 15 10 10 d000d 1 0 1008 0 0 32 48 1 0
2 16 10 10 80008 5 1 1018 0 0 32 1 b
2 17 10 10 8000d 5 f 1018 15 16 32 18 0 ffffffff ffffffff 3e 0 0
2 18 10 10 40004 0 1 1410 0 0 32 1 b
2 19 10 10 4000d 5 37 3a 17 18
2 20 8 8 80008 1 0 1008 0 0 32 48 1 0
2 21 8 8 40004 0 1 1410 0 0 32 1 b
2 22 8 8 40008 1 37 1a 20 21
4 10 11 22 14 10
4 22 6 14 14 10
4 14 0 19 0 10
4 19 0 0 0 10
3 1 main.u$1 "TOP.v.u$1" 0 aedge1.verilator.v 13 29 1 
2 23 14 14 60009 1 0 61004 0 0 4 16 0 0
2 24 14 14 10001 0 1 1410 0 0 4 1 a
2 25 14 14 10009 1a 38 6 23 24
2 26 15 15 c000d 1a 0 1008 0 0 32 48 32 0
2 27 15 15 50009 1a 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 28 15 15 5000d 1a 14 10103c 26 27 1 18 0 1 1 1 0 0
2 29 15 15 1000e 1a 39 10002e 28 0
2 30 17 17 110012 19 0 1008 0 0 32 48 18 0
2 31 17 17 a000e 19 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 32 17 17 a0012 19 14 10103c 30 31 1 18 0 1 1 1 0 0
2 33 17 17 60013 19 39 10002e 32 0
2 34 19 19 110012 c 0 1008 0 0 32 48 14 0
2 35 19 19 a000e c 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 36 19 19 a0012 c 14 10103c 34 35 1 18 0 1 1 1 0 0
2 37 19 19 60013 c 39 10002e 36 0
2 38 21 21 110012 a 0 1008 0 0 32 48 10 0
2 39 21 21 a000e a 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 40 21 21 a0012 a 14 10103c 38 39 1 18 0 1 1 1 0 0
2 41 21 21 60013 a 39 10002e 40 0
2 42 23 23 110012 8 0 1008 0 0 32 48 c 0
2 43 23 23 a000e 8 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 44 23 23 a0012 8 14 10103c 42 43 1 18 0 1 1 1 0 0
2 45 23 23 60013 8 39 10002e 44 0
2 46 25 25 110011 6 0 1008 0 0 32 48 8 0
2 47 25 25 a000e 6 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 48 25 25 a0011 6 14 10103c 46 47 1 18 0 1 1 1 0 0
2 49 25 25 60012 6 39 10002e 48 0
2 50 27 27 110011 4 0 1008 0 0 32 48 4 0
2 51 27 27 a000e 4 69 1000 0 0 64 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
2 52 27 27 a0011 4 14 10103c 50 51 1 18 0 1 1 1 0 0
2 53 27 27 60012 4 39 10002e 52 0
2 54 28 28 8000b 1 0 61008 0 0 4 16 1 0
2 55 28 28 30003 0 1 1410 0 0 4 1 a
2 56 28 28 3000b 2 38 1a 54 55
2 57 26 26 8000b 1 0 61008 0 0 4 16 1 0
2 58 26 26 30003 0 1 1410 0 0 4 1 a
2 59 26 26 3000b 2 38 1a 57 58
2 60 24 24 8000b 1 0 61008 0 0 4 16 2 0
2 61 24 24 30003 0 1 1410 0 0 4 1 a
2 62 24 24 3000b 2 38 1a 60 61
2 63 22 22 8000b 1 0 61008 0 0 4 16 2 0
2 64 22 22 30003 0 1 1410 0 0 4 1 a
2 65 22 22 3000b 2 38 1a 63 64
2 66 20 20 8000b 1 0 61008 0 0 4 16 4 0
2 67 20 20 30003 0 1 1410 0 0 4 1 a
2 68 20 20 3000b 2 38 1a 66 67
2 69 18 18 8000b 1 0 61008 0 0 4 16 8 0
2 70 18 18 30003 0 1 1410 0 0 4 1 a
2 71 18 18 3000b d 38 1a 69 70
2 72 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 72 0 0 0 25
4 25 11 29 29 25
4 29 0 72 33 25
4 33 0 71 37 25
4 71 0 0 0 25
4 37 0 68 41 25
4 68 0 0 0 25
4 41 0 65 45 25
4 65 0 0 0 25
4 45 0 62 49 25
4 62 0 0 0 25
4 49 0 59 53 25
4 59 0 0 0 25
4 53 0 56 0 25
4 56 0 0 0 25
