module clock_div_50_4();
	
	always @ posedge clk begin
		if clk_counter == 7 begin
			clk_counter <= 0;
			BCLK <= ~BCLK;
		end
		else begin
			clk_counter <= clock_counter + 1;
		end
	end
	
endmodule