Almeida, G. M., Sassatelli, G., Benoit, P., Saint-Jean, N., Varyani, S., Torres, L., and Robert, M. 2009. An adaptive message passing MPSoC framework. International Journal of Reconfigurable Computing.
Carara, E., Oliveira, R., Calazans, N., and Moraes, F. 2009. HeMPS - A framework for NoC-based MPSoC generation. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1345--1348.
Ewerson Carvalho , César Marcon , Ney Calazans , Fernando Moraes, Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs, Proceedings of the 11th international conference on System-on-chip, p.87-90, October 05-07, 2009, Tampere, Finland
Chen-Ling Chou , Radu Marculescu, Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289857]
Chen-Ling Chou , Radu Marculescu, User-aware dynamic task allocation in networks-on-chip, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403675]
Chen-Ling Chou , Radu Marculescu, Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.1, p.78-91, January 2010[doi>10.1109/TCAD.2009.2034348]
Mohammad Abdullah Al Faruque , Rudolf Krist , Jörg Henkel, ADAM: run-time agent-based distributed application mapping for on-chip communication, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391664]
Soonhoi Ha, Model-based Programming Environment of Embedded Software for MPSoC, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.330-335, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358007]
Philip K. F. Hölzenspies , Johann L. Hurink , Jan Kuper , Gerard J. M. Smit, Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC), Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403427]
Hosseinabady, M., and Nunez-Yanes, J. 2009. Run-time resource management in fault-tolerant network on reconfigurable chips. In Proceedings of the Field Programmable Logic and Applications (FPL). 574--577.
Jingcao Hu , R. Marculescu, Energy- and performance-aware mapping for regular NoC architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.551-562, November 2006[doi>10.1109/TCAD.2005.844106]
Leandro Soares Indrusiak , Andreas Thuy , Manfred Glesner, Interactive presentation: Executable system-level specification models containing UML-based behavioral patterns, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Indrusiak, L. S., Ost, L., Moraes, F. G., Maatta, S., Nurmi, J., Moller, L., and Glesner, M. 2010. Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: A layered approach. In Proceedings of the International Conference on Industrial Informatics (INDIN). 148--153.
Indrusiak, L. S., and Santos, O. 2011. Fast and Accurate Transaction-Level Model of a Wormhole Network-on-Chip with Priority Preemptive Virtual Channel Arbitration. In Design, Automation and Test in Europe (DATE). 1--6.
Camille Jalier , Didier Lattard , Ahmed Amine Jerraya , Gilles Sassatelli , Pascal Benoit , Lionel Torres, Heterogeneous vs homogeneous MPSoC approaches for a mobile LTE modem, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Tero Kangas , Petri Kukkala , Heikki Orsila , Erno Salminen , Marko Hännikäinen , Timo D. Hämäläinen , Jouni Riihimäki , Kimmo Kuusilinna, UML-based multiprocessor SoC design framework, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.281-320, May 2006[doi>10.1145/1151074.1151077]
Edward A. Lee , Stephen Neuendorffer, Actor-oriented models for codesign: balancing re-use and performance, Formal methods and models for system design: a system level perspective, Kluwer Academic Publishers, Norwell, MA, 2004
Hyung Gyu Lee , Umit Y. Ogras , Radu Marculescu , Naehyuck Chang, Design space exploration and prototyping for on-chip multimedia applications, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146949]
Seung Eun Lee , Nader Bagherzadeh, A high level power model for Network-on-Chip (NoC) router, Computers and Electrical Engineering, v.35 n.6, p.837-845, November, 2009[doi>10.1016/j.compeleceng.2008.11.023]
Keqin Li, A Random-Walk-Based Dynamic Tree Evolution Algorithm with Exponential Speed of Convergence to Optimality on Regular Networks, Proceedings of the 2009 Fourth International Conference on Frontier of Computer Science and Technology, p.80-85, December 17-19, 2009[doi>10.1109/FCST.2009.74]
Lu, S., Lu, C., and Hsiung., P. 2010. Congestion- and energy-aware run-time mapping for tile-based network-on-chip architecture. In Proceedings of the Frontier Computing, Theory, Technologies and Applications (FCTTA), 300--305.
Määttä, S., Indrusiak, L. S., Ost, L., Möller, L., Nurmi, J., Glesner, M., and Moraes, F. 2008. Validation of executable application models mapped onto network-on-chip platforms. In Proceedings of the IEEE Symposium on Industrial Embedded Systems (SIES). 118--125.
Sanna Määttä , Leandro Soares Indrusiak , Luciano Ost , Leandro Möller , Manfred Glesner , Fernando Gehm Moraes , Jari Nurmi, Characterising embedded applications using a UML profile, Proceedings of the 11th international conference on System-on-chip, p.172-175, October 05-07, 2009, Tampere, Finland
Määttä, S., Indrusiak, L. S., Ost, L., Möller, L., Nurmi, J., Glesner, M., and Moraes, F. 2010. Joint validation of application models and multi-abstraction network-on-chip platforms. International Journal of Embedded and Real-Time Communication Systems (IJERTCS) 1, 1, 86--101.
Mandelli, M., Ost, L., Carara, E., Guindani, G., Gouvea, T., Medeiros, G., and Moraes, F. 2011. Energy-aware dynamic task mapping for NoC-based MPSoCs. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 1676--1679.
Marcelo Mandelli , Alexandre Amory , Luciano Ost , Fernando Gehm Moraes, Multi-task dynamic mapping onto NoC-based MPSoCs, Proceedings of the 24th symposium on Integrated circuits and systems design, August 30-September 02, 2011, João Pessoa, Brazil[doi>10.1145/2020876.2020920]
Marcon, C., Moreno, E. I., Calazans, N. L. V., and Moraes, F. 2008. Comparison of network-on-chip mapping algorithms targeting low energy consumption. IET Computers and Digital Techniques 2, 6, 471--482.
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Dragomir Milojevic , Luc Montperrus , Diederik Verkest, Power Dissipation of the Network-on-Chip in Multi-Processor System-on-Chip Dedicated for Video Coding Applications, Journal of Signal Processing Systems, v.57 n.2, p.139-153, November  2009[doi>10.1007/s11265-008-0251-1]
Fabian Mischkalla , Da He , Wolfgang Mueller, Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Molnos, A., Ambrose, J. A., Nelson, A., Stefan, R., Cotofana, S., and Goossens, K. A 2010. Composable, energy-managed, real-time MPSOC platform. In Proceedings of the Optimization of Electrical and Electronic Equipment (OPTIM). 870--876.
A. Ngouanga , G. Sassatelli , L. Torres , T. Gil , A. Soares , A. Susin, A contextual resources use: a proof of concept through the APACHES' platform, Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems, p.42-47, April 18-21, 2006[doi>10.1109/DDECS.2006.1649568]
Luciano Ost , Guilherme Guindani , Leandro Soares Indrusiak , Cezar Reinbrecht , Thiago Raupp , Fernando Moraes, A high abstraction, high accuracy power estimation model for networks-on-chip, Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes, August 31-September 03, 2009, Natal, Brazil[doi>10.1145/1601896.1601936]
Luciano Ost , Guilherme Guindani , Fernando Moraes , Leandro Indrusiak , Sanna Maatta, Exploring NoC-Based MPSoC Design Space with Power Estimation Models, IEEE Design & Test, v.28 n.2, p.16-29, March 2011[doi>10.1109/MDT.2010.116]
Omg. 2011. Object Management Group: UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems.http://www.omg.org/spec/MARTE/1.0/PDF/.
Andy D. Pimentel , Mark Thompson , Simon Polstra , Cagkan Erbas, Calibration of abstract performance models for system-level design space exploration, Journal of Signal Processing Systems, v.50 n.2, p.99-114, February 2008[doi>10.1007/s11265-007-0085-2]
Schranzhofer, A., Chen, J.-J., and Thiele, L. 2010. Dynamic power-aware mapping of applications onto heterogeneous MPSoC platforms. IEEE Trans. Indust. Info. 6, 4, 692--707.
Smit, L. T., Hurink, J. L., and Smit, G. J. M. 2005. Run-time mapping of applications to a heterogeneous SoC. In Proceedings of the International Symposium on System-on-Chip (SoC). 78--81.
Amit Kumar Singh , Thambipillai Srikanthan , Akash Kumar , Wu Jigang, Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.242-255, July, 2010[doi>10.1016/j.sysarc.2010.04.007]
Andreas Weichslgartner , Stefan Wildermann , Jürgen Teich, Dynamic decentralized mapping of tree-structured applications on NoC architectures, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999979]
Wildermann, S., Ziermann, T., and Teich, J. 2009. Run time mapping of adaptive applications onto homogeneous NoC-based reconfigurable architectures. In Proceedings of the Field-Programmable Technology (FPT). 514--517.
Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514051]
