#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Tue Feb 10 19:42:27 2026
Parameters for debugging are loaded as follows:
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.

Route Optimize started.
Build routing arch for double attribute device.
Enter timing driven router mode.
I: Multithreading enabled for route using a maximum of 1 processes.
I: Column Clock Check close.
W: Route-4027: Cannot find permit_rougth_thru_units.json file in working directory.
Building routing graph takes 0.32 sec.
Total nets for routing: 3321.
Total loads for routing: 13589.
Direct connect net size: 1243
Build all design net take 197 msec.
Processing design graph takes 0.20 sec.
Delay table total memory: 4.79386520 MB
Route graph total memory: 11.31210709 MB
Route design total memory: 4.12343979 MB
The remaining process takes 0.06 sec.
Stage: after context initialize in post route | Performance: TNS = NA ; WNS = NA ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:5s ; cpu = 0h:0m:3s ; process = 0h:0m:4s | Memory (MB): curr = 300.945313 ; peak = 315.453125 | Checksum: 931458DE1CE74A0A
Load route result takes 0.03 sec
Fix Hold Violation Threshold For Clock Path Cross SRB(ps) : 200
Fix Hold Violation Threshold For Clock Path On Clock Tree(ps) : 100
Hold fix to no violation.
Hold fix to threshold
Stage: after hold fix | Performance: TNS = 0 ; WNS = 8719 ; THS = 0 ; WHS = 256 | Time (s): real = 0h:0m:5s ; cpu = 0h:0m:3s ; process = 0h:0m:5s | Memory (MB): curr = 381.175781 ; peak = 381.179688 | Checksum: 44F533E40163F667
Hold Violation Fix in router takes 0.46 sec.
Sort Original Nets take 0.001 sec
Total net: 3321, route succeed net: 3321
Generate routing result take 0.009 sec
Handle PERMUX permutation take 0.009 sec
Handle const net take 0.000 sec
Handle route through take 0.033 sec
Used SRB routing arc is 22815.
Stage: after finish post route | Performance: TNS = 0 ; WNS = 8719 ; THS = NA ; WHS = NA | Time (s): real = 0h:0m:6s ; cpu = 0h:0m:4s ; process = 0h:0m:5s | Memory (MB): curr = 361.734375 ; peak = 381.187500 | Checksum: 98C3F4A9555C0AA9
Finish post route takes 0.10 sec.
Total post route takes 1.18 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 367      | 592           | 62          
| + FF                             | 834      | 3552          | 24          
| + LUT                            | 1046     | 2368          | 45          
|   + LUT as Logic                 | 884      |               |             
|   + LUT as Const                 | 150      |               |             
|   + LUT as Bypass                | 12       |               |             
| CLMS                             | 491      | 888           | 56          
| + FF                             | 1105     | 5328          | 21          
| + LUT                            | 1347     | 3552          | 38          
|   + LUT as Logic                 | 1191     |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 136      |               |             
|   + LUT as Bypass                | 20       |               |             
| IO                               | 313      | 336           | 94          
| + IOBD                           | 21       | 21            | 100         
| + IOBR                           | 40       | 42            | 96          
| + IOBS                           | 252      | 273           | 93          
| BKCL                             | 6        | 6             | 100         
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 145      | 936           | 16          
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 143      | 252           | 57          
| IOLDLY                           | 59       | 84            | 71          
| IOL                              | 313      | 336           | 94          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 2        | 8             | 25          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Finished route optimize. (CPU time elapsed 0h:00m:04s)
Design 'Tieta_Feiteng_1001_top' has been routed successfully.
Saving design to DB.
Action route_optimize: Export DB successfully.
Action route_optimize: Real time elapsed is 0h:0m:7s
Action route_optimize: CPU time elapsed is 0h:0m:5s
Action route_optimize: Process CPU time elapsed is 0h:0m:6s
Action route_optimize: Peak memory pool usage is 381 MB

Current time: Tue Feb 10 19:42:32 2026
