Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 13 23:06:26 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 61 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kd/key_down_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 473 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.618    -2019.398                    609                 1473        0.075        0.000                      0                 1473        4.500        0.000                       0                   583  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.618    -2019.398                    609                 1238        0.075        0.000                      0                 1238        4.500        0.000                       0                   583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.700        0.000                      0                  235        0.886        0.000                      0                  235  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          609  Failing Endpoints,  Worst Slack       -4.618ns,  Total Violation    -2019.398ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.618ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111111]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.542ns  (logic 3.879ns (26.675%)  route 10.663ns (73.325%))
  Logic Levels:           19  (LUT3=1 LUT5=2 LUT6=10 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.657    16.377    kd/pic[3]_i_6_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  kd/v[-1111111103]_i_40/O
                         net (fo=88, routed)          0.615    17.115    kd/finish_reg[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.239 f  kd/v[-1111111111]_i_22/O
                         net (fo=1, routed)           0.571    17.811    kd/v[-1111111111]_i_22_n_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I4_O)        0.124    17.935 f  kd/v[-1111111111]_i_7/O
                         net (fo=1, routed)           0.000    17.935    kd/v[-1111111111]_i_7_n_0
    SLICE_X11Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    18.147 f  kd/v_reg[-1111111111]_i_2/O
                         net (fo=1, routed)           1.253    19.400    vga_inst/v_reg[-1111111111]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.299    19.699 r  vga_inst/v[-1111111111]_i_1/O
                         net (fo=1, routed)           0.000    19.699    v28_out[1]
    SLICE_X30Y19         FDRE                                         r  v_reg[-1111111111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  v_reg[-1111111111]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.081    15.081    v_reg[-1111111111]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 -4.618    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111104]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.464ns  (logic 3.492ns (24.142%)  route 10.972ns (75.858%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.579    16.298    kd/pic[3]_i_6_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.422 r  kd/pic[3]_i_3/O
                         net (fo=71, routed)          1.396    17.818    kd/pic[3]_i_3_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I3_O)        0.124    17.942 r  kd/v[-1111111104]_i_9/O
                         net (fo=1, routed)           0.565    18.507    kd/v[-1111111104]_i_9_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    18.631 r  kd/v[-1111111104]_i_3/O
                         net (fo=1, routed)           0.866    19.498    vga_inst/v_reg[-1111111104]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.124    19.622 r  vga_inst/v[-1111111104]_i_1/O
                         net (fo=1, routed)           0.000    19.622    v28_out[8]
    SLICE_X31Y17         FDRE                                         r  v_reg[-1111111104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  v_reg[-1111111104]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X31Y17         FDRE (Setup_fdre_C_D)        0.031    15.034    v_reg[-1111111104]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.567ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111103]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.442ns  (logic 3.879ns (26.859%)  route 10.563ns (73.141%))
  Logic Levels:           19  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.657    16.377    kd/pic[3]_i_6_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  kd/v[-1111111103]_i_40/O
                         net (fo=88, routed)          1.190    17.690    kd/finish_reg[0]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    17.814 f  kd/v[-1111111103]_i_60/O
                         net (fo=1, routed)           0.000    17.814    kd/v[-1111111103]_i_60_n_0
    SLICE_X32Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    18.026 f  kd/v_reg[-1111111103]_i_27/O
                         net (fo=1, routed)           0.608    18.634    vga_inst/v_reg[-1111111103]_5
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.299    18.933 f  vga_inst/v[-1111111103]_i_8/O
                         net (fo=1, routed)           0.542    19.475    vga_inst/v[-1111111103]_i_8_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I5_O)        0.124    19.599 r  vga_inst/v[-1111111103]_i_2/O
                         net (fo=1, routed)           0.000    19.599    v28_out[9]
    SLICE_X33Y17         FDRE                                         r  v_reg[-1111111103]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  v_reg[-1111111103]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.029    15.032    v_reg[-1111111103]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -19.599    
  -------------------------------------------------------------------
                         slack                                 -4.567    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.352ns  (logic 3.492ns (24.332%)  route 10.860ns (75.668%))
  Logic Levels:           18  (LUT3=1 LUT5=1 LUT6=11 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.657    16.377    kd/pic[3]_i_6_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  kd/v[-1111111103]_i_40/O
                         net (fo=88, routed)          1.006    17.506    vga_inst/v[-1111111109]_i_4_1
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124    17.630 r  vga_inst/v[-1111111106]_i_11/O
                         net (fo=1, routed)           0.834    18.464    vga_inst/v[-1111111106]_i_11_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I1_O)        0.124    18.588 r  vga_inst/v[-1111111106]_i_4/O
                         net (fo=1, routed)           0.797    19.385    vga_inst/v[-1111111106]_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.124    19.509 r  vga_inst/v[-1111111106]_i_1/O
                         net (fo=1, routed)           0.000    19.509    v28_out[6]
    SLICE_X37Y21         FDRE                                         r  v_reg[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X37Y21         FDRE                                         r  v_reg[-1111111106]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)        0.031    14.958    v_reg[-1111111106]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -19.509    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.517ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111105]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.319ns  (logic 3.492ns (24.386%)  route 10.827ns (75.614%))
  Logic Levels:           18  (LUT3=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.579    16.298    kd/pic[3]_i_6_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.422 r  kd/pic[3]_i_3/O
                         net (fo=71, routed)          1.241    17.664    kd/pic[3]_i_3_n_0
    SLICE_X37Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.788 f  kd/v[-1111111105]_i_10/O
                         net (fo=1, routed)           0.634    18.421    kd/v[-1111111105]_i_10_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I2_O)        0.124    18.545 r  kd/v[-1111111105]_i_3/O
                         net (fo=1, routed)           0.807    19.353    vga_inst/v_reg[-1111111105]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.477 r  vga_inst/v[-1111111105]_i_1/O
                         net (fo=1, routed)           0.000    19.477    v28_out[7]
    SLICE_X37Y18         FDRE                                         r  v_reg[-1111111105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  v_reg[-1111111105]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.031    14.960    v_reg[-1111111105]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -19.477    
  -------------------------------------------------------------------
                         slack                                 -4.517    

Slack (VIOLATED) :        -4.491ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.367ns  (logic 3.884ns (27.035%)  route 10.483ns (72.965%))
  Logic Levels:           19  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.657    16.377    kd/pic[3]_i_6_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  kd/v[-1111111103]_i_40/O
                         net (fo=88, routed)          0.955    17.456    kd/finish_reg[0]
    SLICE_X15Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.580 f  kd/v[-1111111110]_i_35/O
                         net (fo=1, routed)           0.864    18.443    vga_inst/v_reg[-1111111110]_i_6_2
    SLICE_X28Y20         LUT6 (Prop_lut6_I0_O)        0.124    18.567 r  vga_inst/v[-1111111110]_i_15/O
                         net (fo=1, routed)           0.000    18.567    vga_inst/v[-1111111110]_i_15_n_0
    SLICE_X28Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    18.784 r  vga_inst/v_reg[-1111111110]_i_6/O
                         net (fo=1, routed)           0.441    19.225    vga_inst/v_reg[-1111111110]_i_6_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.299    19.524 r  vga_inst/v[-1111111110]_i_1/O
                         net (fo=1, routed)           0.000    19.524    v28_out[2]
    SLICE_X28Y20         FDRE                                         r  v_reg[-1111111110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  v_reg[-1111111110]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)        0.031    15.033    v_reg[-1111111110]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -19.524    
  -------------------------------------------------------------------
                         slack                                 -4.491    

Slack (VIOLATED) :        -4.446ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.299ns  (logic 3.884ns (27.163%)  route 10.415ns (72.837%))
  Logic Levels:           19  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.657    16.377    kd/pic[3]_i_6_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  kd/v[-1111111103]_i_40/O
                         net (fo=88, routed)          1.290    17.790    kd/finish_reg[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.914 f  kd/v[-1111111108]_i_21/O
                         net (fo=1, routed)           0.000    17.914    kd/v[-1111111108]_i_21_n_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    18.131 f  kd/v_reg[-1111111108]_i_16/O
                         net (fo=1, routed)           0.468    18.599    vga_inst/v_reg[-1111111108]_3
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.299    18.898 r  vga_inst/v[-1111111108]_i_5/O
                         net (fo=1, routed)           0.434    19.332    vga_inst/v[-1111111108]_i_5_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    19.456 r  vga_inst/v[-1111111108]_i_1/O
                         net (fo=1, routed)           0.000    19.456    v28_out[4]
    SLICE_X38Y17         FDRE                                         r  v_reg[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  v_reg[-1111111108]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)        0.079    15.010    v_reg[-1111111108]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -19.456    
  -------------------------------------------------------------------
                         slack                                 -4.446    

Slack (VIOLATED) :        -4.412ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111107]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.288ns  (logic 3.884ns (27.184%)  route 10.404ns (72.816%))
  Logic Levels:           19  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.657    16.377    kd/pic[3]_i_6_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  kd/v[-1111111103]_i_40/O
                         net (fo=88, routed)          1.168    17.668    kd/finish_reg[0]
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.792 f  kd/v[-1111111107]_i_23/O
                         net (fo=1, routed)           0.000    17.792    kd/v[-1111111107]_i_23_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    18.009 f  kd/v_reg[-1111111107]_i_17/O
                         net (fo=1, routed)           0.455    18.464    vga_inst/v_reg[-1111111107]_4
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.299    18.763 f  vga_inst/v[-1111111107]_i_6/O
                         net (fo=1, routed)           0.558    19.321    vga_inst/v[-1111111107]_i_6_n_0
    SLICE_X33Y18         LUT6 (Prop_lut6_I5_O)        0.124    19.445 r  vga_inst/v[-1111111107]_i_1/O
                         net (fo=1, routed)           0.000    19.445    v28_out[5]
    SLICE_X33Y18         FDRE                                         r  v_reg[-1111111107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  v_reg[-1111111107]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X33Y18         FDRE (Setup_fdre_C_D)        0.032    15.033    v_reg[-1111111107]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 -4.412    

Slack (VIOLATED) :        -4.392ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_reg[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 3.874ns (27.154%)  route 10.393ns (72.846%))
  Logic Levels:           19  (LUT3=1 LUT5=1 LUT6=11 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.657    16.377    kd/pic[3]_i_6_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.501 r  kd/v[-1111111103]_i_40/O
                         net (fo=88, routed)          0.946    17.447    kd/finish_reg[0]
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    17.571 f  kd/v[-1111111109]_i_43/O
                         net (fo=1, routed)           0.000    17.571    kd/v[-1111111109]_i_43_n_0
    SLICE_X14Y23         MUXF7 (Prop_muxf7_I0_O)      0.209    17.780 f  kd/v_reg[-1111111109]_i_17/O
                         net (fo=1, routed)           0.581    18.360    vga_inst/v_reg[-1111111109]_3
    SLICE_X29Y22         LUT6 (Prop_lut6_I5_O)        0.297    18.657 r  vga_inst/v[-1111111109]_i_5/O
                         net (fo=1, routed)           0.643    19.300    vga_inst/v[-1111111109]_i_5_n_0
    SLICE_X28Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.424 r  vga_inst/v[-1111111109]_i_1/O
                         net (fo=1, routed)           0.000    19.424    v28_out[3]
    SLICE_X28Y21         FDRE                                         r  v_reg[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  v_reg[-1111111109]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.031    15.032    v_reg[-1111111109]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                 -4.392    

Slack (VIOLATED) :        -4.332ns  (required time - arrival time)
  Source:                 kd/key_down_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[3][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.982ns  (logic 3.368ns (24.089%)  route 10.614ns (75.911%))
  Logic Levels:           17  (LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.636     5.157    kd/clk_IBUF_BUFG
    SLICE_X5Y2           FDCE                                         r  kd/key_down_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  kd/key_down_reg[11]/Q
                         net (fo=7, routed)           1.123     6.737    kd/key_down[11]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.861 f  kd/key_1[4]_i_156/O
                         net (fo=1, routed)           0.000     6.861    kd/key_1[4]_i_156_n_0
    SLICE_X2Y3           MUXF7 (Prop_muxf7_I0_O)      0.209     7.070 f  kd/key_1_reg[4]_i_125/O
                         net (fo=1, routed)           0.000     7.070    kd/key_1_reg[4]_i_125_n_0
    SLICE_X2Y3           MUXF8 (Prop_muxf8_I1_O)      0.088     7.158 f  kd/key_1_reg[4]_i_60/O
                         net (fo=1, routed)           0.977     8.134    kd/key_1_reg[4]_i_60_n_0
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.319     8.453 f  kd/key_1[4]_i_24/O
                         net (fo=1, routed)           0.462     8.915    kd/key_1[4]_i_24_n_0
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.124     9.039 f  kd/key_1[4]_i_11/O
                         net (fo=77, routed)          0.616     9.655    kd/key_1[4]_i_11_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I3_O)        0.124     9.779 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.353    11.133    kd/key_1_code[1]_i_3_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124    11.257 f  kd/key_1[4]_i_21/O
                         net (fo=1, routed)           0.000    11.257    kd/key_1[4]_i_21_n_0
    SLICE_X5Y14          MUXF7 (Prop_muxf7_I1_O)      0.217    11.474 f  kd/key_1_reg[4]_i_9/O
                         net (fo=1, routed)           0.590    12.063    kd/key_1_reg[4]_i_9_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.299    12.362 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.684    13.047    kd/key_1[4]_i_3_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.171 r  kd/key_1_code[0]_i_2/O
                         net (fo=33, routed)          0.946    14.117    kd/key_1_code_reg[8][0]
    SLICE_X6Y11          LUT6 (Prop_lut6_I4_O)        0.124    14.241 r  kd/x[1][6]_i_48/O
                         net (fo=1, routed)           0.000    14.241    kd/x[1][6]_i_48_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I1_O)      0.247    14.488 r  kd/x_reg[1][6]_i_19/O
                         net (fo=2, routed)           0.000    14.488    kd/x_reg[1][6]_i_19_n_0
    SLICE_X6Y11          MUXF8 (Prop_muxf8_I0_O)      0.098    14.586 r  kd/pic_reg[3]_i_17/O
                         net (fo=1, routed)           0.814    15.401    kd/pic_reg[3]_i_17_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.319    15.720 r  kd/pic[3]_i_6/O
                         net (fo=3, routed)           0.579    16.298    kd/pic[3]_i_6_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.422 r  kd/pic[3]_i_3/O
                         net (fo=71, routed)          0.457    16.880    kd/pic[3]_i_3_n_0
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.124    17.004 f  kd/pic[1]_i_4/O
                         net (fo=64, routed)          1.063    18.066    kd/pic[1]_i_4_n_0
    SLICE_X15Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.190 r  kd/x[3][6]_i_1/O
                         net (fo=9, routed)           0.949    19.139    kd_n_416
    SLICE_X29Y7          FDRE                                         r  y_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  y_reg[3][0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y7          FDRE (Setup_fdre_C_CE)      -0.205    14.807    y_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -19.139    
  -------------------------------------------------------------------
                         slack                                 -4.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.562%)  route 0.213ns (62.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.592     1.475    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  kd/inst/inst/Ps2Interface_i/frame_reg[3]/Q
                         net (fo=3, routed)           0.213     1.816    kd/inst/inst/Ps2Interface_i/p_0_in[2]
    SLICE_X4Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)        -0.007     1.741    kd/inst/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 kd/inst/inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.225ns (40.169%)  route 0.335ns (59.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.477    kd/inst/inst/clk
    SLICE_X5Y49          FDCE                                         r  kd/inst/inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  kd/inst/inst/tx_data_reg[7]/Q
                         net (fo=9, routed)           0.335     1.940    kd/inst/inst/Ps2Interface_i/frame_reg[9]_2
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.097     2.037 r  kd/inst/inst/Ps2Interface_i/frame[8]_i_1/O
                         net (fo=1, routed)           0.000     2.037    kd/inst/inst/Ps2Interface_i/p_1_in[8]
    SLICE_X6Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.863     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.131     1.877    kd/inst/inst/Ps2Interface_i/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.592     1.475    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.086     1.702    kd/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.045     1.747 r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.747    kd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X1Y58          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.862     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y58          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X1Y58          FDPE (Hold_fdpe_C_D)         0.092     1.580    kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 kd/inst/inst/tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.112%)  route 0.344ns (64.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.477    kd/inst/inst/clk
    SLICE_X5Y49          FDCE                                         r  kd/inst/inst/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  kd/inst/inst/tx_data_reg[0]/Q
                         net (fo=7, routed)           0.344     1.962    kd/inst/inst/Ps2Interface_i/frame_reg[9]_1
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045     2.007 r  kd/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     2.007    kd/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X5Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.863     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092     1.838    kd/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.592     1.475    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.087     1.703    kd/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  kd/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.748    kd/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X1Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.862     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X1Y58          FDCE (Hold_fdce_C_D)         0.091     1.579    kd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 kd/inst/inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.226ns (40.275%)  route 0.335ns (59.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.477    kd/inst/inst/clk
    SLICE_X5Y49          FDCE                                         r  kd/inst/inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  kd/inst/inst/tx_data_reg[7]/Q
                         net (fo=9, routed)           0.335     1.940    kd/inst/inst/Ps2Interface_i/frame_reg[9]_2
    SLICE_X6Y50          LUT4 (Prop_lut4_I0_O)        0.098     2.038 r  kd/inst/inst/Ps2Interface_i/frame[4]_i_1/O
                         net (fo=1, routed)           0.000     2.038    kd/inst/inst/Ps2Interface_i/p_1_in[4]
    SLICE_X6Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.863     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.120     1.866    kd/inst/inst/Ps2Interface_i/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.208%)  route 0.345ns (67.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.592     1.475    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.345     1.984    kd/inst/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X6Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.059     1.807    kd/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.585%)  route 0.127ns (47.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.477    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.127     1.745    kd/inst/inst/rx_data[5]
    SLICE_X4Y47          FDCE                                         r  kd/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    kd/inst/inst/clk
    SLICE_X4Y47          FDCE                                         r  kd/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.070     1.563    kd/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.822%)  route 0.131ns (48.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.477    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[6]/Q
                         net (fo=3, routed)           0.131     1.749    kd/inst/inst/rx_data[6]
    SLICE_X4Y47          FDCE                                         r  kd/inst/inst/key_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    kd/inst/inst/clk
    SLICE_X4Y47          FDCE                                         r  kd/inst/inst/key_in_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.072     1.565    kd/inst/inst/key_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.107%)  route 0.135ns (48.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.477    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.135     1.753    kd/inst/inst/rx_data[2]
    SLICE_X4Y47          FDCE                                         r  kd/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    kd/inst/inst/clk
    SLICE_X4Y47          FDCE                                         r  kd/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.070     1.563    kd/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y3     a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y1     a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y4    a2/pb_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     kd/key_down_reg[59]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y3     kd/key_down_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     kd/key_down_reg[60]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    y_reg[12][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y1    y_reg[12][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y3    y_reg[12][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y2    y_reg[12][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y3    y_reg[12][7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y6    y_reg[12][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y3    y_reg[12][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   y_reg[13][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   y_reg[15][1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   y_reg[15][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     a1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     a1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     a1/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     a1/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     a2/pb_in_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y4    a2/pb_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y3     kd/key_down_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     kd/key_down_reg[60]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    kd/key_down_reg[67]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y1    y_reg[12][4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 0.478ns (6.269%)  route 7.147ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.147    12.715    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y57          FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.506    14.847    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y57          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.576    14.415    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 0.478ns (6.269%)  route 7.147ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.147    12.715    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y57          FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.506    14.847    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y57          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y57          FDCE (Recov_fdce_C_CLR)     -0.576    14.415    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 0.478ns (6.273%)  route 7.142ns (93.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.142    12.710    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y57          FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.506    14.847    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y57          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.576    14.415    kd/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 0.478ns (6.273%)  route 7.142ns (93.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.142    12.710    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y57          FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.506    14.847    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y57          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X5Y57          FDCE (Recov_fdce_C_CLR)     -0.576    14.415    kd/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 0.478ns (6.293%)  route 7.117ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.117    12.686    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y58          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.508    14.849    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.576    14.417    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 0.478ns (6.293%)  route 7.117ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.117    12.686    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y58          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.508    14.849    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.576    14.417    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 0.478ns (6.293%)  route 7.117ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.117    12.686    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y58          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.508    14.849    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X0Y58          FDCE (Recov_fdce_C_CLR)     -0.576    14.417    kd/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.478ns (6.297%)  route 7.113ns (93.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.113    12.681    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X1Y58          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.508    14.849    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X1Y58          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X1Y58          FDCE (Recov_fdce_C_CLR)     -0.576    14.417    kd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 0.478ns (6.269%)  route 7.147ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.147    12.715    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y57          FDPE                                         f  kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.506    14.847    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y57          FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y57          FDPE (Recov_fdpe_C_PRE)     -0.530    14.461    kd/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 0.478ns (6.273%)  route 7.142ns (93.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.569     5.090    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         7.142    12.710    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y57          FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.506    14.847    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y57          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X5Y57          FDPE (Recov_fdpe_C_PRE)     -0.530    14.461    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  1.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[48]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.148ns (18.412%)  route 0.656ns (81.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.656     2.253    kd/rst2
    SLICE_X4Y8           FDCE                                         f  kd/key_down_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.863     1.990    kd/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  kd/key_down_reg[48]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.145     1.367    kd/key_down_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[50]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.148ns (18.412%)  route 0.656ns (81.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.656     2.253    kd/rst2
    SLICE_X4Y8           FDCE                                         f  kd/key_down_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.863     1.990    kd/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  kd/key_down_reg[50]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.145     1.367    kd/key_down_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[56]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.148ns (18.412%)  route 0.656ns (81.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.656     2.253    kd/rst2
    SLICE_X4Y8           FDCE                                         f  kd/key_down_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.863     1.990    kd/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  kd/key_down_reg[56]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.145     1.367    kd/key_down_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[57]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.148ns (18.412%)  route 0.656ns (81.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.656     2.253    kd/rst2
    SLICE_X4Y8           FDCE                                         f  kd/key_down_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.863     1.990    kd/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  kd/key_down_reg[57]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.145     1.367    kd/key_down_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.148ns (15.322%)  route 0.818ns (84.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.818     2.415    kd/rst2
    SLICE_X6Y2           FDCE                                         f  kd/key_down_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  kd/key_down_reg[12]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.120     1.394    kd/key_down_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.148ns (15.322%)  route 0.818ns (84.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.818     2.415    kd/rst2
    SLICE_X6Y2           FDCE                                         f  kd/key_down_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    kd/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  kd/key_down_reg[13]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X6Y2           FDCE (Remov_fdce_C_CLR)     -0.120     1.394    kd/key_down_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finish_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.148ns (15.322%)  route 0.818ns (84.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.818     2.415    rst2
    SLICE_X7Y2           FDCE                                         f  finish_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X7Y2           FDCE                                         r  finish_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X7Y2           FDCE (Remov_fdce_C_CLR)     -0.145     1.369    finish_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[80]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.148ns (14.674%)  route 0.861ns (85.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.861     2.458    kd/rst2
    SLICE_X0Y5           FDCE                                         f  kd/key_down_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  kd/key_down_reg[80]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     1.370    kd/key_down_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[82]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.148ns (14.674%)  route 0.861ns (85.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.861     2.458    kd/rst2
    SLICE_X0Y5           FDCE                                         f  kd/key_down_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  kd/key_down_reg[82]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     1.370    kd/key_down_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[86]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.148ns (14.674%)  route 0.861ns (85.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.566     1.449    a2/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.148     1.597 f  a2/pb_out_reg/Q
                         net (fo=453, routed)         0.861     2.458    kd/rst2
    SLICE_X0Y5           FDCE                                         f  kd/key_down_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.866     1.993    kd/clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  kd/key_down_reg[86]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X0Y5           FDCE (Remov_fdce_C_CLR)     -0.145     1.370    kd/key_down_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  1.088    





