// Seed: 1617140335
module module_0;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input wor id_8,
    input supply1 id_9,
    output wire id_10,
    input wor id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    output supply1 id_15
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_11 :
  assert property (@(posedge 1) id_1)
  else $display((id_10 >= 1'b0));
  assign id_6 = id_2;
  int id_12, id_13 = id_9;
  wire id_14;
endmodule
