

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3'
================================================================
* Date:           Tue Apr 18 17:01:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_2_VITIS_LOOP_70_3  |       12|       12|         5|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    241|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     149|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     149|    345|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1695_1_fu_316_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln1695_2_fu_337_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln1695_3_fu_348_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln1695_fu_305_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln69_1_fu_152_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln69_fu_164_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln70_fu_192_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln79_fu_288_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln1695_1_fu_279_p2   |         -|   0|  0|  14|           6|           6|
    |sub_ln1695_fu_247_p2     |         -|   0|  0|  14|           6|           6|
    |sub_ln79_fu_227_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln1695_1_fu_373_p2  |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln1695_2_fu_383_p2  |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln1695_fu_359_p2    |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln69_fu_146_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln70_fu_170_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln69_fu_253_p2        |        or|   0|  0|   3|           3|           1|
    |or_ln75_fu_327_p2        |        or|   0|  0|   3|           3|           1|
    |select_ln69_1_fu_184_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln69_fu_176_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln76_1_fu_377_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln76_2_fu_388_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln76_fu_365_p3    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 241|         115|         150|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_58                                 |   9|          2|    2|          4|
    |indvar_flatten20_fu_62                  |   9|          2|    4|          8|
    |j_fu_54                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   18|         36|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln79_reg_438                  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |conv_out_buf_V_0_load_2_reg_469   |  15|   0|   15|          0|
    |conv_out_buf_V_0_load_3_reg_475   |  15|   0|   15|          0|
    |i_fu_58                           |   2|   0|    2|          0|
    |indvar_flatten20_fu_62            |   4|   0|    4|          0|
    |j_fu_54                           |   2|   0|    2|          0|
    |select_ln69_1_reg_430             |   2|   0|    2|          0|
    |select_ln69_reg_424               |   2|   0|    2|          0|
    |select_ln76_2_reg_481             |  15|   0|   15|          0|
    |select_ln76_reg_463               |  15|   0|   15|          0|
    |add_ln79_reg_438                  |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 149|  32|   89|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3|  return value|
|max_pool_out_buf_V_0_address0  |  out|    4|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_ce0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_we0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_d0        |  out|   15|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|conv_out_buf_V_0_address0      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce0           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q0            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_address1      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce1           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q1            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_address2      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce2           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q2            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_address3      |  out|    6|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_ce3           |  out|    1|   ap_memory|                                     conv_out_buf_V_0|         array|
|conv_out_buf_V_0_q3            |   in|   15|   ap_memory|                                     conv_out_buf_V_0|         array|
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten20"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i4 %indvar_flatten20" [conv_7x7.cpp:69]   --->   Operation 15 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp_eq  i4 %indvar_flatten20_load, i4 9" [conv_7x7.cpp:69]   --->   Operation 17 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln69_1 = add i4 %indvar_flatten20_load, i4 1" [conv_7x7.cpp:69]   --->   Operation 18 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc41.i, void %for.body8.i102.preheader.exitStub" [conv_7x7.cpp:69]   --->   Operation 19 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [conv_7x7.cpp:70]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [conv_7x7.cpp:69]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.56ns)   --->   "%add_ln69 = add i2 %i_load, i2 1" [conv_7x7.cpp:69]   --->   Operation 22 'add' 'add_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp_eq  i2 %j_load, i2 3" [conv_7x7.cpp:70]   --->   Operation 23 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%select_ln69 = select i1 %icmp_ln70, i2 0, i2 %j_load" [conv_7x7.cpp:69]   --->   Operation 24 'select' 'select_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln69_1 = select i1 %icmp_ln70, i2 %add_ln69, i2 %i_load" [conv_7x7.cpp:69]   --->   Operation 25 'select' 'select_ln69_1' <Predicate = (!icmp_ln69)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln70 = add i2 %select_ln69, i2 1" [conv_7x7.cpp:70]   --->   Operation 26 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln70 = store i4 %add_ln69_1, i4 %indvar_flatten20" [conv_7x7.cpp:70]   --->   Operation 27 'store' 'store_ln70' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln70 = store i2 %select_ln69_1, i2 %i" [conv_7x7.cpp:70]   --->   Operation 28 'store' 'store_ln70' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln70 = store i2 %add_ln70, i2 %j" [conv_7x7.cpp:70]   --->   Operation 29 'store' 'store_ln70' <Predicate = (!icmp_ln69)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.97>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i2 %select_ln69_1" [conv_7x7.cpp:79]   --->   Operation 30 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln69_1, i2 0" [conv_7x7.cpp:79]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %tmp_s" [conv_7x7.cpp:79]   --->   Operation 32 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln79 = sub i4 %tmp_s, i4 %zext_ln79" [conv_7x7.cpp:79]   --->   Operation 33 'sub' 'sub_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln73_mid2_v = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln69_1, i1 0" [conv_7x7.cpp:69]   --->   Operation 34 'bitconcatenate' 'zext_ln73_mid2_v' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln69_1, i4 0"   --->   Operation 35 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%sub_ln1695 = sub i6 %tmp_1, i6 %zext_ln79_1"   --->   Operation 36 'sub' 'sub_ln1695' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln69 = or i3 %zext_ln73_mid2_v, i3 1" [conv_7x7.cpp:69]   --->   Operation 37 'or' 'or_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %or_ln69, i3 0"   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %or_ln69, i1 0"   --->   Operation 39 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1695 = zext i4 %tmp_3"   --->   Operation 40 'zext' 'zext_ln1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%sub_ln1695_1 = sub i6 %tmp_2, i6 %zext_ln1695"   --->   Operation 41 'sub' 'sub_ln1695_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i2 %select_ln69" [conv_7x7.cpp:79]   --->   Operation 42 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln79 = add i4 %sub_ln79, i4 %zext_ln79_2" [conv_7x7.cpp:79]   --->   Operation 43 'add' 'add_ln79' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln69, i1 0" [conv_7x7.cpp:69]   --->   Operation 44 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1695_1 = zext i3 %tmp_4"   --->   Operation 45 'zext' 'zext_ln1695_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln1695 = add i6 %sub_ln1695, i6 %zext_ln1695_1"   --->   Operation 46 'add' 'add_ln1695' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1695_2 = zext i6 %add_ln1695"   --->   Operation 47 'zext' 'zext_ln1695_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_2"   --->   Operation 48 'getelementptr' 'conv_out_buf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln1695_1 = add i6 %sub_ln1695_1, i6 %zext_ln1695_1"   --->   Operation 49 'add' 'add_ln1695_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1695_3 = zext i6 %add_ln1695_1"   --->   Operation 50 'zext' 'zext_ln1695_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr_1 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_3"   --->   Operation 51 'getelementptr' 'conv_out_buf_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load = load i6 %conv_out_buf_V_0_addr"   --->   Operation 52 'load' 'conv_out_buf_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln75 = or i3 %tmp_4, i3 1" [conv_7x7.cpp:75]   --->   Operation 53 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1695_4 = zext i3 %or_ln75"   --->   Operation 54 'zext' 'zext_ln1695_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln1695_2 = add i6 %sub_ln1695, i6 %zext_ln1695_4"   --->   Operation 55 'add' 'add_ln1695_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1695_5 = zext i6 %add_ln1695_2"   --->   Operation 56 'zext' 'zext_ln1695_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr_2 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_5"   --->   Operation 57 'getelementptr' 'conv_out_buf_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln1695_3 = add i6 %sub_ln1695_1, i6 %zext_ln1695_4"   --->   Operation 58 'add' 'add_ln1695_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1695_6 = zext i6 %add_ln1695_3"   --->   Operation 59 'zext' 'zext_ln1695_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr_3 = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 %zext_ln1695_6"   --->   Operation 60 'getelementptr' 'conv_out_buf_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_1 = load i6 %conv_out_buf_V_0_addr_2"   --->   Operation 61 'load' 'conv_out_buf_V_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_2 = load i6 %conv_out_buf_V_0_addr_1"   --->   Operation 62 'load' 'conv_out_buf_V_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_3 = load i6 %conv_out_buf_V_0_addr_3"   --->   Operation 63 'load' 'conv_out_buf_V_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.39>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load = load i6 %conv_out_buf_V_0_addr"   --->   Operation 64 'load' 'conv_out_buf_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_1 = load i6 %conv_out_buf_V_0_addr_2"   --->   Operation 65 'load' 'conv_out_buf_V_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_3 : Operation 66 [1/1] (2.31ns)   --->   "%icmp_ln1695 = icmp_ugt  i15 %conv_out_buf_V_0_load_1, i15 %conv_out_buf_V_0_load"   --->   Operation 66 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.75ns)   --->   "%select_ln76 = select i1 %icmp_ln1695, i15 %conv_out_buf_V_0_load_1, i15 %conv_out_buf_V_0_load" [conv_7x7.cpp:76]   --->   Operation 67 'select' 'select_ln76' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_2 = load i6 %conv_out_buf_V_0_addr_1"   --->   Operation 68 'load' 'conv_out_buf_V_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%conv_out_buf_V_0_load_3 = load i6 %conv_out_buf_V_0_addr_3"   --->   Operation 69 'load' 'conv_out_buf_V_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 6.14>
ST_4 : Operation 70 [1/1] (2.31ns)   --->   "%icmp_ln1695_1 = icmp_ugt  i15 %conv_out_buf_V_0_load_2, i15 %select_ln76"   --->   Operation 70 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.75ns)   --->   "%select_ln76_1 = select i1 %icmp_ln1695_1, i15 %conv_out_buf_V_0_load_2, i15 %select_ln76" [conv_7x7.cpp:76]   --->   Operation 71 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.31ns)   --->   "%icmp_ln1695_2 = icmp_ugt  i15 %conv_out_buf_V_0_load_3, i15 %select_ln76_1"   --->   Operation 72 'icmp' 'icmp_ln1695_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.75ns)   --->   "%select_ln76_2 = select i1 %icmp_ln1695_2, i15 %conv_out_buf_V_0_load_3, i15 %select_ln76_1" [conv_7x7.cpp:76]   --->   Operation 73 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_2_VITIS_LOOP_70_3_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %add_ln79" [conv_7x7.cpp:79]   --->   Operation 77 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%max_pool_out_buf_V_0_addr = getelementptr i15 %max_pool_out_buf_V_0, i64 0, i64 %zext_ln79_3" [conv_7x7.cpp:79]   --->   Operation 78 'getelementptr' 'max_pool_out_buf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17"   --->   Operation 79 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln79 = store i15 %select_ln76_2, i4 %max_pool_out_buf_V_0_addr" [conv_7x7.cpp:79]   --->   Operation 80 'store' 'store_ln79' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln70 = br void %if.end.i.i.i.i" [conv_7x7.cpp:70]   --->   Operation 81 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out_buf_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_buf_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 010000]
i                         (alloca           ) [ 010000]
indvar_flatten20          (alloca           ) [ 010000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
store_ln0                 (store            ) [ 000000]
br_ln0                    (br               ) [ 000000]
indvar_flatten20_load     (load             ) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
icmp_ln69                 (icmp             ) [ 011110]
add_ln69_1                (add              ) [ 000000]
br_ln69                   (br               ) [ 000000]
j_load                    (load             ) [ 000000]
i_load                    (load             ) [ 000000]
add_ln69                  (add              ) [ 000000]
icmp_ln70                 (icmp             ) [ 000000]
select_ln69               (select           ) [ 011000]
select_ln69_1             (select           ) [ 011000]
add_ln70                  (add              ) [ 000000]
store_ln70                (store            ) [ 000000]
store_ln70                (store            ) [ 000000]
store_ln70                (store            ) [ 000000]
zext_ln79                 (zext             ) [ 000000]
tmp_s                     (bitconcatenate   ) [ 000000]
zext_ln79_1               (zext             ) [ 000000]
sub_ln79                  (sub              ) [ 000000]
zext_ln73_mid2_v          (bitconcatenate   ) [ 000000]
tmp_1                     (bitconcatenate   ) [ 000000]
sub_ln1695                (sub              ) [ 000000]
or_ln69                   (or               ) [ 000000]
tmp_2                     (bitconcatenate   ) [ 000000]
tmp_3                     (bitconcatenate   ) [ 000000]
zext_ln1695               (zext             ) [ 000000]
sub_ln1695_1              (sub              ) [ 000000]
zext_ln79_2               (zext             ) [ 000000]
add_ln79                  (add              ) [ 010111]
tmp_4                     (bitconcatenate   ) [ 000000]
zext_ln1695_1             (zext             ) [ 000000]
add_ln1695                (add              ) [ 000000]
zext_ln1695_2             (zext             ) [ 000000]
conv_out_buf_V_0_addr     (getelementptr    ) [ 010100]
add_ln1695_1              (add              ) [ 000000]
zext_ln1695_3             (zext             ) [ 000000]
conv_out_buf_V_0_addr_1   (getelementptr    ) [ 010100]
or_ln75                   (or               ) [ 000000]
zext_ln1695_4             (zext             ) [ 000000]
add_ln1695_2              (add              ) [ 000000]
zext_ln1695_5             (zext             ) [ 000000]
conv_out_buf_V_0_addr_2   (getelementptr    ) [ 010100]
add_ln1695_3              (add              ) [ 000000]
zext_ln1695_6             (zext             ) [ 000000]
conv_out_buf_V_0_addr_3   (getelementptr    ) [ 010100]
conv_out_buf_V_0_load     (load             ) [ 000000]
conv_out_buf_V_0_load_1   (load             ) [ 000000]
icmp_ln1695               (icmp             ) [ 000000]
select_ln76               (select           ) [ 010010]
conv_out_buf_V_0_load_2   (load             ) [ 010010]
conv_out_buf_V_0_load_3   (load             ) [ 010010]
icmp_ln1695_1             (icmp             ) [ 000000]
select_ln76_1             (select           ) [ 000000]
icmp_ln1695_2             (icmp             ) [ 000000]
select_ln76_2             (select           ) [ 010001]
specloopname_ln0          (specloopname     ) [ 000000]
empty                     (speclooptripcount) [ 000000]
specpipeline_ln0          (specpipeline     ) [ 000000]
zext_ln79_3               (zext             ) [ 000000]
max_pool_out_buf_V_0_addr (getelementptr    ) [ 000000]
specloopname_ln183        (specloopname     ) [ 000000]
store_ln79                (store            ) [ 000000]
br_ln70                   (br               ) [ 000000]
ret_ln0                   (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out_buf_V_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_buf_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_buf_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buf_V_0"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_69_2_VITIS_LOOP_70_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten20_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="conv_out_buf_V_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="15" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_0_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="conv_out_buf_V_0_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="15" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_0_addr_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="15" slack="0"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="8" bw="6" slack="0"/>
<pin id="90" dir="0" index="9" bw="15" slack="2147483647"/>
<pin id="91" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="94" dir="0" index="13" bw="15" slack="2147483647"/>
<pin id="95" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="15" slack="1"/>
<pin id="88" dir="1" index="7" bw="15" slack="1"/>
<pin id="92" dir="1" index="11" bw="15" slack="0"/>
<pin id="96" dir="1" index="15" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_buf_V_0_load/2 conv_out_buf_V_0_load_1/2 conv_out_buf_V_0_load_2/2 conv_out_buf_V_0_load_3/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="conv_out_buf_V_0_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_0_addr_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_out_buf_V_0_addr_3_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="15" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_0_addr_3/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="max_pool_out_buf_V_0_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_buf_V_0_addr/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln79_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="15" slack="1"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_flatten20_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln69_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln69_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln69_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln70_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln69_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln69_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="0" index="2" bw="2" slack="0"/>
<pin id="188" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln70_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln70_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln70_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln70_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln79_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="1"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="1"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln79_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln79_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="2" slack="0"/>
<pin id="230" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln73_mid2_v_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="1"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln73_mid2_v/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln1695_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1695/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="or_ln69_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="3" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln1695_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1695/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln1695_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1695_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln79_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln79_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="2" slack="0"/>
<pin id="291" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="1"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln1695_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="0"/>
<pin id="303" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1695_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln1695_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1695/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln1695_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1695_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln1695_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1695_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln1695_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1695_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln75_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln1695_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1695_4/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln1695_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1695_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln1695_5_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1695_5/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln1695_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1695_3/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln1695_6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1695_6/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln1695_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="15" slack="0"/>
<pin id="361" dir="0" index="1" bw="15" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln76_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="15" slack="0"/>
<pin id="368" dir="0" index="2" bw="15" slack="0"/>
<pin id="369" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln1695_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="15" slack="1"/>
<pin id="375" dir="0" index="1" bw="15" slack="1"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695_1/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln76_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="15" slack="1"/>
<pin id="380" dir="0" index="2" bw="15" slack="1"/>
<pin id="381" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln1695_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="15" slack="1"/>
<pin id="385" dir="0" index="1" bw="15" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695_2/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln76_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="15" slack="1"/>
<pin id="391" dir="0" index="2" bw="15" slack="0"/>
<pin id="392" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln79_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="3"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/5 "/>
</bind>
</comp>

<comp id="399" class="1005" name="j_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="406" class="1005" name="i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="413" class="1005" name="indvar_flatten20_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln69_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="3"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="424" class="1005" name="select_ln69_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="1"/>
<pin id="426" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln69 "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln69_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln69_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="add_ln79_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="3"/>
<pin id="440" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="443" class="1005" name="conv_out_buf_V_0_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="1"/>
<pin id="445" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_0_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="conv_out_buf_V_0_addr_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="1"/>
<pin id="450" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_0_addr_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="conv_out_buf_V_0_addr_2_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="1"/>
<pin id="455" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_0_addr_2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="conv_out_buf_V_0_addr_3_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="1"/>
<pin id="460" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_0_addr_3 "/>
</bind>
</comp>

<comp id="463" class="1005" name="select_ln76_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="15" slack="1"/>
<pin id="465" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="469" class="1005" name="conv_out_buf_V_0_load_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="15" slack="1"/>
<pin id="471" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_0_load_2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="conv_out_buf_V_0_load_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="1"/>
<pin id="477" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_buf_V_0_load_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="select_ln76_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="1"/>
<pin id="483" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="97"><net_src comp="66" pin="3"/><net_sink comp="80" pin=8"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="98" pin="3"/><net_sink comp="80" pin=5"/></net>

<net id="113"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="114"><net_src comp="105" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="158" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="170" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="164" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="161" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="176" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="152" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="184" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="192" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="216" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="213" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="223" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="233" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="253" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="259" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="292"><net_src comp="227" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="247" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="320"><net_src comp="279" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="301" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="331"><net_src comp="294" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="247" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="352"><net_src comp="279" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="333" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="363"><net_src comp="80" pin="11"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="80" pin="15"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="80" pin="11"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="80" pin="15"/><net_sink comp="365" pin=2"/></net>

<net id="382"><net_src comp="373" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="377" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="402"><net_src comp="54" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="409"><net_src comp="58" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="416"><net_src comp="62" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="419"><net_src comp="413" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="423"><net_src comp="146" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="176" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="433"><net_src comp="184" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="441"><net_src comp="288" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="446"><net_src comp="66" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="80" pin=8"/></net>

<net id="451"><net_src comp="73" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="456"><net_src comp="98" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="80" pin=5"/></net>

<net id="461"><net_src comp="105" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="466"><net_src comp="365" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="472"><net_src comp="80" pin="7"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="478"><net_src comp="80" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="484"><net_src comp="388" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_buf_V_0 | {5 }
 - Input state : 
	Port: tiled_conv_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_70_3 : conv_out_buf_V_0 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten20_load : 1
		icmp_ln69 : 2
		add_ln69_1 : 2
		br_ln69 : 3
		j_load : 1
		i_load : 1
		add_ln69 : 2
		icmp_ln70 : 2
		select_ln69 : 3
		select_ln69_1 : 3
		add_ln70 : 4
		store_ln70 : 3
		store_ln70 : 4
		store_ln70 : 5
	State 2
		zext_ln79_1 : 1
		sub_ln79 : 1
		sub_ln1695 : 2
		or_ln69 : 1
		tmp_2 : 1
		tmp_3 : 1
		zext_ln1695 : 2
		sub_ln1695_1 : 3
		add_ln79 : 2
		zext_ln1695_1 : 1
		add_ln1695 : 3
		zext_ln1695_2 : 4
		conv_out_buf_V_0_addr : 5
		add_ln1695_1 : 4
		zext_ln1695_3 : 5
		conv_out_buf_V_0_addr_1 : 6
		conv_out_buf_V_0_load : 6
		or_ln75 : 1
		zext_ln1695_4 : 1
		add_ln1695_2 : 2
		zext_ln1695_5 : 3
		conv_out_buf_V_0_addr_2 : 4
		add_ln1695_3 : 4
		zext_ln1695_6 : 5
		conv_out_buf_V_0_addr_3 : 6
		conv_out_buf_V_0_load_1 : 5
		conv_out_buf_V_0_load_2 : 7
		conv_out_buf_V_0_load_3 : 7
	State 3
		icmp_ln1695 : 1
		select_ln76 : 2
	State 4
		select_ln76_1 : 1
		icmp_ln1695_2 : 2
		select_ln76_2 : 3
	State 5
		max_pool_out_buf_V_0_addr : 1
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln69_1_fu_152    |    0    |    13   |
|          |     add_ln69_fu_164     |    0    |    10   |
|          |     add_ln70_fu_192     |    0    |    10   |
|    add   |     add_ln79_fu_288     |    0    |    7    |
|          |    add_ln1695_fu_305    |    0    |    14   |
|          |   add_ln1695_1_fu_316   |    0    |    14   |
|          |   add_ln1695_2_fu_337   |    0    |    14   |
|          |   add_ln1695_3_fu_348   |    0    |    14   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln69_fu_146    |    0    |    9    |
|          |     icmp_ln70_fu_170    |    0    |    8    |
|   icmp   |    icmp_ln1695_fu_359   |    0    |    12   |
|          |   icmp_ln1695_1_fu_373  |    0    |    12   |
|          |   icmp_ln1695_2_fu_383  |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    select_ln69_fu_176   |    0    |    2    |
|          |   select_ln69_1_fu_184  |    0    |    2    |
|  select  |    select_ln76_fu_365   |    0    |    15   |
|          |   select_ln76_1_fu_377  |    0    |    15   |
|          |   select_ln76_2_fu_388  |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |     sub_ln79_fu_227     |    0    |    7    |
|    sub   |    sub_ln1695_fu_247    |    0    |    14   |
|          |   sub_ln1695_1_fu_279   |    0    |    14   |
|----------|-------------------------|---------|---------|
|          |     zext_ln79_fu_213    |    0    |    0    |
|          |    zext_ln79_1_fu_223   |    0    |    0    |
|          |    zext_ln1695_fu_275   |    0    |    0    |
|          |    zext_ln79_2_fu_285   |    0    |    0    |
|          |   zext_ln1695_1_fu_301  |    0    |    0    |
|   zext   |   zext_ln1695_2_fu_311  |    0    |    0    |
|          |   zext_ln1695_3_fu_322  |    0    |    0    |
|          |   zext_ln1695_4_fu_333  |    0    |    0    |
|          |   zext_ln1695_5_fu_343  |    0    |    0    |
|          |   zext_ln1695_6_fu_354  |    0    |    0    |
|          |    zext_ln79_3_fu_395   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_s_fu_216      |    0    |    0    |
|          | zext_ln73_mid2_v_fu_233 |    0    |    0    |
|bitconcatenate|       tmp_1_fu_240      |    0    |    0    |
|          |       tmp_2_fu_259      |    0    |    0    |
|          |       tmp_3_fu_267      |    0    |    0    |
|          |       tmp_4_fu_294      |    0    |    0    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln69_fu_253     |    0    |    0    |
|          |      or_ln75_fu_327     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   233   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        add_ln79_reg_438       |    4   |
|conv_out_buf_V_0_addr_1_reg_448|    6   |
|conv_out_buf_V_0_addr_2_reg_453|    6   |
|conv_out_buf_V_0_addr_3_reg_458|    6   |
| conv_out_buf_V_0_addr_reg_443 |    6   |
|conv_out_buf_V_0_load_2_reg_469|   15   |
|conv_out_buf_V_0_load_3_reg_475|   15   |
|           i_reg_406           |    2   |
|       icmp_ln69_reg_420       |    1   |
|    indvar_flatten20_reg_413   |    4   |
|           j_reg_399           |    2   |
|     select_ln69_1_reg_430     |    2   |
|      select_ln69_reg_424      |    2   |
|     select_ln76_2_reg_481     |   15   |
|      select_ln76_reg_463      |   15   |
+-------------------------------+--------+
|             Total             |   101  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_80 |  p5  |   2  |  15  |   30   ||    9    |
| grp_access_fu_80 |  p8  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   54   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   233  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   101  |   269  |
+-----------+--------+--------+--------+
