
pcb-loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006704  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08006894  08006894  00007894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800692c  0800692c  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800692c  0800692c  0000792c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006934  08006934  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006934  08006934  00007934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800693c  0800693c  0000793c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006940  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008060  2**0
                  CONTENTS
 10 .bss          000004f0  20000060  20000060  00008060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000550  20000550  00008060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015ec7  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e0e  00000000  00000000  0001df57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001148  00000000  00000000  00020d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d70  00000000  00000000  00021eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a7b  00000000  00000000  00022c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012c6b  00000000  00000000  0004769b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cffea  00000000  00000000  0005a306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012a2f0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005408  00000000  00000000  0012a334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0012f73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800687c 	.word	0x0800687c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	0800687c 	.word	0x0800687c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <_ZN18CommandInterpreterC1Ev>:
#include "CommandHandler.h"

CommandInterpreter::CommandInterpreter()
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
    : bufferPos(0)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2200      	movs	r2, #0
 800028c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    , g0Callback(nullptr)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2200      	movs	r2, #0
 8000294:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    , g1Callback(nullptr)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	2200      	movs	r2, #0
 800029c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    , g2Callback(nullptr)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2200      	movs	r2, #0
 80002a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    , m114Callback(nullptr)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	2200      	movs	r2, #0
 80002ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    , current_p(0.0f)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f04f 0200 	mov.w	r2, #0
 80002b6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    , current_l(0.0f)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	f04f 0200 	mov.w	r2, #0
 80002c0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    , current_u(0.0f)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	f04f 0200 	mov.w	r2, #0
 80002ca:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    , current_f(0.0f) {
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	f04f 0200 	mov.w	r2, #0
 80002d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    buffer[0] = '\0';
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2200      	movs	r2, #0
 80002dc:	701a      	strb	r2, [r3, #0]
}
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4618      	mov	r0, r3
 80002e2:	370c      	adds	r7, #12
 80002e4:	46bd      	mov	sp, r7
 80002e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ea:	4770      	bx	lr

080002ec <_ZN18CommandInterpreter13setG0CallbackEPFvffffE>:

void CommandInterpreter::setG0Callback(G0Callback callback) {
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	6039      	str	r1, [r7, #0]
    g0Callback = callback;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	683a      	ldr	r2, [r7, #0]
 80002fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 80002fe:	bf00      	nop
 8000300:	370c      	adds	r7, #12
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr

0800030a <_ZN18CommandInterpreter13setG1CallbackEPFvfffE>:

void CommandInterpreter::setG1Callback(G1Callback callback) {
 800030a:	b480      	push	{r7}
 800030c:	b083      	sub	sp, #12
 800030e:	af00      	add	r7, sp, #0
 8000310:	6078      	str	r0, [r7, #4]
 8000312:	6039      	str	r1, [r7, #0]
    g1Callback = callback;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	683a      	ldr	r2, [r7, #0]
 8000318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <_ZN18CommandInterpreter13setG2CallbackEPFvvE>:

void CommandInterpreter::setG2Callback(G2Callback callback) {
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	6039      	str	r1, [r7, #0]
    g2Callback = callback;
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	683a      	ldr	r2, [r7, #0]
 8000336:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
}
 800033a:	bf00      	nop
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr

08000346 <_ZN18CommandInterpreter15setM114CallbackEPFvvE>:

void CommandInterpreter::setM114Callback(M114Callback callback) {
 8000346:	b480      	push	{r7}
 8000348:	b083      	sub	sp, #12
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
 800034e:	6039      	str	r1, [r7, #0]
    m114Callback = callback;
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	683a      	ldr	r2, [r7, #0]
 8000354:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8000358:	bf00      	nop
 800035a:	370c      	adds	r7, #12
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr

08000364 <_ZN18CommandInterpreter7addCharEc>:
    current_l = l;
    current_u = u;
    current_f = f;
}

void CommandInterpreter::addChar(char c) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
 800036c:	460b      	mov	r3, r1
 800036e:	70fb      	strb	r3, [r7, #3]
    if (c == '\n' || c == '\r') {
 8000370:	78fb      	ldrb	r3, [r7, #3]
 8000372:	2b0a      	cmp	r3, #10
 8000374:	d002      	beq.n	800037c <_ZN18CommandInterpreter7addCharEc+0x18>
 8000376:	78fb      	ldrb	r3, [r7, #3]
 8000378:	2b0d      	cmp	r3, #13
 800037a:	d116      	bne.n	80003aa <_ZN18CommandInterpreter7addCharEc+0x46>
        if (bufferPos > 0) {
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000382:	2b00      	cmp	r3, #0
 8000384:	d02a      	beq.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
            buffer[bufferPos] = '\0';
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800038c:	461a      	mov	r2, r3
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	2100      	movs	r1, #0
 8000392:	5499      	strb	r1, [r3, r2]
            processCommand();
 8000394:	6878      	ldr	r0, [r7, #4]
 8000396:	f000 f94b 	bl	8000630 <_ZN18CommandInterpreter14processCommandEv>
            bufferPos = 0;
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	2200      	movs	r2, #0
 800039e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            buffer[0] = '\0';
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	2200      	movs	r2, #0
 80003a6:	701a      	strb	r2, [r3, #0]
        if (bufferPos > 0) {
 80003a8:	e018      	b.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
        }
    } else if (bufferPos < MAX_BUFFER - 1) {
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80003b0:	2b7e      	cmp	r3, #126	@ 0x7e
 80003b2:	d813      	bhi.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
        buffer[bufferPos++] = c;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80003ba:	1c5a      	adds	r2, r3, #1
 80003bc:	b2d1      	uxtb	r1, r2
 80003be:	687a      	ldr	r2, [r7, #4]
 80003c0:	f882 1080 	strb.w	r1, [r2, #128]	@ 0x80
 80003c4:	4619      	mov	r1, r3
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	78fa      	ldrb	r2, [r7, #3]
 80003ca:	545a      	strb	r2, [r3, r1]
        buffer[bufferPos] = '\0';
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80003d2:	461a      	mov	r2, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	2100      	movs	r1, #0
 80003d8:	5499      	strb	r1, [r3, r2]
    }
}
 80003da:	e7ff      	b.n	80003dc <_ZN18CommandInterpreter7addCharEc+0x78>
 80003dc:	bf00      	nop
 80003de:	3708      	adds	r7, #8
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <_ZN18CommandInterpreter7isDigitEc>:
        bufferPos = 0;
        buffer[0] = '\0';
    }
}

bool CommandInterpreter::isDigit(char c) {
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	460b      	mov	r3, r1
 80003ee:	70fb      	strb	r3, [r7, #3]
    return c >= '0' && c <= '9';
 80003f0:	78fb      	ldrb	r3, [r7, #3]
 80003f2:	2b2f      	cmp	r3, #47	@ 0x2f
 80003f4:	d904      	bls.n	8000400 <_ZN18CommandInterpreter7isDigitEc+0x1c>
 80003f6:	78fb      	ldrb	r3, [r7, #3]
 80003f8:	2b39      	cmp	r3, #57	@ 0x39
 80003fa:	d801      	bhi.n	8000400 <_ZN18CommandInterpreter7isDigitEc+0x1c>
 80003fc:	2301      	movs	r3, #1
 80003fe:	e000      	b.n	8000402 <_ZN18CommandInterpreter7isDigitEc+0x1e>
 8000400:	2300      	movs	r3, #0
}
 8000402:	4618      	mov	r0, r3
 8000404:	370c      	adds	r7, #12
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr

0800040e <_ZN18CommandInterpreter12parseCommandEPKcR7Command>:
        }
        str++;
    }
}

bool CommandInterpreter::parseCommand(const char* str, Command& cmd) {
 800040e:	b480      	push	{r7}
 8000410:	b089      	sub	sp, #36	@ 0x24
 8000412:	af00      	add	r7, sp, #0
 8000414:	60f8      	str	r0, [r7, #12]
 8000416:	60b9      	str	r1, [r7, #8]
 8000418:	607a      	str	r2, [r7, #4]
    // Überspringe führende Leerzeichen
    while (*str == ' ') str++;
 800041a:	e002      	b.n	8000422 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x14>
 800041c:	68bb      	ldr	r3, [r7, #8]
 800041e:	3301      	adds	r3, #1
 8000420:	60bb      	str	r3, [r7, #8]
 8000422:	68bb      	ldr	r3, [r7, #8]
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	2b20      	cmp	r3, #32
 8000428:	d0f8      	beq.n	800041c <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xe>

    char temp[8];
    uint8_t i = 0;
 800042a:	2300      	movs	r3, #0
 800042c:	77fb      	strb	r3, [r7, #31]

    // Kopiere und konvertiere zu Großbuchstaben
    while (*str && *str != ' ' && i < 7) {
 800042e:	e026      	b.n	800047e <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x70>
        temp[i] = *str;
 8000430:	7ffb      	ldrb	r3, [r7, #31]
 8000432:	68ba      	ldr	r2, [r7, #8]
 8000434:	7812      	ldrb	r2, [r2, #0]
 8000436:	3320      	adds	r3, #32
 8000438:	443b      	add	r3, r7
 800043a:	f803 2c0c 	strb.w	r2, [r3, #-12]
        if (temp[i] >= 'a' && temp[i] <= 'z') {
 800043e:	7ffb      	ldrb	r3, [r7, #31]
 8000440:	3320      	adds	r3, #32
 8000442:	443b      	add	r3, r7
 8000444:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000448:	2b60      	cmp	r3, #96	@ 0x60
 800044a:	d912      	bls.n	8000472 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x64>
 800044c:	7ffb      	ldrb	r3, [r7, #31]
 800044e:	3320      	adds	r3, #32
 8000450:	443b      	add	r3, r7
 8000452:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000456:	2b7a      	cmp	r3, #122	@ 0x7a
 8000458:	d80b      	bhi.n	8000472 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x64>
            temp[i] = temp[i] - 32;
 800045a:	7ffb      	ldrb	r3, [r7, #31]
 800045c:	3320      	adds	r3, #32
 800045e:	443b      	add	r3, r7
 8000460:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8000464:	7ffb      	ldrb	r3, [r7, #31]
 8000466:	3a20      	subs	r2, #32
 8000468:	b2d2      	uxtb	r2, r2
 800046a:	3320      	adds	r3, #32
 800046c:	443b      	add	r3, r7
 800046e:	f803 2c0c 	strb.w	r2, [r3, #-12]
        }
        i++;
 8000472:	7ffb      	ldrb	r3, [r7, #31]
 8000474:	3301      	adds	r3, #1
 8000476:	77fb      	strb	r3, [r7, #31]
        str++;
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	3301      	adds	r3, #1
 800047c:	60bb      	str	r3, [r7, #8]
    while (*str && *str != ' ' && i < 7) {
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	781b      	ldrb	r3, [r3, #0]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d006      	beq.n	8000494 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x86>
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	2b20      	cmp	r3, #32
 800048c:	d002      	beq.n	8000494 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x86>
 800048e:	7ffb      	ldrb	r3, [r7, #31]
 8000490:	2b06      	cmp	r3, #6
 8000492:	d9cd      	bls.n	8000430 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0x22>
    }
    temp[i] = '\0';
 8000494:	7ffb      	ldrb	r3, [r7, #31]
 8000496:	3320      	adds	r3, #32
 8000498:	443b      	add	r3, r7
 800049a:	2200      	movs	r2, #0
 800049c:	f803 2c0c 	strb.w	r2, [r3, #-12]

    // Prüfe G-Befehle
    if (temp[0] == 'G' && temp[2] == '\0') {
 80004a0:	7d3b      	ldrb	r3, [r7, #20]
 80004a2:	2b47      	cmp	r3, #71	@ 0x47
 80004a4:	d11a      	bne.n	80004dc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xce>
 80004a6:	7dbb      	ldrb	r3, [r7, #22]
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d117      	bne.n	80004dc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xce>
        if (temp[1] == '0') {
 80004ac:	7d7b      	ldrb	r3, [r7, #21]
 80004ae:	2b30      	cmp	r3, #48	@ 0x30
 80004b0:	d104      	bne.n	80004bc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xae>
            cmd = Command::G0;
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
            return true;
 80004b8:	2301      	movs	r3, #1
 80004ba:	e024      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        } else if (temp[1] == '1') {
 80004bc:	7d7b      	ldrb	r3, [r7, #21]
 80004be:	2b31      	cmp	r3, #49	@ 0x31
 80004c0:	d104      	bne.n	80004cc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xbe>
            cmd = Command::G1;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	2201      	movs	r2, #1
 80004c6:	701a      	strb	r2, [r3, #0]
            return true;
 80004c8:	2301      	movs	r3, #1
 80004ca:	e01c      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        } else if (temp[1] == '2') {
 80004cc:	7d7b      	ldrb	r3, [r7, #21]
 80004ce:	2b32      	cmp	r3, #50	@ 0x32
 80004d0:	d104      	bne.n	80004dc <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xce>
            cmd = Command::G2;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	2202      	movs	r2, #2
 80004d6:	701a      	strb	r2, [r3, #0]
            return true;
 80004d8:	2301      	movs	r3, #1
 80004da:	e014      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        }
    }

    // Prüfe M-Befehle
    if (temp[0] == 'M') {
 80004dc:	7d3b      	ldrb	r3, [r7, #20]
 80004de:	2b4d      	cmp	r3, #77	@ 0x4d
 80004e0:	d110      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
        // M114
        if (temp[1] == '1' && temp[2] == '1' && temp[3] == '4' && temp[4] == '\0') {
 80004e2:	7d7b      	ldrb	r3, [r7, #21]
 80004e4:	2b31      	cmp	r3, #49	@ 0x31
 80004e6:	d10d      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
 80004e8:	7dbb      	ldrb	r3, [r7, #22]
 80004ea:	2b31      	cmp	r3, #49	@ 0x31
 80004ec:	d10a      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
 80004ee:	7dfb      	ldrb	r3, [r7, #23]
 80004f0:	2b34      	cmp	r3, #52	@ 0x34
 80004f2:	d107      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
 80004f4:	7e3b      	ldrb	r3, [r7, #24]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d104      	bne.n	8000504 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf6>
            cmd = Command::M114;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2203      	movs	r2, #3
 80004fe:	701a      	strb	r2, [r3, #0]
            return true;
 8000500:	2301      	movs	r3, #1
 8000502:	e000      	b.n	8000506 <_ZN18CommandInterpreter12parseCommandEPKcR7Command+0xf8>
        }
    }

    return false;
 8000504:	2300      	movs	r3, #0
}
 8000506:	4618      	mov	r0, r3
 8000508:	3724      	adds	r7, #36	@ 0x24
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
	...

08000514 <_ZN18CommandInterpreter10parseFloatEPKcRf>:

bool CommandInterpreter::parseFloat(const char* str, float& result) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b088      	sub	sp, #32
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
    result = 0.0f;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	f04f 0200 	mov.w	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
    float sign = 1.0f;
 8000528:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800052c:	61fb      	str	r3, [r7, #28]
    bool hasDigits = false;
 800052e:	2300      	movs	r3, #0
 8000530:	76fb      	strb	r3, [r7, #27]

    // Vorzeichen
    if (*str == '-') {
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b2d      	cmp	r3, #45	@ 0x2d
 8000538:	d105      	bne.n	8000546 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x32>
        sign = -1.0f;
 800053a:	4b3a      	ldr	r3, [pc, #232]	@ (8000624 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x110>)
 800053c:	61fb      	str	r3, [r7, #28]
        str++;
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	3301      	adds	r3, #1
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	e01f      	b.n	8000586 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x72>
    } else if (*str == '+') {
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b2b      	cmp	r3, #43	@ 0x2b
 800054c:	d11b      	bne.n	8000586 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x72>
        str++;
 800054e:	68bb      	ldr	r3, [r7, #8]
 8000550:	3301      	adds	r3, #1
 8000552:	60bb      	str	r3, [r7, #8]
    }

    // Ganzzahlteil
    while (isDigit(*str)) {
 8000554:	e017      	b.n	8000586 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x72>
        result = result * 10.0f + (*str - '0');
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	edd3 7a00 	vldr	s15, [r3]
 800055c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000560:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	3b30      	subs	r3, #48	@ 0x30
 800056a:	ee07 3a90 	vmov	s15, r3
 800056e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	edc3 7a00 	vstr	s15, [r3]
        str++;
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	3301      	adds	r3, #1
 8000580:	60bb      	str	r3, [r7, #8]
        hasDigits = true;
 8000582:	2301      	movs	r3, #1
 8000584:	76fb      	strb	r3, [r7, #27]
    while (isDigit(*str)) {
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	4619      	mov	r1, r3
 800058c:	68f8      	ldr	r0, [r7, #12]
 800058e:	f7ff ff29 	bl	80003e4 <_ZN18CommandInterpreter7isDigitEc>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d1de      	bne.n	8000556 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x42>
    }

    // Dezimalteil
    if (*str == '.' || *str == ',') {
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b2e      	cmp	r3, #46	@ 0x2e
 800059e:	d003      	beq.n	80005a8 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x94>
 80005a0:	68bb      	ldr	r3, [r7, #8]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b2c      	cmp	r3, #44	@ 0x2c
 80005a6:	d12e      	bne.n	8000606 <_ZN18CommandInterpreter10parseFloatEPKcRf+0xf2>
        str++;
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	3301      	adds	r3, #1
 80005ac:	60bb      	str	r3, [r7, #8]
        float decimal = 0.1f;
 80005ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <_ZN18CommandInterpreter10parseFloatEPKcRf+0x114>)
 80005b0:	617b      	str	r3, [r7, #20]
        while (isDigit(*str)) {
 80005b2:	e01f      	b.n	80005f4 <_ZN18CommandInterpreter10parseFloatEPKcRf+0xe0>
            result += (*str - '0') * decimal;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	ed93 7a00 	vldr	s14, [r3]
 80005ba:	68bb      	ldr	r3, [r7, #8]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	3b30      	subs	r3, #48	@ 0x30
 80005c0:	ee07 3a90 	vmov	s15, r3
 80005c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80005c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80005cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80005d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	edc3 7a00 	vstr	s15, [r3]
            decimal *= 0.1f;
 80005da:	edd7 7a05 	vldr	s15, [r7, #20]
 80005de:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800062c <_ZN18CommandInterpreter10parseFloatEPKcRf+0x118>
 80005e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005e6:	edc7 7a05 	vstr	s15, [r7, #20]
            str++;
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	3301      	adds	r3, #1
 80005ee:	60bb      	str	r3, [r7, #8]
            hasDigits = true;
 80005f0:	2301      	movs	r3, #1
 80005f2:	76fb      	strb	r3, [r7, #27]
        while (isDigit(*str)) {
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	4619      	mov	r1, r3
 80005fa:	68f8      	ldr	r0, [r7, #12]
 80005fc:	f7ff fef2 	bl	80003e4 <_ZN18CommandInterpreter7isDigitEc>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d1d6      	bne.n	80005b4 <_ZN18CommandInterpreter10parseFloatEPKcRf+0xa0>
        }
    }

    result *= sign;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	ed93 7a00 	vldr	s14, [r3]
 800060c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	edc3 7a00 	vstr	s15, [r3]
    return hasDigits;
 800061a:	7efb      	ldrb	r3, [r7, #27]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3720      	adds	r7, #32
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	bf800000 	.word	0xbf800000
 8000628:	3dcccccd 	.word	0x3dcccccd
 800062c:	3dcccccd 	.word	0x3dcccccd

08000630 <_ZN18CommandInterpreter14processCommandEv>:

void CommandInterpreter::processCommand() {
 8000630:	b580      	push	{r7, lr}
 8000632:	b08c      	sub	sp, #48	@ 0x30
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
    if (bufferPos == 0) {
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800063e:	2b00      	cmp	r3, #0
 8000640:	f000 8139 	beq.w	80008b6 <_ZN18CommandInterpreter14processCommandEv+0x286>
        return;
    }

    Command cmd;
    if (!parseCommand(buffer, cmd)) {
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	f107 0212 	add.w	r2, r7, #18
 800064a:	4619      	mov	r1, r3
 800064c:	6878      	ldr	r0, [r7, #4]
 800064e:	f7ff fede 	bl	800040e <_ZN18CommandInterpreter12parseCommandEPKcR7Command>
 8000652:	4603      	mov	r3, r0
 8000654:	f083 0301 	eor.w	r3, r3, #1
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2b00      	cmp	r3, #0
 800065c:	f040 812d 	bne.w	80008ba <_ZN18CommandInterpreter14processCommandEv+0x28a>
        return; // Unbekannter Befehl
    }

    // Befehle ohne Parameter - direkt Callback aufrufen
    if (cmd == Command::G2) {
 8000660:	7cbb      	ldrb	r3, [r7, #18]
 8000662:	2b02      	cmp	r3, #2
 8000664:	d10a      	bne.n	800067c <_ZN18CommandInterpreter14processCommandEv+0x4c>
        if (g2Callback) {
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800066c:	2b00      	cmp	r3, #0
 800066e:	f000 8126 	beq.w	80008be <_ZN18CommandInterpreter14processCommandEv+0x28e>
            g2Callback();
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000678:	4798      	blx	r3
        }
        return;
 800067a:	e120      	b.n	80008be <_ZN18CommandInterpreter14processCommandEv+0x28e>
    }

    if (cmd == Command::M114) {
 800067c:	7cbb      	ldrb	r3, [r7, #18]
 800067e:	2b03      	cmp	r3, #3
 8000680:	d10a      	bne.n	8000698 <_ZN18CommandInterpreter14processCommandEv+0x68>
        if (m114Callback) {
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000688:	2b00      	cmp	r3, #0
 800068a:	f000 811a 	beq.w	80008c2 <_ZN18CommandInterpreter14processCommandEv+0x292>
            m114Callback();
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000694:	4798      	blx	r3
        }
        return;
 8000696:	e114      	b.n	80008c2 <_ZN18CommandInterpreter14processCommandEv+0x292>
    }

    // Finde Start der Parameter (nach dem Befehl)
    const char* params = buffer;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (*params && *params != ' ') {
 800069c:	e002      	b.n	80006a4 <_ZN18CommandInterpreter14processCommandEv+0x74>
        params++;
 800069e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a0:	3301      	adds	r3, #1
 80006a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (*params && *params != ' ') {
 80006a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d003      	beq.n	80006b4 <_ZN18CommandInterpreter14processCommandEv+0x84>
 80006ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b20      	cmp	r3, #32
 80006b2:	d1f4      	bne.n	800069e <_ZN18CommandInterpreter14processCommandEv+0x6e>
    }

    // Starte mit aktuellen gespeicherten Werten
    float p_val = current_p;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80006ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    float l_val = current_l;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80006c2:	627b      	str	r3, [r7, #36]	@ 0x24
    float u_val = current_u;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80006ca:	623b      	str	r3, [r7, #32]
    float f_val = current_f;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80006d2:	61fb      	str	r3, [r7, #28]

    // Parse Parameter (überschreibe gespeicherte Werte falls vorhanden)
    bool has_p = false;
 80006d4:	2300      	movs	r3, #0
 80006d6:	76fb      	strb	r3, [r7, #27]
    bool has_l = false;
 80006d8:	2300      	movs	r3, #0
 80006da:	76bb      	strb	r3, [r7, #26]
    bool has_u = false;
 80006dc:	2300      	movs	r3, #0
 80006de:	767b      	strb	r3, [r7, #25]
    bool has_f = false;
 80006e0:	2300      	movs	r3, #0
 80006e2:	763b      	strb	r3, [r7, #24]

    const char* current = params;
 80006e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006e6:	617b      	str	r3, [r7, #20]
    while (*current) {
 80006e8:	e085      	b.n	80007f6 <_ZN18CommandInterpreter14processCommandEv+0x1c6>
        // Überspringe Leerzeichen
        while (*current == ' ' || *current == '\t') current++;
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	3301      	adds	r3, #1
 80006ee:	617b      	str	r3, [r7, #20]
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b20      	cmp	r3, #32
 80006f6:	d0f8      	beq.n	80006ea <_ZN18CommandInterpreter14processCommandEv+0xba>
 80006f8:	697b      	ldr	r3, [r7, #20]
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b09      	cmp	r3, #9
 80006fe:	d0f4      	beq.n	80006ea <_ZN18CommandInterpreter14processCommandEv+0xba>
        if (!*current) break;
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d07c      	beq.n	8000802 <_ZN18CommandInterpreter14processCommandEv+0x1d2>

        // Prüfe Parameter-Buchstabe
        char paramType = *current;
 8000708:	697b      	ldr	r3, [r7, #20]
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	74fb      	strb	r3, [r7, #19]
        if (paramType >= 'a' && paramType <= 'z') {
 800070e:	7cfb      	ldrb	r3, [r7, #19]
 8000710:	2b60      	cmp	r3, #96	@ 0x60
 8000712:	d905      	bls.n	8000720 <_ZN18CommandInterpreter14processCommandEv+0xf0>
 8000714:	7cfb      	ldrb	r3, [r7, #19]
 8000716:	2b7a      	cmp	r3, #122	@ 0x7a
 8000718:	d802      	bhi.n	8000720 <_ZN18CommandInterpreter14processCommandEv+0xf0>
            paramType = paramType - 32; // zu Großbuchstaben
 800071a:	7cfb      	ldrb	r3, [r7, #19]
 800071c:	3b20      	subs	r3, #32
 800071e:	74fb      	strb	r3, [r7, #19]
        }

        if (paramType == 'P' || paramType == 'L' ||
 8000720:	7cfb      	ldrb	r3, [r7, #19]
 8000722:	2b50      	cmp	r3, #80	@ 0x50
 8000724:	d008      	beq.n	8000738 <_ZN18CommandInterpreter14processCommandEv+0x108>
 8000726:	7cfb      	ldrb	r3, [r7, #19]
 8000728:	2b4c      	cmp	r3, #76	@ 0x4c
 800072a:	d005      	beq.n	8000738 <_ZN18CommandInterpreter14processCommandEv+0x108>
 800072c:	7cfb      	ldrb	r3, [r7, #19]
 800072e:	2b55      	cmp	r3, #85	@ 0x55
 8000730:	d002      	beq.n	8000738 <_ZN18CommandInterpreter14processCommandEv+0x108>
            paramType == 'U' || paramType == 'F') {
 8000732:	7cfb      	ldrb	r3, [r7, #19]
 8000734:	2b46      	cmp	r3, #70	@ 0x46
 8000736:	d159      	bne.n	80007ec <_ZN18CommandInterpreter14processCommandEv+0x1bc>

            current++; // Überspringe Parameter-Buchstabe
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	3301      	adds	r3, #1
 800073c:	617b      	str	r3, [r7, #20]

            float value;
            if (parseFloat(current, value)) {
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	461a      	mov	r2, r3
 8000744:	6979      	ldr	r1, [r7, #20]
 8000746:	6878      	ldr	r0, [r7, #4]
 8000748:	f7ff fee4 	bl	8000514 <_ZN18CommandInterpreter10parseFloatEPKcRf>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d03f      	beq.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
                switch (paramType) {
 8000752:	7cfb      	ldrb	r3, [r7, #19]
 8000754:	3b46      	subs	r3, #70	@ 0x46
 8000756:	2b0f      	cmp	r3, #15
 8000758:	d83b      	bhi.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
 800075a:	a201      	add	r2, pc, #4	@ (adr r2, 8000760 <_ZN18CommandInterpreter14processCommandEv+0x130>)
 800075c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000760:	080007bf 	.word	0x080007bf
 8000764:	080007d3 	.word	0x080007d3
 8000768:	080007d3 	.word	0x080007d3
 800076c:	080007d3 	.word	0x080007d3
 8000770:	080007d3 	.word	0x080007d3
 8000774:	080007d3 	.word	0x080007d3
 8000778:	080007ab 	.word	0x080007ab
 800077c:	080007d3 	.word	0x080007d3
 8000780:	080007d3 	.word	0x080007d3
 8000784:	080007d3 	.word	0x080007d3
 8000788:	080007a1 	.word	0x080007a1
 800078c:	080007d3 	.word	0x080007d3
 8000790:	080007d3 	.word	0x080007d3
 8000794:	080007d3 	.word	0x080007d3
 8000798:	080007d3 	.word	0x080007d3
 800079c:	080007b5 	.word	0x080007b5
                    case 'P':
                        p_val = value;
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	62bb      	str	r3, [r7, #40]	@ 0x28
                        has_p = true;
 80007a4:	2301      	movs	r3, #1
 80007a6:	76fb      	strb	r3, [r7, #27]
                        break;
 80007a8:	e00f      	b.n	80007ca <_ZN18CommandInterpreter14processCommandEv+0x19a>
                    case 'L':
                        l_val = value;
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	627b      	str	r3, [r7, #36]	@ 0x24
                        has_l = true;
 80007ae:	2301      	movs	r3, #1
 80007b0:	76bb      	strb	r3, [r7, #26]
                        break;
 80007b2:	e00a      	b.n	80007ca <_ZN18CommandInterpreter14processCommandEv+0x19a>
                    case 'U':
                        u_val = value;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	623b      	str	r3, [r7, #32]
                        has_u = true;
 80007b8:	2301      	movs	r3, #1
 80007ba:	767b      	strb	r3, [r7, #25]
                        break;
 80007bc:	e005      	b.n	80007ca <_ZN18CommandInterpreter14processCommandEv+0x19a>
                    case 'F':
                        f_val = value;
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	61fb      	str	r3, [r7, #28]
                        has_f = true;
 80007c2:	2301      	movs	r3, #1
 80007c4:	763b      	strb	r3, [r7, #24]
                        break;
 80007c6:	bf00      	nop
 80007c8:	e003      	b.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
                }
            }

            // Überspringe bis zum nächsten Leerzeichen oder Ende
            while (*current && *current != ' ' && *current != '\t') {
 80007ca:	e002      	b.n	80007d2 <_ZN18CommandInterpreter14processCommandEv+0x1a2>
                current++;
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	3301      	adds	r3, #1
 80007d0:	617b      	str	r3, [r7, #20]
            while (*current && *current != ' ' && *current != '\t') {
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d00c      	beq.n	80007f4 <_ZN18CommandInterpreter14processCommandEv+0x1c4>
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b20      	cmp	r3, #32
 80007e0:	d008      	beq.n	80007f4 <_ZN18CommandInterpreter14processCommandEv+0x1c4>
 80007e2:	697b      	ldr	r3, [r7, #20]
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b09      	cmp	r3, #9
 80007e8:	d1f0      	bne.n	80007cc <_ZN18CommandInterpreter14processCommandEv+0x19c>
            }
        } else {
 80007ea:	e003      	b.n	80007f4 <_ZN18CommandInterpreter14processCommandEv+0x1c4>
            // Unbekanntes Zeichen, überspringe
            current++;
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	3301      	adds	r3, #1
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	e000      	b.n	80007f6 <_ZN18CommandInterpreter14processCommandEv+0x1c6>
        } else {
 80007f4:	bf00      	nop
    while (*current) {
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	f47f af78 	bne.w	80006f0 <_ZN18CommandInterpreter14processCommandEv+0xc0>
 8000800:	e000      	b.n	8000804 <_ZN18CommandInterpreter14processCommandEv+0x1d4>
        if (!*current) break;
 8000802:	bf00      	nop
        }
    }

    // Aktualisiere gespeicherte Werte nur wenn sie im Befehl vorhanden waren
    if (has_p) current_p = p_val;
 8000804:	7efb      	ldrb	r3, [r7, #27]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d003      	beq.n	8000812 <_ZN18CommandInterpreter14processCommandEv+0x1e2>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800080e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (has_l) current_l = l_val;
 8000812:	7ebb      	ldrb	r3, [r7, #26]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d003      	beq.n	8000820 <_ZN18CommandInterpreter14processCommandEv+0x1f0>
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800081c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    if (has_u) current_u = u_val;
 8000820:	7e7b      	ldrb	r3, [r7, #25]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d003      	beq.n	800082e <_ZN18CommandInterpreter14processCommandEv+0x1fe>
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	6a3a      	ldr	r2, [r7, #32]
 800082a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    if (has_f) current_f = f_val; // F ist kommandoübergreifend
 800082e:	7e3b      	ldrb	r3, [r7, #24]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d003      	beq.n	800083c <_ZN18CommandInterpreter14processCommandEv+0x20c>
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	69fa      	ldr	r2, [r7, #28]
 8000838:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    // Rufe entsprechenden Callback auf mit aktuellen Werten
    if (cmd == Command::G0 && g0Callback) {
 800083c:	7cbb      	ldrb	r3, [r7, #18]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d11d      	bne.n	800087e <_ZN18CommandInterpreter14processCommandEv+0x24e>
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000848:	2b00      	cmp	r3, #0
 800084a:	d018      	beq.n	800087e <_ZN18CommandInterpreter14processCommandEv+0x24e>
        g0Callback(current_p, current_l, current_u, current_f);
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	edd2 7a25 	vldr	s15, [r2, #148]	@ 0x94
 8000858:	687a      	ldr	r2, [r7, #4]
 800085a:	ed92 7a26 	vldr	s14, [r2, #152]	@ 0x98
 800085e:	687a      	ldr	r2, [r7, #4]
 8000860:	edd2 6a27 	vldr	s13, [r2, #156]	@ 0x9c
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	ed92 6a28 	vldr	s12, [r2, #160]	@ 0xa0
 800086a:	eef0 1a46 	vmov.f32	s3, s12
 800086e:	eeb0 1a66 	vmov.f32	s2, s13
 8000872:	eef0 0a47 	vmov.f32	s1, s14
 8000876:	eeb0 0a67 	vmov.f32	s0, s15
 800087a:	4798      	blx	r3
 800087c:	e022      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
    } else if (cmd == Command::G1 && g1Callback) {
 800087e:	7cbb      	ldrb	r3, [r7, #18]
 8000880:	2b01      	cmp	r3, #1
 8000882:	d11f      	bne.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800088a:	2b00      	cmp	r3, #0
 800088c:	d01a      	beq.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        g1Callback(current_p, current_l, current_u);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000894:	687a      	ldr	r2, [r7, #4]
 8000896:	edd2 7a25 	vldr	s15, [r2, #148]	@ 0x94
 800089a:	687a      	ldr	r2, [r7, #4]
 800089c:	ed92 7a26 	vldr	s14, [r2, #152]	@ 0x98
 80008a0:	687a      	ldr	r2, [r7, #4]
 80008a2:	edd2 6a27 	vldr	s13, [r2, #156]	@ 0x9c
 80008a6:	eeb0 1a66 	vmov.f32	s2, s13
 80008aa:	eef0 0a47 	vmov.f32	s1, s14
 80008ae:	eeb0 0a67 	vmov.f32	s0, s15
 80008b2:	4798      	blx	r3
 80008b4:	e006      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return;
 80008b6:	bf00      	nop
 80008b8:	e004      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return; // Unbekannter Befehl
 80008ba:	bf00      	nop
 80008bc:	e002      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return;
 80008be:	bf00      	nop
 80008c0:	e000      	b.n	80008c4 <_ZN18CommandInterpreter14processCommandEv+0x294>
        return;
 80008c2:	bf00      	nop
    }
}
 80008c4:	3730      	adds	r7, #48	@ 0x30
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop

080008cc <_ZNK18StepperMotorDriver9MmToStepsEf>:
    void EnableOutput(bool en);
    void UpdateMotionProfile();
    void StartMotion(float targetSteps);
    void UpdateEndswitches();
    void CheckLoadedCondition();  // Neu: prüft LOADED-Signal
    float MmToSteps(float mm) const { return mm * _stepsPerMm; }
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	ed87 0a00 	vstr	s0, [r7]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 80008de:	edd7 7a00 	vldr	s15, [r7]
 80008e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008e6:	eeb0 0a67 	vmov.f32	s0, s15
 80008ea:	370c      	adds	r7, #12
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr

080008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>:
#include "StepperMotorDriver.h"
#include <cmath>

StepperMotorDriver::StepperMotorDriver(GPIO_TypeDef* stepPort, uint16_t stepPin,
 80008f4:	b480      	push	{r7}
 80008f6:	b089      	sub	sp, #36	@ 0x24
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6178      	str	r0, [r7, #20]
 80008fc:	6139      	str	r1, [r7, #16]
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	ed87 0a01 	vstr	s0, [r7, #4]
 8000904:	edc7 0a00 	vstr	s1, [r7]
 8000908:	4613      	mov	r3, r2
 800090a:	81fb      	strh	r3, [r7, #14]
                                       GPIO_TypeDef* dirPort,  uint16_t dirPin,
                                       GPIO_TypeDef* enPort,   uint16_t enPin,
                                       float stepsPerRev,
                                       float mmPerRev)
    : _stepPort(stepPort),
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	601a      	str	r2, [r3, #0]
      _dirPort(dirPort),
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	68ba      	ldr	r2, [r7, #8]
 8000916:	605a      	str	r2, [r3, #4]
      _enPort(enPort),
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800091c:	609a      	str	r2, [r3, #8]
      _stepPin(stepPin),
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	89fa      	ldrh	r2, [r7, #14]
 8000922:	819a      	strh	r2, [r3, #12]
      _dirPin(dirPin),
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000928:	81da      	strh	r2, [r3, #14]
      _enPin(enPin),
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800092e:	821a      	strh	r2, [r3, #16]
      _enabled(false),
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	2200      	movs	r2, #0
 8000934:	749a      	strb	r2, [r3, #18]
      _direction(true),
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	2201      	movs	r2, #1
 800093a:	74da      	strb	r2, [r3, #19]
      _loadedDelayCounter(0),
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	2200      	movs	r2, #0
 8000940:	651a      	str	r2, [r3, #80]	@ 0x50
      _stepsPerRev(stepsPerRev),
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	687a      	ldr	r2, [r7, #4]
 8000946:	655a      	str	r2, [r3, #84]	@ 0x54
      _mmPerRev(mmPerRev),
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	683a      	ldr	r2, [r7, #0]
 800094c:	659a      	str	r2, [r3, #88]	@ 0x58
      _stepsPerMm(stepsPerRev / mmPerRev),
 800094e:	edd7 6a01 	vldr	s13, [r7, #4]
 8000952:	ed97 7a00 	vldr	s14, [r7]
 8000956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
      _currentPositionSteps(0.0f),
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	f04f 0200 	mov.w	r2, #0
 8000966:	661a      	str	r2, [r3, #96]	@ 0x60
      _targetPositionSteps(0.0f),
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	f04f 0200 	mov.w	r2, #0
 800096e:	665a      	str	r2, [r3, #100]	@ 0x64
      _phase(MotionPhase::IDLE),
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	2200      	movs	r2, #0
 8000974:	669a      	str	r2, [r3, #104]	@ 0x68
      _maxSpeed(1000.0f),
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	4a2d      	ldr	r2, [pc, #180]	@ (8000a30 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0x13c>)
 800097a:	66da      	str	r2, [r3, #108]	@ 0x6c
      _acceleration(500.0f),
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	4a2d      	ldr	r2, [pc, #180]	@ (8000a34 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0x140>)
 8000980:	671a      	str	r2, [r3, #112]	@ 0x70
      _jerk(2000.0f),
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	4a2c      	ldr	r2, [pc, #176]	@ (8000a38 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0x144>)
 8000986:	675a      	str	r2, [r3, #116]	@ 0x74
      _currentSpeed(0.0f),
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	f04f 0200 	mov.w	r2, #0
 800098e:	679a      	str	r2, [r3, #120]	@ 0x78
      _currentAccel(0.0f),
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	f04f 0200 	mov.w	r2, #0
 8000996:	67da      	str	r2, [r3, #124]	@ 0x7c
      _stepAccumulator(0.0f),
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	f04f 0200 	mov.w	r2, #0
 800099e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      _phaseTime(0)
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	2200      	movs	r2, #0
 80009a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
{
    // Endschalter initialisieren
    for (int i = 0; i < 3; ++i)
 80009aa:	2300      	movs	r3, #0
 80009ac:	61fb      	str	r3, [r7, #28]
 80009ae:	e034      	b.n	8000a1a <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0x126>
    {
        _endswitches[i].port = nullptr;
 80009b0:	6979      	ldr	r1, [r7, #20]
 80009b2:	69fa      	ldr	r2, [r7, #28]
 80009b4:	4613      	mov	r3, r2
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	4413      	add	r3, r2
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	440b      	add	r3, r1
 80009be:	3314      	adds	r3, #20
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
        _endswitches[i].pin = 0;
 80009c4:	6979      	ldr	r1, [r7, #20]
 80009c6:	69fa      	ldr	r2, [r7, #28]
 80009c8:	4613      	mov	r3, r2
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	4413      	add	r3, r2
 80009ce:	009b      	lsls	r3, r3, #2
 80009d0:	440b      	add	r3, r1
 80009d2:	3318      	adds	r3, #24
 80009d4:	2200      	movs	r2, #0
 80009d6:	801a      	strh	r2, [r3, #0]
        _endswitches[i].state = PositionState::POSITION_UNLOADED;
 80009d8:	6979      	ldr	r1, [r7, #20]
 80009da:	69fa      	ldr	r2, [r7, #28]
 80009dc:	4613      	mov	r3, r2
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	4413      	add	r3, r2
 80009e2:	009b      	lsls	r3, r3, #2
 80009e4:	440b      	add	r3, r1
 80009e6:	331c      	adds	r3, #28
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
        _endswitches[i].prevState = PositionState::POSITION_UNLOADED;
 80009ec:	6979      	ldr	r1, [r7, #20]
 80009ee:	69fa      	ldr	r2, [r7, #28]
 80009f0:	4613      	mov	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	4413      	add	r3, r2
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	440b      	add	r3, r1
 80009fa:	3320      	adds	r3, #32
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
        _endswitches[i].configured = false;
 8000a00:	6979      	ldr	r1, [r7, #20]
 8000a02:	69fa      	ldr	r2, [r7, #28]
 8000a04:	4613      	mov	r3, r2
 8000a06:	009b      	lsls	r3, r3, #2
 8000a08:	4413      	add	r3, r2
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	440b      	add	r3, r1
 8000a0e:	3324      	adds	r3, #36	@ 0x24
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; ++i)
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	3301      	adds	r3, #1
 8000a18:	61fb      	str	r3, [r7, #28]
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	ddc7      	ble.n	80009b0 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff+0xbc>
    }
}
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	4618      	mov	r0, r3
 8000a24:	3724      	adds	r7, #36	@ 0x24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	447a0000 	.word	0x447a0000
 8000a34:	43fa0000 	.word	0x43fa0000
 8000a38:	44fa0000 	.word	0x44fa0000

08000a3c <_ZN18StepperMotorDriver4InitEv>:

void StepperMotorDriver::Init()
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_dirPort, _dirPin, GPIO_PIN_RESET);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6858      	ldr	r0, [r3, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	89db      	ldrh	r3, [r3, #14]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	4619      	mov	r1, r3
 8000a50:	f002 fdee 	bl	8003630 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_RESET);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6818      	ldr	r0, [r3, #0]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	899b      	ldrh	r3, [r3, #12]
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	4619      	mov	r1, r3
 8000a60:	f002 fde6 	bl	8003630 <HAL_GPIO_WritePin>
    EnableOutput(false);
 8000a64:	2100      	movs	r1, #0
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f000 f9d8 	bl	8000e1c <_ZN18StepperMotorDriver12EnableOutputEb>
    _currentPositionSteps = 0.0f;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f04f 0200 	mov.w	r2, #0
 8000a72:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8000a74:	bf00      	nop
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <_ZN18StepperMotorDriver12SetDirectionEb>:

void StepperMotorDriver::SetDirection(bool forward)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	460b      	mov	r3, r1
 8000a86:	70fb      	strb	r3, [r7, #3]
    _direction = forward;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	78fa      	ldrb	r2, [r7, #3]
 8000a8c:	74da      	strb	r2, [r3, #19]
    HAL_GPIO_WritePin(_dirPort, _dirPin, forward ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6858      	ldr	r0, [r3, #4]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	89d9      	ldrh	r1, [r3, #14]
 8000a96:	78fb      	ldrb	r3, [r7, #3]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <_ZN18StepperMotorDriver12SetDirectionEb+0x24>
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	e000      	b.n	8000aa2 <_ZN18StepperMotorDriver12SetDirectionEb+0x26>
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	f002 fdc4 	bl	8003630 <HAL_GPIO_WritePin>
}
 8000aa8:	bf00      	nop
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <_ZN18StepperMotorDriver11SetMaxSpeedEf>:

void StepperMotorDriver::SetMaxSpeed(float stepsPerSec)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	ed87 0a00 	vstr	s0, [r7]
    _maxSpeed = stepsPerSec;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	683a      	ldr	r2, [r7, #0]
 8000ac0:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8000ac2:	bf00      	nop
 8000ac4:	370c      	adds	r7, #12
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <_ZN18StepperMotorDriver15SetAccelerationEf>:

void StepperMotorDriver::SetAcceleration(float stepsPerSec2)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	b083      	sub	sp, #12
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	6078      	str	r0, [r7, #4]
 8000ad6:	ed87 0a00 	vstr	s0, [r7]
    _acceleration = stepsPerSec2;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	683a      	ldr	r2, [r7, #0]
 8000ade:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr

08000aec <_ZN18StepperMotorDriver7SetJerkEf>:

void StepperMotorDriver::SetJerk(float stepsPerSec3)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	ed87 0a00 	vstr	s0, [r7]
    _jerk = stepsPerSec3;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	683a      	ldr	r2, [r7, #0]
 8000afc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8000afe:	bf00      	nop
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr

08000b0a <_ZN18StepperMotorDriver17UpdateEndswitchesEv>:
    }
    return false;
}

void StepperMotorDriver::UpdateEndswitches()
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b084      	sub	sp, #16
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
    // Alle Endschalter aktualisieren
    for (int i = 0; i < 3; ++i)
 8000b12:	2300      	movs	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	e04e      	b.n	8000bb6 <_ZN18StepperMotorDriver17UpdateEndswitchesEv+0xac>
    {
        if (_endswitches[i].configured)
 8000b18:	6879      	ldr	r1, [r7, #4]
 8000b1a:	68fa      	ldr	r2, [r7, #12]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	4413      	add	r3, r2
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	440b      	add	r3, r1
 8000b26:	3324      	adds	r3, #36	@ 0x24
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d040      	beq.n	8000bb0 <_ZN18StepperMotorDriver17UpdateEndswitchesEv+0xa6>
        {
            _endswitches[i].prevState = _endswitches[i].state;
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	4613      	mov	r3, r2
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	4413      	add	r3, r2
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	331c      	adds	r3, #28
 8000b3e:	6819      	ldr	r1, [r3, #0]
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	4613      	mov	r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	4413      	add	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	4403      	add	r3, r0
 8000b4e:	3320      	adds	r3, #32
 8000b50:	6019      	str	r1, [r3, #0]

            GPIO_PinState pinState = HAL_GPIO_ReadPin(_endswitches[i].port, _endswitches[i].pin);
 8000b52:	6879      	ldr	r1, [r7, #4]
 8000b54:	68fa      	ldr	r2, [r7, #12]
 8000b56:	4613      	mov	r3, r2
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	4413      	add	r3, r2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	440b      	add	r3, r1
 8000b60:	3314      	adds	r3, #20
 8000b62:	6818      	ldr	r0, [r3, #0]
 8000b64:	6879      	ldr	r1, [r7, #4]
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	4413      	add	r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	440b      	add	r3, r1
 8000b72:	3318      	adds	r3, #24
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	4619      	mov	r1, r3
 8000b78:	f002 fd42 	bl	8003600 <HAL_GPIO_ReadPin>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	72fb      	strb	r3, [r7, #11]
            if (pinState == GPIO_PIN_RESET)  // LOW = belegt
 8000b80:	7afb      	ldrb	r3, [r7, #11]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d10a      	bne.n	8000b9c <_ZN18StepperMotorDriver17UpdateEndswitchesEv+0x92>
            {
                _endswitches[i].state = PositionState::POSITION_LOADED;
 8000b86:	6879      	ldr	r1, [r7, #4]
 8000b88:	68fa      	ldr	r2, [r7, #12]
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	4413      	add	r3, r2
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	440b      	add	r3, r1
 8000b94:	331c      	adds	r3, #28
 8000b96:	2201      	movs	r2, #1
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	e009      	b.n	8000bb0 <_ZN18StepperMotorDriver17UpdateEndswitchesEv+0xa6>
            }
            else
            {
                _endswitches[i].state = PositionState::POSITION_UNLOADED;
 8000b9c:	6879      	ldr	r1, [r7, #4]
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	4613      	mov	r3, r2
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	4413      	add	r3, r2
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	440b      	add	r3, r1
 8000baa:	331c      	adds	r3, #28
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 3; ++i)
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	ddad      	ble.n	8000b18 <_ZN18StepperMotorDriver17UpdateEndswitchesEv+0xe>
            }
        }
    }
}
 8000bbc:	bf00      	nop
 8000bbe:	bf00      	nop
 8000bc0:	3710      	adds	r7, #16
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <_ZN18StepperMotorDriver20CheckLoadedConditionEv>:

void StepperMotorDriver::CheckLoadedCondition()
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b085      	sub	sp, #20
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
    // Prüfen ob irgendeine Position von UNLOADED auf LOADED gewechselt hat
    for (int i = 0; i < 3; ++i)
 8000bce:	2300      	movs	r3, #0
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	e031      	b.n	8000c38 <_ZN18StepperMotorDriver20CheckLoadedConditionEv+0x72>
    {
        if (_endswitches[i].configured)
 8000bd4:	6879      	ldr	r1, [r7, #4]
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	4413      	add	r3, r2
 8000bde:	009b      	lsls	r3, r3, #2
 8000be0:	440b      	add	r3, r1
 8000be2:	3324      	adds	r3, #36	@ 0x24
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d023      	beq.n	8000c32 <_ZN18StepperMotorDriver20CheckLoadedConditionEv+0x6c>
        {
            // Flanke UNLOADED -> LOADED erkennen
            if (_endswitches[i].prevState == PositionState::POSITION_UNLOADED &&
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	68fa      	ldr	r2, [r7, #12]
 8000bee:	4613      	mov	r3, r2
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	4413      	add	r3, r2
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	440b      	add	r3, r1
 8000bf8:	3320      	adds	r3, #32
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d118      	bne.n	8000c32 <_ZN18StepperMotorDriver20CheckLoadedConditionEv+0x6c>
                _endswitches[i].state == PositionState::POSITION_LOADED)
 8000c00:	6879      	ldr	r1, [r7, #4]
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	4613      	mov	r3, r2
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	4413      	add	r3, r2
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	440b      	add	r3, r1
 8000c0e:	331c      	adds	r3, #28
 8000c10:	681b      	ldr	r3, [r3, #0]
            if (_endswitches[i].prevState == PositionState::POSITION_UNLOADED &&
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d10d      	bne.n	8000c32 <_ZN18StepperMotorDriver20CheckLoadedConditionEv+0x6c>
            {
                // Motor läuft und Position wurde beladen
                if (_phase != MotionPhase::IDLE && _phase != MotionPhase::LOADED_DELAY)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d009      	beq.n	8000c32 <_ZN18StepperMotorDriver20CheckLoadedConditionEv+0x6c>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000c22:	2b08      	cmp	r3, #8
 8000c24:	d005      	beq.n	8000c32 <_ZN18StepperMotorDriver20CheckLoadedConditionEv+0x6c>
                {
                    _phase = MotionPhase::LOADED_DELAY;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	2208      	movs	r2, #8
 8000c2a:	669a      	str	r2, [r3, #104]	@ 0x68
                    _loadedDelayCounter = 0;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2200      	movs	r2, #0
 8000c30:	651a      	str	r2, [r3, #80]	@ 0x50
    for (int i = 0; i < 3; ++i)
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	3301      	adds	r3, #1
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	ddca      	ble.n	8000bd4 <_ZN18StepperMotorDriver20CheckLoadedConditionEv+0xe>
                }
            }
        }
    }
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	3714      	adds	r7, #20
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <_ZN18StepperMotorDriver8StartAbsEf>:

void StepperMotorDriver::StartAbs(float targetPositionMm)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	ed87 0a00 	vstr	s0, [r7]
    // Prüfen ob alle konfigurierten Positionen UNLOADED sind
    bool canStart = true;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 3; ++i)
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	e01b      	b.n	8000c9a <_ZN18StepperMotorDriver8StartAbsEf+0x4e>
    {
        if (_endswitches[i].configured)
 8000c62:	6879      	ldr	r1, [r7, #4]
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4613      	mov	r3, r2
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	4413      	add	r3, r2
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	440b      	add	r3, r1
 8000c70:	3324      	adds	r3, #36	@ 0x24
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d00d      	beq.n	8000c94 <_ZN18StepperMotorDriver8StartAbsEf+0x48>
        {
            if (_endswitches[i].state == PositionState::POSITION_LOADED)
 8000c78:	6879      	ldr	r1, [r7, #4]
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	4413      	add	r3, r2
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	440b      	add	r3, r1
 8000c86:	331c      	adds	r3, #28
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d102      	bne.n	8000c94 <_ZN18StepperMotorDriver8StartAbsEf+0x48>
            {
                canStart = false;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	75fb      	strb	r3, [r7, #23]
                break;
 8000c92:	e005      	b.n	8000ca0 <_ZN18StepperMotorDriver8StartAbsEf+0x54>
    for (int i = 0; i < 3; ++i)
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	3301      	adds	r3, #1
 8000c98:	613b      	str	r3, [r7, #16]
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	2b02      	cmp	r3, #2
 8000c9e:	dde0      	ble.n	8000c62 <_ZN18StepperMotorDriver8StartAbsEf+0x16>
            }
        }
    }

    if (!canStart)
 8000ca0:	7dfb      	ldrb	r3, [r7, #23]
 8000ca2:	f083 0301 	eor.w	r3, r3, #1
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d10c      	bne.n	8000cc6 <_ZN18StepperMotorDriver8StartAbsEf+0x7a>
    {
        // Motor darf nicht starten - eine Position ist beladen
        return;
    }

    float targetSteps = MmToSteps(targetPositionMm);
 8000cac:	ed97 0a00 	vldr	s0, [r7]
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fe0b 	bl	80008cc <_ZNK18StepperMotorDriver9MmToStepsEf>
 8000cb6:	ed87 0a03 	vstr	s0, [r7, #12]
    StartMotion(targetSteps);
 8000cba:	ed97 0a03 	vldr	s0, [r7, #12]
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f000 f851 	bl	8000d66 <_ZN18StepperMotorDriver11StartMotionEf>
 8000cc4:	e000      	b.n	8000cc8 <_ZN18StepperMotorDriver8StartAbsEf+0x7c>
        return;
 8000cc6:	bf00      	nop
}
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <_ZN18StepperMotorDriver8StartRelEf>:

void StepperMotorDriver::StartRel(float distanceMm)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	ed2d 8b02 	vpush	{d8}
 8000cd4:	b086      	sub	sp, #24
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	6078      	str	r0, [r7, #4]
 8000cda:	ed87 0a00 	vstr	s0, [r7]
    // Prüfen ob alle konfigurierten Positionen UNLOADED sind
    bool canStart = true;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 3; ++i)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	e01b      	b.n	8000d20 <_ZN18StepperMotorDriver8StartRelEf+0x52>
    {
        if (_endswitches[i].configured)
 8000ce8:	6879      	ldr	r1, [r7, #4]
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	4613      	mov	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	4413      	add	r3, r2
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	440b      	add	r3, r1
 8000cf6:	3324      	adds	r3, #36	@ 0x24
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d00d      	beq.n	8000d1a <_ZN18StepperMotorDriver8StartRelEf+0x4c>
        {
            if (_endswitches[i].state == PositionState::POSITION_LOADED)
 8000cfe:	6879      	ldr	r1, [r7, #4]
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	4613      	mov	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	4413      	add	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	440b      	add	r3, r1
 8000d0c:	331c      	adds	r3, #28
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d102      	bne.n	8000d1a <_ZN18StepperMotorDriver8StartRelEf+0x4c>
            {
                canStart = false;
 8000d14:	2300      	movs	r3, #0
 8000d16:	75fb      	strb	r3, [r7, #23]
                break;
 8000d18:	e005      	b.n	8000d26 <_ZN18StepperMotorDriver8StartRelEf+0x58>
    for (int i = 0; i < 3; ++i)
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	613b      	str	r3, [r7, #16]
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	dde0      	ble.n	8000ce8 <_ZN18StepperMotorDriver8StartRelEf+0x1a>
            }
        }
    }

    if (!canStart)
 8000d26:	7dfb      	ldrb	r3, [r7, #23]
 8000d28:	f083 0301 	eor.w	r3, r3, #1
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d113      	bne.n	8000d5a <_ZN18StepperMotorDriver8StartRelEf+0x8c>
    {
        // Motor darf nicht starten - eine Position ist beladen
        return;
    }

    float targetSteps = _currentPositionSteps + MmToSteps(distanceMm);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	ed93 8a18 	vldr	s16, [r3, #96]	@ 0x60
 8000d38:	ed97 0a00 	vldr	s0, [r7]
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fdc5 	bl	80008cc <_ZNK18StepperMotorDriver9MmToStepsEf>
 8000d42:	eef0 7a40 	vmov.f32	s15, s0
 8000d46:	ee78 7a27 	vadd.f32	s15, s16, s15
 8000d4a:	edc7 7a03 	vstr	s15, [r7, #12]
    StartMotion(targetSteps);
 8000d4e:	ed97 0a03 	vldr	s0, [r7, #12]
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f000 f807 	bl	8000d66 <_ZN18StepperMotorDriver11StartMotionEf>
 8000d58:	e000      	b.n	8000d5c <_ZN18StepperMotorDriver8StartRelEf+0x8e>
        return;
 8000d5a:	bf00      	nop
}
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	ecbd 8b02 	vpop	{d8}
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <_ZN18StepperMotorDriver11StartMotionEf>:

void StepperMotorDriver::StartMotion(float targetSteps)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b084      	sub	sp, #16
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
 8000d6e:	ed87 0a00 	vstr	s0, [r7]
    _targetPositionSteps = targetSteps;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	683a      	ldr	r2, [r7, #0]
 8000d76:	665a      	str	r2, [r3, #100]	@ 0x64

    // Richtung bestimmen
    bool forward = (_targetPositionSteps >= _currentPositionSteps);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8000d84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d8c:	bfac      	ite	ge
 8000d8e:	2301      	movge	r3, #1
 8000d90:	2300      	movlt	r3, #0
 8000d92:	73fb      	strb	r3, [r7, #15]
    SetDirection(forward);
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
 8000d96:	4619      	mov	r1, r3
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff fe6f 	bl	8000a7c <_ZN18StepperMotorDriver12SetDirectionEb>

    // Bewegung starten
    _enabled = true;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2201      	movs	r2, #1
 8000da2:	749a      	strb	r2, [r3, #18]
    _phase = MotionPhase::JERK_IN;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2201      	movs	r2, #1
 8000da8:	669a      	str	r2, [r3, #104]	@ 0x68
    _currentSpeed = 0.0f;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	f04f 0200 	mov.w	r2, #0
 8000db0:	679a      	str	r2, [r3, #120]	@ 0x78
    _currentAccel = 0.0f;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f04f 0200 	mov.w	r2, #0
 8000db8:	67da      	str	r2, [r3, #124]	@ 0x7c
    _stepAccumulator = 0.0f;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f04f 0200 	mov.w	r2, #0
 8000dc0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    _phaseTime = 0;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    _loadedDelayCounter = 0;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	2200      	movs	r2, #0
 8000dd0:	651a      	str	r2, [r3, #80]	@ 0x50
    EnableOutput(true);
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f000 f821 	bl	8000e1c <_ZN18StepperMotorDriver12EnableOutputEb>
}
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <_ZN18StepperMotorDriver4StopEv>:

void StepperMotorDriver::Stop()
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
    _enabled = false;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2200      	movs	r2, #0
 8000dee:	749a      	strb	r2, [r3, #18]
    _phase = MotionPhase::IDLE;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2200      	movs	r2, #0
 8000df4:	669a      	str	r2, [r3, #104]	@ 0x68
    _currentSpeed = 0.0f;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f04f 0200 	mov.w	r2, #0
 8000dfc:	679a      	str	r2, [r3, #120]	@ 0x78
    _currentAccel = 0.0f;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f04f 0200 	mov.w	r2, #0
 8000e04:	67da      	str	r2, [r3, #124]	@ 0x7c
    _loadedDelayCounter = 0;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2200      	movs	r2, #0
 8000e0a:	651a      	str	r2, [r3, #80]	@ 0x50
    EnableOutput(false);
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f000 f804 	bl	8000e1c <_ZN18StepperMotorDriver12EnableOutputEb>
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <_ZN18StepperMotorDriver12EnableOutputEb>:

void StepperMotorDriver::EnableOutput(bool en)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	460b      	mov	r3, r1
 8000e26:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(_enPort, _enPin, en ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6898      	ldr	r0, [r3, #8]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	8a19      	ldrh	r1, [r3, #16]
 8000e30:	78fb      	ldrb	r3, [r7, #3]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <_ZN18StepperMotorDriver12EnableOutputEb+0x1e>
 8000e36:	2300      	movs	r3, #0
 8000e38:	e000      	b.n	8000e3c <_ZN18StepperMotorDriver12EnableOutputEb+0x20>
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	f002 fbf7 	bl	8003630 <HAL_GPIO_WritePin>
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <_ZN18StepperMotorDriver9StepPulseEv>:

void StepperMotorDriver::StepPulse()
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b084      	sub	sp, #16
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_SET);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6818      	ldr	r0, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	899b      	ldrh	r3, [r3, #12]
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f002 fbe7 	bl	8003630 <HAL_GPIO_WritePin>
    for (volatile int i = 0; i < 60; ++i) { __NOP(); }
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
 8000e66:	e003      	b.n	8000e70 <_ZN18StepperMotorDriver9StepPulseEv+0x26>
 8000e68:	bf00      	nop
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	2b3b      	cmp	r3, #59	@ 0x3b
 8000e74:	bfd4      	ite	le
 8000e76:	2301      	movle	r3, #1
 8000e78:	2300      	movgt	r3, #0
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1f3      	bne.n	8000e68 <_ZN18StepperMotorDriver9StepPulseEv+0x1e>
    HAL_GPIO_WritePin(_stepPort, _stepPin, GPIO_PIN_RESET);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6818      	ldr	r0, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	899b      	ldrh	r3, [r3, #12]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	f002 fbd0 	bl	8003630 <HAL_GPIO_WritePin>
}
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <_ZN18StepperMotorDriver19UpdateMotionProfileEv>:

void StepperMotorDriver::UpdateMotionProfile()
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    const float dt = 0.001f;  // 1 ms in Sekunden
 8000ea0:	4bb8      	ldr	r3, [pc, #736]	@ (8001184 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2ec>)
 8000ea2:	627b      	str	r3, [r7, #36]	@ 0x24
    _phaseTime++;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000eaa:	1c5a      	adds	r2, r3, #1
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    // Spezielle Phase: Nach LOADED 1 Sekunde weiterlaufen
    if (_phase == MotionPhase::LOADED_DELAY)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000eb6:	2b08      	cmp	r3, #8
 8000eb8:	d10e      	bne.n	8000ed8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x40>
    {
        _loadedDelayCounter++;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ebe:	1c5a      	adds	r2, r3, #1
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	651a      	str	r2, [r3, #80]	@ 0x50
        if (_loadedDelayCounter >= 1000)  // 1000 ms = 1 Sekunde
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000ec8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ecc:	f0c0 81ec 	bcc.w	80012a8 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x410>
        {
            Stop();
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff ff86 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
            return;
 8000ed6:	e1e8      	b.n	80012aa <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x412>
        // Konstante Geschwindigkeit beibehalten
        return;
    }

    // Verbleibende Distanz berechnen
    float remainingSteps = fabsf(_targetPositionSteps - _currentPositionSteps);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8000ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ee8:	eef0 7ae7 	vabs.f32	s15, s15
 8000eec:	edc7 7a08 	vstr	s15, [r7, #32]

    // Prüfen ob Ziel erreicht
    if (remainingSteps < 0.5f)
 8000ef0:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ef4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000ef8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f00:	d507      	bpl.n	8000f12 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x7a>
    {
        Stop();
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f7ff ff6d 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
        _currentPositionSteps = _targetPositionSteps;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	661a      	str	r2, [r3, #96]	@ 0x60
        return;
 8000f10:	e1cb      	b.n	80012aa <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x412>
    }

    switch (_phase)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8000f16:	3b01      	subs	r3, #1
 8000f18:	2b06      	cmp	r3, #6
 8000f1a:	f200 8199 	bhi.w	8001250 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3b8>
 8000f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f24 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x8c>)
 8000f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f24:	08000f41 	.word	0x08000f41
 8000f28:	08000f8f 	.word	0x08000f8f
 8000f2c:	0800103b 	.word	0x0800103b
 8000f30:	080010eb 	.word	0x080010eb
 8000f34:	08001149 	.word	0x08001149
 8000f38:	080011b1 	.word	0x080011b1
 8000f3c:	080011f1 	.word	0x080011f1
    {
        case MotionPhase::JERK_IN:
        {
            // Beschleunigung steigt linear
            _currentAccel += _jerk * dt;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8000f4c:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 800118c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f4>
 8000f50:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
            if (_currentAccel >= _acceleration)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8000f6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	da00      	bge.n	8000f76 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0xde>
            {
                _currentAccel = _acceleration;
                _phase = MotionPhase::ACCEL;
                _phaseTime = 0;
            }
            break;
 8000f74:	e16d      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
                _currentAccel = _acceleration;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	67da      	str	r2, [r3, #124]	@ 0x7c
                _phase = MotionPhase::ACCEL;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2202      	movs	r2, #2
 8000f82:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            break;
 8000f8c:	e161      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
        }

        case MotionPhase::ACCEL:
        {
            // Konstante Beschleunigung
            _currentAccel = _acceleration;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	67da      	str	r2, [r3, #124]	@ 0x7c

            // Prüfen ob wir Maximalgeschwindigkeit erreichen
            float speedDiff = _maxSpeed - _currentSpeed;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8000fa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fa6:	edc7 7a05 	vstr	s15, [r7, #20]
            float accelNeeded = (_currentAccel * _currentAccel) / (2.0f * _jerk);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8000fb6:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8000fc0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000fc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fc8:	edc7 7a04 	vstr	s15, [r7, #16]

            if (speedDiff <= accelNeeded)
 8000fcc:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fd0:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fdc:	d806      	bhi.n	8000fec <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x154>
            {
                _phase = MotionPhase::JERK_OUT_ACCEL;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            }

            // Prüfen ob wir bremsen müssen
            float stepsToStop = (_currentSpeed * _currentSpeed) / (2.0f * _acceleration);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8000ff8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001002:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001006:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800100a:	edc7 7a03 	vstr	s15, [r7, #12]
            if (remainingSteps <= stepsToStop * 1.2f)  // 20% Sicherheit
 800100e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001012:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001188 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f0>
 8001016:	ee67 7a87 	vmul.f32	s15, s15, s14
 800101a:	ed97 7a08 	vldr	s14, [r7, #32]
 800101e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001026:	d900      	bls.n	800102a <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x192>
            {
                _phase = MotionPhase::JERK_IN_DECEL;
                _phaseTime = 0;
            }
            break;
 8001028:	e113      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
                _phase = MotionPhase::JERK_IN_DECEL;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2205      	movs	r2, #5
 800102e:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            break;
 8001038:	e10b      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
        }

        case MotionPhase::JERK_OUT_ACCEL:
        {
            // Beschleunigung fällt ab
            _currentAccel -= _jerk * dt;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001046:	eddf 6a51 	vldr	s13, [pc, #324]	@ 800118c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f4>
 800104a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800104e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
            if (_currentAccel <= 0.0f || _currentSpeed >= _maxSpeed)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 800105e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001066:	d90a      	bls.n	800107e <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x1e6>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001074:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107c:	db0e      	blt.n	800109c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x204>
            {
                _currentAccel = 0.0f;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f04f 0200 	mov.w	r2, #0
 8001084:	67da      	str	r2, [r3, #124]	@ 0x7c
                _currentSpeed = _maxSpeed;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	679a      	str	r2, [r3, #120]	@ 0x78
                _phase = MotionPhase::CONSTANT;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2204      	movs	r2, #4
 8001092:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            }

            // Prüfen ob wir bremsen müssen
            float stopsToStop = (_currentSpeed * _currentSpeed) / (2.0f * _acceleration);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 80010a8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80010b2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80010b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010ba:	edc7 7a06 	vstr	s15, [r7, #24]
            if (remainingSteps <= stopsToStop * 1.2f)
 80010be:	edd7 7a06 	vldr	s15, [r7, #24]
 80010c2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001188 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f0>
 80010c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ca:	ed97 7a08 	vldr	s14, [r7, #32]
 80010ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d6:	d900      	bls.n	80010da <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x242>
            {
                _phase = MotionPhase::JERK_IN_DECEL;
                _phaseTime = 0;
            }
            break;
 80010d8:	e0bb      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
                _phase = MotionPhase::JERK_IN_DECEL;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2205      	movs	r2, #5
 80010de:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2200      	movs	r2, #0
 80010e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            break;
 80010e8:	e0b3      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
        }

        case MotionPhase::CONSTANT:
        {
            // Konstante Geschwindigkeit
            _currentAccel = 0.0f;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	67da      	str	r2, [r3, #124]	@ 0x7c
            _currentSpeed = _maxSpeed;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	679a      	str	r2, [r3, #120]	@ 0x78

            // Prüfen ob wir bremsen müssen
            float stepsToStop = (_currentSpeed * _currentSpeed) / (2.0f * _acceleration);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001106:	ee67 6a27 	vmul.f32	s13, s14, s15
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001110:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001118:	edc7 7a07 	vstr	s15, [r7, #28]
            if (remainingSteps <= stepsToStop * 1.2f)
 800111c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001120:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001188 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f0>
 8001124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001128:	ed97 7a08 	vldr	s14, [r7, #32]
 800112c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001134:	d900      	bls.n	8001138 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2a0>
            {
                _phase = MotionPhase::JERK_IN_DECEL;
                _phaseTime = 0;
            }
            break;
 8001136:	e08c      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
                _phase = MotionPhase::JERK_IN_DECEL;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2205      	movs	r2, #5
 800113c:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            break;
 8001146:	e084      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
        }

        case MotionPhase::JERK_IN_DECEL:
        {
            // Bremsbeschleunigung steigt
            _currentAccel -= _jerk * dt;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001154:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800118c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f4>
 8001158:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800115c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
            if (_currentAccel <= -_acceleration)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001172:	eef1 7a67 	vneg.f32	s15, s15
 8001176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800117a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117e:	d907      	bls.n	8001190 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f8>
            {
                _currentAccel = -_acceleration;
                _phase = MotionPhase::DECEL;
                _phaseTime = 0;
            }
            break;
 8001180:	e067      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
 8001182:	bf00      	nop
 8001184:	3a83126f 	.word	0x3a83126f
 8001188:	3f99999a 	.word	0x3f99999a
 800118c:	3a83126f 	.word	0x3a83126f
                _currentAccel = -_acceleration;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001196:	eef1 7a67 	vneg.f32	s15, s15
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
                _phase = MotionPhase::DECEL;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2206      	movs	r2, #6
 80011a4:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            break;
 80011ae:	e050      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
        }

        case MotionPhase::DECEL:
        {
            // Konstantes Bremsen
            _currentAccel = -_acceleration;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80011b6:	eef1 7a67 	vneg.f32	s15, s15
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c

            // Prüfen ob wir Jerk-Out starten müssen
            if (_currentSpeed <= _acceleration / 2.0f)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	edd3 6a1c 	vldr	s13, [r3, #112]	@ 0x70
 80011cc:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80011d0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80011d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011dc:	d900      	bls.n	80011e0 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x348>
            {
                _phase = MotionPhase::JERK_OUT_DECEL;
                _phaseTime = 0;
            }
            break;
 80011de:	e038      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
                _phase = MotionPhase::JERK_OUT_DECEL;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2207      	movs	r2, #7
 80011e4:	669a      	str	r2, [r3, #104]	@ 0x68
                _phaseTime = 0;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2200      	movs	r2, #0
 80011ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            break;
 80011ee:	e030      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
        }

        case MotionPhase::JERK_OUT_DECEL:
        {
            // Bremsbeschleunigung fällt ab
            _currentAccel += _jerk * dt;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	ed93 7a1f 	vldr	s14, [r3, #124]	@ 0x7c
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 80011fc:	ed5f 6a1d 	vldr	s13, [pc, #-116]	@ 800118c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f4>
 8001200:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
            if (_currentAccel >= 0.0f || _currentSpeed <= 0.0f)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 8001214:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121c:	da08      	bge.n	8001230 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x398>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001224:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122c:	d900      	bls.n	8001230 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x398>
                _currentAccel = 0.0f;
                _currentSpeed = 0.0f;
                Stop();
                _currentPositionSteps = _targetPositionSteps;
            }
            break;
 800122e:	e010      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
                _currentAccel = 0.0f;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	67da      	str	r2, [r3, #124]	@ 0x7c
                _currentSpeed = 0.0f;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	679a      	str	r2, [r3, #120]	@ 0x78
                Stop();
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff fdce 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
                _currentPositionSteps = _targetPositionSteps;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	661a      	str	r2, [r3, #96]	@ 0x60
            break;
 800124e:	e000      	b.n	8001252 <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3ba>
        }

        default:
            break;
 8001250:	bf00      	nop
    }

    // Geschwindigkeit aktualisieren
    _currentSpeed += _currentAccel * dt;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	edd3 7a1f 	vldr	s15, [r3, #124]	@ 0x7c
 800125e:	ed5f 6a35 	vldr	s13, [pc, #-212]	@ 800118c <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x2f4>
 8001262:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78

    // Begrenzung
    if (_currentSpeed > _maxSpeed)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 800127c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001284:	dd03      	ble.n	800128e <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x3f6>
        _currentSpeed = _maxSpeed;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	679a      	str	r2, [r3, #120]	@ 0x78
    if (_currentSpeed < 0.0f)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001294:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129c:	d505      	bpl.n	80012aa <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x412>
        _currentSpeed = 0.0f;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f04f 0200 	mov.w	r2, #0
 80012a4:	679a      	str	r2, [r3, #120]	@ 0x78
 80012a6:	e000      	b.n	80012aa <_ZN18StepperMotorDriver19UpdateMotionProfileEv+0x412>
        return;
 80012a8:	bf00      	nop
}
 80012aa:	3728      	adds	r7, #40	@ 0x28
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZN18StepperMotorDriver11OnTimerTickEv>:

void StepperMotorDriver::OnTimerTick()
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
    if (!_enabled || _phase == MotionPhase::IDLE)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	7c9b      	ldrb	r3, [r3, #18]
 80012bc:	f083 0301 	eor.w	r3, r3, #1
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d14f      	bne.n	8001366 <_ZN18StepperMotorDriver11OnTimerTickEv+0xb6>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d04b      	beq.n	8001366 <_ZN18StepperMotorDriver11OnTimerTickEv+0xb6>
        return;

    UpdateEndswitches();      // Endschalter aktualisieren
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff fc1b 	bl	8000b0a <_ZN18StepperMotorDriver17UpdateEndswitchesEv>
    CheckLoadedCondition();   // LOADED-Flanke prüfen
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff fc76 	bl	8000bc6 <_ZN18StepperMotorDriver20CheckLoadedConditionEv>
    UpdateMotionProfile();
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff fddc 	bl	8000e98 <_ZN18StepperMotorDriver19UpdateMotionProfileEv>

    // Schritte generieren basierend auf aktueller Geschwindigkeit
    const float dt = 0.001f;  // 1 ms
 80012e0:	4b23      	ldr	r3, [pc, #140]	@ (8001370 <_ZN18StepperMotorDriver11OnTimerTickEv+0xc0>)
 80012e2:	60fb      	str	r3, [r7, #12]
    _stepAccumulator += _currentSpeed * dt;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	ed93 7a20 	vldr	s14, [r3, #128]	@ 0x80
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 80012f0:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001374 <_ZN18StepperMotorDriver11OnTimerTickEv+0xc4>
 80012f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80

    // Ganze Schritte ausführen
    while (_stepAccumulator >= 1.0f)
 8001302:	e025      	b.n	8001350 <_ZN18StepperMotorDriver11OnTimerTickEv+0xa0>
    {
        StepPulse();
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff fda0 	bl	8000e4a <_ZN18StepperMotorDriver9StepPulseEv>
        _stepAccumulator -= 1.0f;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8001310:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001314:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	edc3 7a20 	vstr	s15, [r3, #128]	@ 0x80

        // Position aktualisieren (Richtung beachten)
        if (_direction)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	7cdb      	ldrb	r3, [r3, #19]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d00a      	beq.n	800133c <_ZN18StepperMotorDriver11OnTimerTickEv+0x8c>
            _currentPositionSteps += 1.0f;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800132c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001330:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 800133a:	e009      	b.n	8001350 <_ZN18StepperMotorDriver11OnTimerTickEv+0xa0>
        else
            _currentPositionSteps -= 1.0f;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8001342:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001346:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
    while (_stepAccumulator >= 1.0f)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8001356:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800135a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001362:	dacf      	bge.n	8001304 <_ZN18StepperMotorDriver11OnTimerTickEv+0x54>
 8001364:	e000      	b.n	8001368 <_ZN18StepperMotorDriver11OnTimerTickEv+0xb8>
        return;
 8001366:	bf00      	nop
    }
}
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	3a83126f 	.word	0x3a83126f
 8001374:	3a83126f 	.word	0x3a83126f

08001378 <_ZN19StepperTimerManagerC1Ev>:
#include "StepperTimerManager.h"

StepperTimerManager::StepperTimerManager() : _count(0)
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2200      	movs	r2, #0
 8001384:	f883 2020 	strb.w	r2, [r3, #32]
{
    for (int i = 0; i < MAX_STEPPERS; ++i)
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	e007      	b.n	800139e <_ZN19StepperTimerManagerC1Ev+0x26>
        _steppers[i] = nullptr;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	2100      	movs	r1, #0
 8001394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (int i = 0; i < MAX_STEPPERS; ++i)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	3301      	adds	r3, #1
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	2b07      	cmp	r3, #7
 80013a2:	ddf4      	ble.n	800138e <_ZN19StepperTimerManagerC1Ev+0x16>
}
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4618      	mov	r0, r3
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
	...

080013b4 <_ZN19StepperTimerManager8InstanceEv>:

StepperTimerManager& StepperTimerManager::Instance()
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
    static StepperTimerManager instance;
 80013b8:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <_ZN19StepperTimerManager8InstanceEv+0x48>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f3bf 8f5b 	dmb	ish
 80013c0:	f003 0301 	and.w	r3, r3, #1
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	bf0c      	ite	eq
 80013c8:	2301      	moveq	r3, #1
 80013ca:	2300      	movne	r3, #0
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d010      	beq.n	80013f4 <_ZN19StepperTimerManager8InstanceEv+0x40>
 80013d2:	480a      	ldr	r0, [pc, #40]	@ (80013fc <_ZN19StepperTimerManager8InstanceEv+0x48>)
 80013d4:	f004 fca9 	bl	8005d2a <__cxa_guard_acquire>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	bf14      	ite	ne
 80013de:	2301      	movne	r3, #1
 80013e0:	2300      	moveq	r3, #0
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d005      	beq.n	80013f4 <_ZN19StepperTimerManager8InstanceEv+0x40>
 80013e8:	4805      	ldr	r0, [pc, #20]	@ (8001400 <_ZN19StepperTimerManager8InstanceEv+0x4c>)
 80013ea:	f7ff ffc5 	bl	8001378 <_ZN19StepperTimerManagerC1Ev>
 80013ee:	4803      	ldr	r0, [pc, #12]	@ (80013fc <_ZN19StepperTimerManager8InstanceEv+0x48>)
 80013f0:	f004 fca7 	bl	8005d42 <__cxa_guard_release>
    return instance;
 80013f4:	4b02      	ldr	r3, [pc, #8]	@ (8001400 <_ZN19StepperTimerManager8InstanceEv+0x4c>)
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200000a0 	.word	0x200000a0
 8001400:	2000007c 	.word	0x2000007c

08001404 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>:

void StepperTimerManager::RegisterStepper(StepperMotorDriver* stepper)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
    if (_count < MAX_STEPPERS)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001414:	2b07      	cmp	r3, #7
 8001416:	d80c      	bhi.n	8001432 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver+0x2e>
        _steppers[_count++] = stepper;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	b2d1      	uxtb	r1, r2
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	f882 1020 	strb.w	r1, [r2, #32]
 8001428:	4619      	mov	r1, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <_ZN19StepperTimerManager11OnTimerTickEv>:
        }
    }
}

void StepperTimerManager::OnTimerTick()
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b084      	sub	sp, #16
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < _count; ++i)
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	e009      	b.n	8001460 <_ZN19StepperTimerManager11OnTimerTickEv+0x22>
    {
        _steppers[i]->OnTimerTick();
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff2b 	bl	80012b0 <_ZN18StepperMotorDriver11OnTimerTickEv>
    for (int i = 0; i < _count; ++i)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	3301      	adds	r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001466:	461a      	mov	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4293      	cmp	r3, r2
 800146c:	dbee      	blt.n	800144c <_ZN19StepperTimerManager11OnTimerTickEv+0xe>
    }
}
 800146e:	bf00      	nop
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>:
    float GetCurrentPositionMm() const { return _currentPositionSteps / _stepsPerMm; }
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800148c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001490:	eef0 7a66 	vmov.f32	s15, s13
 8001494:	eeb0 0a67 	vmov.f32	s0, s15
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80014a2:	b480      	push	{r7}
 80014a4:	b083      	sub	sp, #12
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
 80014aa:	6039      	str	r1, [r7, #0]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       noexcept { return &_M_pod_data[0]; }
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4618      	mov	r0, r3
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const noexcept { return &_M_pod_data[0]; }
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b082      	sub	sp, #8
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d005      	beq.n	8001502 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	6879      	ldr	r1, [r7, #4]
 80014fe:	2203      	movs	r2, #3
 8001500:	4798      	blx	r3
    }
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	2b00      	cmp	r3, #0
 800151a:	bf0c      	ite	eq
 800151c:	2301      	moveq	r3, #1
 800151e:	2300      	movne	r3, #0
 8001520:	b2db      	uxtb	r3, r3
 8001522:	4618      	mov	r0, r3
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <_ZN5Timer5startEv>:
    void update();

    /**
     * @brief Timer starten/aktivieren
     */
    void start() {
 800152e:	b480      	push	{r7}
 8001530:	b083      	sub	sp, #12
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
        is_active_ = true;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2201      	movs	r2, #1
 800153a:	721a      	strb	r2, [r3, #8]
        current_time_ = 0;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2200      	movs	r2, #0
 8001540:	605a      	str	r2, [r3, #4]
    }
 8001542:	bf00      	nop
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 800154e:	b580      	push	{r7, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f000 fe0c 	bl	8002178 <_ZNSt15__new_allocatorIP5TimerED1Ev>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4618      	mov	r0, r3
 8001564:	3710      	adds	r7, #16
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_ZNSt12_Vector_baseIP5TimerSaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 800156a:	b580      	push	{r7, lr}
 800156c:	b082      	sub	sp, #8
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4618      	mov	r0, r3
 8001576:	f000 fc7d 	bl	8001e74 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implC1Ev>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4618      	mov	r0, r3
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}

08001584 <_ZNSt6vectorIP5TimerSaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff ffeb 	bl	800156a <_ZNSt12_Vector_baseIP5TimerSaIS1_EEC1Ev>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4618      	mov	r0, r3
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <_ZN12TimerManagerC1Ev>:
            }
        }
    }

private:
    TimerManager() = default;
 800159e:	b580      	push	{r7, lr}
 80015a0:	b082      	sub	sp, #8
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ffeb 	bl	8001584 <_ZNSt6vectorIP5TimerSaIS1_EEC1Ev>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <_ZN12TimerManagerD1Ev>:
    ~TimerManager() = default;
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 fc80 	bl	8001ec8 <_ZNSt6vectorIP5TimerSaIS1_EED1Ev>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <__tcf_0>:
        static TimerManager instance;
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	4801      	ldr	r0, [pc, #4]	@ (80015e0 <__tcf_0+0xc>)
 80015da:	f7ff ffed 	bl	80015b8 <_ZN12TimerManagerD1Ev>
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	200000a4 	.word	0x200000a4

080015e4 <_ZN12TimerManager11getInstanceEv>:
    static TimerManager& getInstance() {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
        static TimerManager instance;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <_ZN12TimerManager11getInstanceEv+0x4c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f3bf 8f5b 	dmb	ish
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	bf0c      	ite	eq
 80015f8:	2301      	moveq	r3, #1
 80015fa:	2300      	movne	r3, #0
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d013      	beq.n	800162a <_ZN12TimerManager11getInstanceEv+0x46>
 8001602:	480b      	ldr	r0, [pc, #44]	@ (8001630 <_ZN12TimerManager11getInstanceEv+0x4c>)
 8001604:	f004 fb91 	bl	8005d2a <__cxa_guard_acquire>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	bf14      	ite	ne
 800160e:	2301      	movne	r3, #1
 8001610:	2300      	moveq	r3, #0
 8001612:	b2db      	uxtb	r3, r3
 8001614:	2b00      	cmp	r3, #0
 8001616:	d008      	beq.n	800162a <_ZN12TimerManager11getInstanceEv+0x46>
 8001618:	4806      	ldr	r0, [pc, #24]	@ (8001634 <_ZN12TimerManager11getInstanceEv+0x50>)
 800161a:	f7ff ffc0 	bl	800159e <_ZN12TimerManagerC1Ev>
 800161e:	4806      	ldr	r0, [pc, #24]	@ (8001638 <_ZN12TimerManager11getInstanceEv+0x54>)
 8001620:	f004 fbc1 	bl	8005da6 <atexit>
 8001624:	4802      	ldr	r0, [pc, #8]	@ (8001630 <_ZN12TimerManager11getInstanceEv+0x4c>)
 8001626:	f004 fb8c 	bl	8005d42 <__cxa_guard_release>
        return instance;
 800162a:	4b02      	ldr	r3, [pc, #8]	@ (8001634 <_ZN12TimerManager11getInstanceEv+0x50>)
    }
 800162c:	4618      	mov	r0, r3
 800162e:	bd80      	pop	{r7, pc}
 8001630:	200000b0 	.word	0x200000b0
 8001634:	200000a4 	.word	0x200000a4
 8001638:	080015d5 	.word	0x080015d5

0800163c <_ZN12TimerManager9updateAllEv>:
    void updateAll() {
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
        for (auto* timer : timers_) {
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	6978      	ldr	r0, [r7, #20]
 800164a:	f000 fc5b 	bl	8001f04 <_ZNSt6vectorIP5TimerSaIS1_EE5beginEv>
 800164e:	4603      	mov	r3, r0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	6978      	ldr	r0, [r7, #20]
 8001654:	f000 fc66 	bl	8001f24 <_ZNSt6vectorIP5TimerSaIS1_EE3endEv>
 8001658:	4603      	mov	r3, r0
 800165a:	60bb      	str	r3, [r7, #8]
 800165c:	e012      	b.n	8001684 <_ZN12TimerManager9updateAllEv+0x48>
 800165e:	f107 030c 	add.w	r3, r7, #12
 8001662:	4618      	mov	r0, r3
 8001664:	f000 fc97 	bl	8001f96 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEdeEv>
 8001668:	4603      	mov	r3, r0
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	613b      	str	r3, [r7, #16]
            if (timer != nullptr) {
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <_ZN12TimerManager9updateAllEv+0x3e>
                timer->update();
 8001674:	6938      	ldr	r0, [r7, #16]
 8001676:	f000 f868 	bl	800174a <_ZN5Timer6updateEv>
        for (auto* timer : timers_) {
 800167a:	f107 030c 	add.w	r3, r7, #12
 800167e:	4618      	mov	r0, r3
 8001680:	f000 fc79 	bl	8001f76 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEppEv>
 8001684:	f107 0208 	add.w	r2, r7, #8
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f000 fc59 	bl	8001f46 <_ZN9__gnu_cxxneIPP5TimerSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1e1      	bne.n	800165e <_ZN12TimerManager9updateAllEv+0x22>
    }
 800169a:	bf00      	nop
 800169c:	bf00      	nop
 800169e:	3718      	adds	r7, #24
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <_ZN12TimerManager13registerTimerEP5Timer>:
    void registerTimer(Timer* timer) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
        if (timer != nullptr) {
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d005      	beq.n	80016c0 <_ZN12TimerManager13registerTimerEP5Timer+0x1c>
            timers_.push_back(timer);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	463a      	mov	r2, r7
 80016b8:	4611      	mov	r1, r2
 80016ba:	4618      	mov	r0, r3
 80016bc:	f000 fc77 	bl	8001fae <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_>
    }
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <_ZNSt8functionIFvvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff ff07 	bl	80014e6 <_ZNSt14_Function_baseD1Ev>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4618      	mov	r0, r3
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <_ZN5TimerC1EmSt8functionIFvvEEbbb>:
    std::vector<Timer*> timers_;
};


// Implementation der Timer-Methoden
inline Timer::Timer(uint32_t timeout_ms, CallbackFunction callback, bool auto_register, bool auto_restart, bool auto_start)
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b084      	sub	sp, #16
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	60f8      	str	r0, [r7, #12]
 80016ea:	60b9      	str	r1, [r7, #8]
 80016ec:	607a      	str	r2, [r7, #4]
 80016ee:	70fb      	strb	r3, [r7, #3]
    : timeout_(timeout_ms)
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	601a      	str	r2, [r3, #0]
    , current_time_(0)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2200      	movs	r2, #0
 80016fa:	605a      	str	r2, [r3, #4]
    , is_active_(false)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2200      	movs	r2, #0
 8001700:	721a      	strb	r2, [r3, #8]
    , auto_restart_(auto_restart)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	7e3a      	ldrb	r2, [r7, #24]
 8001706:	725a      	strb	r2, [r3, #9]
    , callback_(callback)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	330c      	adds	r3, #12
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	4618      	mov	r0, r3
 8001710:	f000 fcac 	bl	800206c <_ZNSt8functionIFvvEEC1ERKS1_>
    , is_registered_(false)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2200      	movs	r2, #0
 8001718:	771a      	strb	r2, [r3, #28]
{
    if (auto_register) {
 800171a:	78fb      	ldrb	r3, [r7, #3]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d009      	beq.n	8001734 <_ZN5TimerC1EmSt8functionIFvvEEbbb+0x52>
        TimerManager::getInstance().registerTimer(this);
 8001720:	f7ff ff60 	bl	80015e4 <_ZN12TimerManager11getInstanceEv>
 8001724:	4603      	mov	r3, r0
 8001726:	68f9      	ldr	r1, [r7, #12]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ffbb 	bl	80016a4 <_ZN12TimerManager13registerTimerEP5Timer>
        is_registered_ = true;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2201      	movs	r2, #1
 8001732:	771a      	strb	r2, [r3, #28]
    }

    // Automatischer Start wenn gewünscht
    if (auto_start) {
 8001734:	7f3b      	ldrb	r3, [r7, #28]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d002      	beq.n	8001740 <_ZN5TimerC1EmSt8functionIFvvEEbbb+0x5e>
        start();
 800173a:	68f8      	ldr	r0, [r7, #12]
 800173c:	f7ff fef7 	bl	800152e <_ZN5Timer5startEv>
    }
}
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <_ZN5Timer6updateEv>:
    if (is_registered_) {
        TimerManager::getInstance().unregisterTimer(this);
    }
}

inline void Timer::update() {
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
    if (!is_active_) {
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	7a1b      	ldrb	r3, [r3, #8]
 8001756:	f083 0301 	eor.w	r3, r3, #1
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d124      	bne.n	80017aa <_ZN5Timer6updateEv+0x60>
        return;
    }

    current_time_ += 10; // 10ms Inkrement
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f103 020a 	add.w	r2, r3, #10
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	605a      	str	r2, [r3, #4]

    if (current_time_ >= timeout_) {
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	685a      	ldr	r2, [r3, #4]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d319      	bcc.n	80017ac <_ZN5Timer6updateEv+0x62>
        // Timer abgelaufen - Callback NUR aufrufen wenn gesetzt!
        if (callback_) {  // <-- GESCHÜTZT: Prüfung ob Callback existiert
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	330c      	adds	r3, #12
 800177c:	4618      	mov	r0, r3
 800177e:	f000 fb69 	bl	8001e54 <_ZNKSt8functionIFvvEEcvbEv>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d004      	beq.n	8001792 <_ZN5Timer6updateEv+0x48>
            callback_();
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	330c      	adds	r3, #12
 800178c:	4618      	mov	r0, r3
 800178e:	f000 fc98 	bl	80020c2 <_ZNKSt8functionIFvvEEclEv>
        }

        // Auto-Restart Logik
        if (auto_restart_) {
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	7a5b      	ldrb	r3, [r3, #9]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <_ZN5Timer6updateEv+0x58>
            current_time_ = 0;  // Timer zurücksetzen und weiterlaufen
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	e004      	b.n	80017ac <_ZN5Timer6updateEv+0x62>
            // is_active_ bleibt true
        } else {
            is_active_ = false;  // Timer stoppen
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	721a      	strb	r2, [r3, #8]
 80017a8:	e000      	b.n	80017ac <_ZN5Timer6updateEv+0x62>
        return;
 80017aa:	bf00      	nop
        }
    }
}
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
	char	buffer	=	'>' ;
 80017bc:	233e      	movs	r3, #62	@ 0x3e
 80017be:	73fb      	strb	r3, [r7, #15]
	if (htim->Instance == TIM2) {
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017c8:	d106      	bne.n	80017d8 <HAL_TIM_PeriodElapsedCallback+0x24>
		TimerManager::getInstance().updateAll();
 80017ca:	f7ff ff0b 	bl	80015e4 <_ZN12TimerManager11getInstanceEv>
 80017ce:	4603      	mov	r3, r0
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff33 	bl	800163c <_ZN12TimerManager9updateAllEv>
	} else if (htim->Instance == TIM3) {
		StepperTimerManager::Instance().OnTimerTick();
	}
}
 80017d6:	e00a      	b.n	80017ee <HAL_TIM_PeriodElapsedCallback+0x3a>
	} else if (htim->Instance == TIM3) {
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a06      	ldr	r2, [pc, #24]	@ (80017f8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d105      	bne.n	80017ee <HAL_TIM_PeriodElapsedCallback+0x3a>
		StepperTimerManager::Instance().OnTimerTick();
 80017e2:	f7ff fde7 	bl	80013b4 <_ZN19StepperTimerManager8InstanceEv>
 80017e6:	4603      	mov	r3, r0
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fe28 	bl	800143e <_ZN19StepperTimerManager11OnTimerTickEv>
}
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40000400 	.word	0x40000400

080017fc <_Z12InitSteppersv>:

StepperMotorDriver stepperLoad(GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1, GPIOB, GPIO_PIN_2);
StepperMotorDriver stepperUnload(GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_6);

void InitSteppers()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
    stepperPreLoad.Init();
 8001800:	4817      	ldr	r0, [pc, #92]	@ (8001860 <_Z12InitSteppersv+0x64>)
 8001802:	f7ff f91b 	bl	8000a3c <_ZN18StepperMotorDriver4InitEv>
    stepperLoad.Init();
 8001806:	4817      	ldr	r0, [pc, #92]	@ (8001864 <_Z12InitSteppersv+0x68>)
 8001808:	f7ff f918 	bl	8000a3c <_ZN18StepperMotorDriver4InitEv>
    stepperUnload.Init();
 800180c:	4816      	ldr	r0, [pc, #88]	@ (8001868 <_Z12InitSteppersv+0x6c>)
 800180e:	f7ff f915 	bl	8000a3c <_ZN18StepperMotorDriver4InitEv>

    // Beim Start werden sie registriert, aber sie bleiben deaktiviert,
    // bis du explizit Start() aufrufst.
    stepperPreLoad.SetMaxSpeed(1600.0f);      // 2000 steps/s
 8001812:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 800186c <_Z12InitSteppersv+0x70>
 8001816:	4812      	ldr	r0, [pc, #72]	@ (8001860 <_Z12InitSteppersv+0x64>)
 8001818:	f7ff f94a 	bl	8000ab0 <_ZN18StepperMotorDriver11SetMaxSpeedEf>
    stepperPreLoad.SetAcceleration(5000.0f);  // 1000 steps/s²
 800181c:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001870 <_Z12InitSteppersv+0x74>
 8001820:	480f      	ldr	r0, [pc, #60]	@ (8001860 <_Z12InitSteppersv+0x64>)
 8001822:	f7ff f954 	bl	8000ace <_ZN18StepperMotorDriver15SetAccelerationEf>
    stepperPreLoad.SetJerk(10000.0f);          // 5000 steps/s³
 8001826:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 8001874 <_Z12InitSteppersv+0x78>
 800182a:	480d      	ldr	r0, [pc, #52]	@ (8001860 <_Z12InitSteppersv+0x64>)
 800182c:	f7ff f95e 	bl	8000aec <_ZN18StepperMotorDriver7SetJerkEf>
    StepperTimerManager::Instance().RegisterStepper(&stepperPreLoad);
 8001830:	f7ff fdc0 	bl	80013b4 <_ZN19StepperTimerManager8InstanceEv>
 8001834:	4603      	mov	r3, r0
 8001836:	490a      	ldr	r1, [pc, #40]	@ (8001860 <_Z12InitSteppersv+0x64>)
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fde3 	bl	8001404 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
    StepperTimerManager::Instance().RegisterStepper(&stepperLoad);
 800183e:	f7ff fdb9 	bl	80013b4 <_ZN19StepperTimerManager8InstanceEv>
 8001842:	4603      	mov	r3, r0
 8001844:	4907      	ldr	r1, [pc, #28]	@ (8001864 <_Z12InitSteppersv+0x68>)
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fddc 	bl	8001404 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
    StepperTimerManager::Instance().RegisterStepper(&stepperUnload);
 800184c:	f7ff fdb2 	bl	80013b4 <_ZN19StepperTimerManager8InstanceEv>
 8001850:	4603      	mov	r3, r0
 8001852:	4905      	ldr	r1, [pc, #20]	@ (8001868 <_Z12InitSteppersv+0x6c>)
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fdd5 	bl	8001404 <_ZN19StepperTimerManager15RegisterStepperEP18StepperMotorDriver>
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	200001d4 	.word	0x200001d4
 8001864:	2000025c 	.word	0x2000025c
 8001868:	200002e4 	.word	0x200002e4
 800186c:	44c80000 	.word	0x44c80000
 8001870:	459c4000 	.word	0x459c4000
 8001874:	461c4000 	.word	0x461c4000

08001878 <_Z14timer1Callbackv>:
void timer1Callback() {
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
//	static	bool	val	=	false ;
//	uint8_t rx = val ? '*' : '#' ;
//	HAL_UART_Transmit(&huart2, &rx, 1, HAL_MAX_DELAY);
//	HAL_GPIO_WritePin( GPIOA, GPIO_PIN_1, val ? GPIO_PIN_RESET : GPIO_PIN_SET);
//	val	=	val ? false : true ;
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
	...

08001888 <_Z9g0Handlerffff>:
void g0Handler(float p, float l, float u, float f) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001892:	edc7 0a02 	vstr	s1, [r7, #8]
 8001896:	ed87 1a01 	vstr	s2, [r7, #4]
 800189a:	edc7 1a00 	vstr	s3, [r7]
	stepperPreLoad.SetMaxSpeed((float) f);      // 2000 steps/s
 800189e:	ed97 0a00 	vldr	s0, [r7]
 80018a2:	4813      	ldr	r0, [pc, #76]	@ (80018f0 <_Z9g0Handlerffff+0x68>)
 80018a4:	f7ff f904 	bl	8000ab0 <_ZN18StepperMotorDriver11SetMaxSpeedEf>
	if ( f == 0.0f) {
 80018a8:	edd7 7a00 	vldr	s15, [r7]
 80018ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b4:	d109      	bne.n	80018ca <_Z9g0Handlerffff+0x42>
		stepperPreLoad.Stop();
 80018b6:	480e      	ldr	r0, [pc, #56]	@ (80018f0 <_Z9g0Handlerffff+0x68>)
 80018b8:	f7ff fa93 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
		stepperLoad.Stop();
 80018bc:	480d      	ldr	r0, [pc, #52]	@ (80018f4 <_Z9g0Handlerffff+0x6c>)
 80018be:	f7ff fa90 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
		stepperUnload.Stop();
 80018c2:	480d      	ldr	r0, [pc, #52]	@ (80018f8 <_Z9g0Handlerffff+0x70>)
 80018c4:	f7ff fa8d 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
	} else {
		stepperPreLoad.StartAbs( p);
		stepperLoad.StartAbs( l);
		stepperUnload.StartAbs( u);
	}
}
 80018c8:	e00e      	b.n	80018e8 <_Z9g0Handlerffff+0x60>
		stepperPreLoad.StartAbs( p);
 80018ca:	ed97 0a03 	vldr	s0, [r7, #12]
 80018ce:	4808      	ldr	r0, [pc, #32]	@ (80018f0 <_Z9g0Handlerffff+0x68>)
 80018d0:	f7ff f9bc 	bl	8000c4c <_ZN18StepperMotorDriver8StartAbsEf>
		stepperLoad.StartAbs( l);
 80018d4:	ed97 0a02 	vldr	s0, [r7, #8]
 80018d8:	4806      	ldr	r0, [pc, #24]	@ (80018f4 <_Z9g0Handlerffff+0x6c>)
 80018da:	f7ff f9b7 	bl	8000c4c <_ZN18StepperMotorDriver8StartAbsEf>
		stepperUnload.StartAbs( u);
 80018de:	ed97 0a01 	vldr	s0, [r7, #4]
 80018e2:	4805      	ldr	r0, [pc, #20]	@ (80018f8 <_Z9g0Handlerffff+0x70>)
 80018e4:	f7ff f9b2 	bl	8000c4c <_ZN18StepperMotorDriver8StartAbsEf>
}
 80018e8:	bf00      	nop
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200001d4 	.word	0x200001d4
 80018f4:	2000025c 	.word	0x2000025c
 80018f8:	200002e4 	.word	0x200002e4

080018fc <_Z9g1Handlerfff>:
void g1Handler(float p, float l, float u) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	ed87 0a03 	vstr	s0, [r7, #12]
 8001906:	edc7 0a02 	vstr	s1, [r7, #8]
 800190a:	ed87 1a01 	vstr	s2, [r7, #4]
	stepperPreLoad.StartRel( p);
 800190e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001912:	4808      	ldr	r0, [pc, #32]	@ (8001934 <_Z9g1Handlerfff+0x38>)
 8001914:	f7ff f9db 	bl	8000cce <_ZN18StepperMotorDriver8StartRelEf>
	stepperLoad.StartRel( l);
 8001918:	ed97 0a02 	vldr	s0, [r7, #8]
 800191c:	4806      	ldr	r0, [pc, #24]	@ (8001938 <_Z9g1Handlerfff+0x3c>)
 800191e:	f7ff f9d6 	bl	8000cce <_ZN18StepperMotorDriver8StartRelEf>
	stepperUnload.StartRel( u);
 8001922:	ed97 0a01 	vldr	s0, [r7, #4]
 8001926:	4805      	ldr	r0, [pc, #20]	@ (800193c <_Z9g1Handlerfff+0x40>)
 8001928:	f7ff f9d1 	bl	8000cce <_ZN18StepperMotorDriver8StartRelEf>
}
 800192c:	bf00      	nop
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	200001d4 	.word	0x200001d4
 8001938:	2000025c 	.word	0x2000025c
 800193c:	200002e4 	.word	0x200002e4

08001940 <_Z9g2Handlerv>:
void g2Handler() {
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	stepperPreLoad.Stop();
 8001944:	4805      	ldr	r0, [pc, #20]	@ (800195c <_Z9g2Handlerv+0x1c>)
 8001946:	f7ff fa4c 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
	stepperLoad.Stop();
 800194a:	4805      	ldr	r0, [pc, #20]	@ (8001960 <_Z9g2Handlerv+0x20>)
 800194c:	f7ff fa49 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
	stepperUnload.Stop();
 8001950:	4804      	ldr	r0, [pc, #16]	@ (8001964 <_Z9g2Handlerv+0x24>)
 8001952:	f7ff fa46 	bl	8000de2 <_ZN18StepperMotorDriver4StopEv>
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	200001d4 	.word	0x200001d4
 8001960:	2000025c 	.word	0x2000025c
 8001964:	200002e4 	.word	0x200002e4

08001968 <_Z11m114Handlerv>:
void m114Handler(void) {
 8001968:	b590      	push	{r4, r7, lr}
 800196a:	ed2d 8b02 	vpush	{d8}
 800196e:	b093      	sub	sp, #76	@ 0x4c
 8001970:	af02      	add	r7, sp, #8
	uint8_t	buffer[64] ;
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
			( int) stepperPreLoad.GetCurrentPositionMm(),
 8001972:	481a      	ldr	r0, [pc, #104]	@ (80019dc <_Z11m114Handlerv+0x74>)
 8001974:	f7ff fd80 	bl	8001478 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>
 8001978:	eef0 7a40 	vmov.f32	s15, s0
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
 800197c:	eebd 8ae7 	vcvt.s32.f32	s16, s15
			( int) stepperLoad.GetCurrentPositionMm(),
 8001980:	4817      	ldr	r0, [pc, #92]	@ (80019e0 <_Z11m114Handlerv+0x78>)
 8001982:	f7ff fd79 	bl	8001478 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>
 8001986:	eef0 7a40 	vmov.f32	s15, s0
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
 800198a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800198e:	ee17 4a90 	vmov	r4, s15
			( int) stepperUnload.GetCurrentPositionMm()) ;
 8001992:	4814      	ldr	r0, [pc, #80]	@ (80019e4 <_Z11m114Handlerv+0x7c>)
 8001994:	f7ff fd70 	bl	8001478 <_ZNK18StepperMotorDriver20GetCurrentPositionMmEv>
 8001998:	eef0 7a40 	vmov.f32	s15, s0
	snprintf(( char *) buffer, 64, "P:%d L:%d U:%d\n",
 800199c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a0:	ee17 3a90 	vmov	r3, s15
 80019a4:	4638      	mov	r0, r7
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	9400      	str	r4, [sp, #0]
 80019aa:	ee18 3a10 	vmov	r3, s16
 80019ae:	4a0e      	ldr	r2, [pc, #56]	@ (80019e8 <_Z11m114Handlerv+0x80>)
 80019b0:	2140      	movs	r1, #64	@ 0x40
 80019b2:	f004 fabd 	bl	8005f30 <sniprintf>
	HAL_UART_Transmit(&huart2, buffer, strlen(( const char *) buffer), HAL_MAX_DELAY);
 80019b6:	463b      	mov	r3, r7
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7fe fc09 	bl	80001d0 <strlen>
 80019be:	4603      	mov	r3, r0
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	4639      	mov	r1, r7
 80019c4:	f04f 33ff 	mov.w	r3, #4294967295
 80019c8:	4808      	ldr	r0, [pc, #32]	@ (80019ec <_Z11m114Handlerv+0x84>)
 80019ca:	f003 fd09 	bl	80053e0 <HAL_UART_Transmit>
}
 80019ce:	bf00      	nop
 80019d0:	3744      	adds	r7, #68	@ 0x44
 80019d2:	46bd      	mov	sp, r7
 80019d4:	ecbd 8b02 	vpop	{d8}
 80019d8:	bd90      	pop	{r4, r7, pc}
 80019da:	bf00      	nop
 80019dc:	200001d4 	.word	0x200001d4
 80019e0:	2000025c 	.word	0x2000025c
 80019e4:	200002e4 	.word	0x200002e4
 80019e8:	08006894 	.word	0x08006894
 80019ec:	2000014c 	.word	0x2000014c

080019f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b0b8      	sub	sp, #224	@ 0xe0
 80019f4:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
    CommandInterpreter interpreter;
 80019f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7fe fc40 	bl	8000280 <_ZN18CommandInterpreterC1Ev>
	Timer timer1(2500, timer1Callback);  // 1 Sekunde
 8001a00:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001a04:	492b      	ldr	r1, [pc, #172]	@ (8001ab4 <main+0xc4>)
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 fb72 	bl	80020f0 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 8001a0c:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 8001a10:	1d38      	adds	r0, r7, #4
 8001a12:	2301      	movs	r3, #1
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	2301      	movs	r3, #1
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 8001a20:	f7ff fe5f 	bl	80016e2 <_ZN5TimerC1EmSt8functionIFvvEEbbb>
 8001a24:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fe4d 	bl	80016c8 <_ZNSt8functionIFvvEED1Ev>
	/* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a2e:	f001 fafd 	bl	800302c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a32:	f000 f84f 	bl	8001ad4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a36:	f000 f98b 	bl	8001d50 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8001a3a:	f000 f955 	bl	8001ce8 <_ZL19MX_USART2_UART_Initv>
  MX_TIM2_Init();
 8001a3e:	f000 f899 	bl	8001b74 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 8001a42:	f000 f8f3 	bl	8001c2c <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */
	InitSteppers() ;
 8001a46:	f7ff fed9 	bl	80017fc <_Z12InitSteppersv>
	HAL_TIM_Base_Start_IT(&htim2);		//	start TIM2 with interrupt => 10ms (sps)timer
 8001a4a:	481b      	ldr	r0, [pc, #108]	@ (8001ab8 <main+0xc8>)
 8001a4c:	f003 f880 	bl	8004b50 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);		//	start TIM2 with interrupt => 1ms stepper motors
 8001a50:	481a      	ldr	r0, [pc, #104]	@ (8001abc <main+0xcc>)
 8001a52:	f003 f87d 	bl	8004b50 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t rx;
  // Registriere Callbacks
  interpreter.setG0Callback(g0Handler);
 8001a56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a5a:	4919      	ldr	r1, [pc, #100]	@ (8001ac0 <main+0xd0>)
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7fe fc45 	bl	80002ec <_ZN18CommandInterpreter13setG0CallbackEPFvffffE>
  interpreter.setG1Callback(g1Handler);
 8001a62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a66:	4917      	ldr	r1, [pc, #92]	@ (8001ac4 <main+0xd4>)
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7fe fc4e 	bl	800030a <_ZN18CommandInterpreter13setG1CallbackEPFvfffE>
  interpreter.setG2Callback(g2Handler);
 8001a6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a72:	4915      	ldr	r1, [pc, #84]	@ (8001ac8 <main+0xd8>)
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fc57 	bl	8000328 <_ZN18CommandInterpreter13setG2CallbackEPFvvE>
  interpreter.setM114Callback(m114Handler);
 8001a7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a7e:	4913      	ldr	r1, [pc, #76]	@ (8001acc <main+0xdc>)
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7fe fc60 	bl	8000346 <_ZN18CommandInterpreter15setM114CallbackEPFvvE>
  while (1)
  {
	if (HAL_UART_Receive(&huart2, &rx, 1, HAL_MAX_DELAY) == HAL_OK) {
 8001a86:	1cf9      	adds	r1, r7, #3
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4810      	ldr	r0, [pc, #64]	@ (8001ad0 <main+0xe0>)
 8001a90:	f003 fd2f 	bl	80054f2 <HAL_UART_Receive>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	bf0c      	ite	eq
 8001a9a:	2301      	moveq	r3, #1
 8001a9c:	2300      	movne	r3, #0
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <main+0x96>
		interpreter.addChar( rx);
 8001aa4:	78fa      	ldrb	r2, [r7, #3]
 8001aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aaa:	4611      	mov	r1, r2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7fe fc59 	bl	8000364 <_ZN18CommandInterpreter7addCharEc>
	if (HAL_UART_Receive(&huart2, &rx, 1, HAL_MAX_DELAY) == HAL_OK) {
 8001ab2:	e7e8      	b.n	8001a86 <main+0x96>
 8001ab4:	08001879 	.word	0x08001879
 8001ab8:	200000b4 	.word	0x200000b4
 8001abc:	20000100 	.word	0x20000100
 8001ac0:	08001889 	.word	0x08001889
 8001ac4:	080018fd 	.word	0x080018fd
 8001ac8:	08001941 	.word	0x08001941
 8001acc:	08001969 	.word	0x08001969
 8001ad0:	2000014c 	.word	0x2000014c

08001ad4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b090      	sub	sp, #64	@ 0x40
 8001ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ada:	f107 0318 	add.w	r3, r7, #24
 8001ade:	2228      	movs	r2, #40	@ 0x28
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f004 fa74 	bl	8005fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]
 8001af4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001af6:	2301      	movs	r3, #1
 8001af8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001afa:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001afe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b00:	2300      	movs	r3, #0
 8001b02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b04:	2301      	movs	r3, #1
 8001b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8001b12:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 8001b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b18:	f107 0318 	add.w	r3, r7, #24
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f001 fd9f 	bl	8003660 <HAL_RCC_OscConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	bf14      	ite	ne
 8001b28:	2301      	movne	r3, #1
 8001b2a:	2300      	moveq	r3, #0
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001b32:	f000 f989 	bl	8001e48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b36:	230f      	movs	r3, #15
 8001b38:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	2102      	movs	r1, #2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f002 fd93 	bl	800467c <HAL_RCC_ClockConfig>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	bf14      	ite	ne
 8001b5c:	2301      	movne	r3, #1
 8001b5e:	2300      	moveq	r3, #0
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001b66:	f000 f96f 	bl	8001e48 <Error_Handler>
  }
}
 8001b6a:	bf00      	nop
 8001b6c:	3740      	adds	r7, #64	@ 0x40
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b088      	sub	sp, #32
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7a:	f107 0310 	add.w	r3, r7, #16
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	605a      	str	r2, [r3, #4]
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]
 8001b90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b92:	4b25      	ldr	r3, [pc, #148]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001b94:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8001b9a:	4b23      	ldr	r3, [pc, #140]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001b9c:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8001ba0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba2:	4b21      	ldr	r3, [pc, #132]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8001ba8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001baa:	2264      	movs	r2, #100	@ 0x64
 8001bac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bae:	4b1e      	ldr	r3, [pc, #120]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bba:	481b      	ldr	r0, [pc, #108]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001bbc:	f002 ff70 	bl	8004aa0 <HAL_TIM_Base_Init>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	bf14      	ite	ne
 8001bc6:	2301      	movne	r3, #1
 8001bc8:	2300      	moveq	r3, #0
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8001bd0:	f000 f93a 	bl	8001e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bd8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bda:	f107 0310 	add.w	r3, r7, #16
 8001bde:	4619      	mov	r1, r3
 8001be0:	4811      	ldr	r0, [pc, #68]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001be2:	f003 f913 	bl	8004e0c <HAL_TIM_ConfigClockSource>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	bf14      	ite	ne
 8001bec:	2301      	movne	r3, #1
 8001bee:	2300      	moveq	r3, #0
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 8001bf6:	f000 f927 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	4619      	mov	r1, r3
 8001c06:	4808      	ldr	r0, [pc, #32]	@ (8001c28 <_ZL12MX_TIM2_Initv+0xb4>)
 8001c08:	f003 fb10 	bl	800522c <HAL_TIMEx_MasterConfigSynchronization>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	bf14      	ite	ne
 8001c12:	2301      	movne	r3, #1
 8001c14:	2300      	moveq	r3, #0
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8001c1c:	f000 f914 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c20:	bf00      	nop
 8001c22:	3720      	adds	r7, #32
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	200000b4 	.word	0x200000b4

08001c2c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b088      	sub	sp, #32
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c32:	f107 0310 	add.w	r3, r7, #16
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
 8001c3c:	609a      	str	r2, [r3, #8]
 8001c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c4a:	4b25      	ldr	r3, [pc, #148]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c4c:	4a25      	ldr	r2, [pc, #148]	@ (8001ce4 <_ZL12MX_TIM3_Initv+0xb8>)
 8001c4e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6400-1;
 8001c50:	4b23      	ldr	r3, [pc, #140]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c52:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8001c56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c58:	4b21      	ldr	r3, [pc, #132]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8001c5e:	4b20      	ldr	r3, [pc, #128]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c60:	220a      	movs	r2, #10
 8001c62:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c70:	481b      	ldr	r0, [pc, #108]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c72:	f002 ff15 	bl	8004aa0 <HAL_TIM_Base_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	bf14      	ite	ne
 8001c7c:	2301      	movne	r3, #1
 8001c7e:	2300      	moveq	r3, #0
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 8001c86:	f000 f8df 	bl	8001e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c90:	f107 0310 	add.w	r3, r7, #16
 8001c94:	4619      	mov	r1, r3
 8001c96:	4812      	ldr	r0, [pc, #72]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001c98:	f003 f8b8 	bl	8004e0c <HAL_TIM_ConfigClockSource>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	bf14      	ite	ne
 8001ca2:	2301      	movne	r3, #1
 8001ca4:	2300      	moveq	r3, #0
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 8001cac:	f000 f8cc 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cb8:	1d3b      	adds	r3, r7, #4
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4808      	ldr	r0, [pc, #32]	@ (8001ce0 <_ZL12MX_TIM3_Initv+0xb4>)
 8001cbe:	f003 fab5 	bl	800522c <HAL_TIMEx_MasterConfigSynchronization>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	bf14      	ite	ne
 8001cc8:	2301      	movne	r3, #1
 8001cca:	2300      	moveq	r3, #0
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8001cd2:	f000 f8b9 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	3720      	adds	r7, #32
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000100 	.word	0x20000100
 8001ce4:	40000400 	.word	0x40000400

08001ce8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cec:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001cee:	4a17      	ldr	r2, [pc, #92]	@ (8001d4c <_ZL19MX_USART2_UART_Initv+0x64>)
 8001cf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001cf2:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001cf4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001cf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cfa:	4b13      	ldr	r3, [pc, #76]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d00:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d06:	4b10      	ldr	r3, [pc, #64]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d0e:	220c      	movs	r2, #12
 8001d10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d12:	4b0d      	ldr	r3, [pc, #52]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d18:	4b0b      	ldr	r3, [pc, #44]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d24:	4b08      	ldr	r3, [pc, #32]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d2a:	4807      	ldr	r0, [pc, #28]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001d2c:	f003 fb0a 	bl	8005344 <HAL_UART_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	bf14      	ite	ne
 8001d36:	2301      	movne	r3, #1
 8001d38:	2300      	moveq	r3, #0
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8001d40:	f000 f882 	bl	8001e48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	2000014c 	.word	0x2000014c
 8001d4c:	40004400 	.word	0x40004400

08001d50 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b08a      	sub	sp, #40	@ 0x28
 8001d54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d56:	f107 0314 	add.w	r3, r7, #20
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
 8001d64:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d66:	4b36      	ldr	r3, [pc, #216]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	4a35      	ldr	r2, [pc, #212]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d6c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d70:	6153      	str	r3, [r2, #20]
 8001d72:	4b33      	ldr	r3, [pc, #204]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d7e:	4b30      	ldr	r3, [pc, #192]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	4a2f      	ldr	r2, [pc, #188]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d88:	6153      	str	r3, [r2, #20]
 8001d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d96:	4b2a      	ldr	r3, [pc, #168]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	4a29      	ldr	r2, [pc, #164]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001d9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da0:	6153      	str	r3, [r2, #20]
 8001da2:	4b27      	ldr	r3, [pc, #156]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001daa:	60bb      	str	r3, [r7, #8]
 8001dac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dae:	4b24      	ldr	r3, [pc, #144]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001db0:	695b      	ldr	r3, [r3, #20]
 8001db2:	4a23      	ldr	r2, [pc, #140]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001db4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001db8:	6153      	str	r3, [r2, #20]
 8001dba:	4b21      	ldr	r3, [pc, #132]	@ (8001e40 <_ZL12MX_GPIO_Initv+0xf0>)
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dc2:	607b      	str	r3, [r7, #4]
 8001dc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin, GPIO_PIN_SET);
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	2123      	movs	r1, #35	@ 0x23
 8001dca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dce:	f001 fc2f 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2140      	movs	r1, #64	@ 0x40
 8001dd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dda:	f001 fc29 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001dde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001de4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001de8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	4813      	ldr	r0, [pc, #76]	@ (8001e44 <_ZL12MX_GPIO_Initv+0xf4>)
 8001df6:	f001 fa91 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin;
 8001dfa:	2323      	movs	r3, #35	@ 0x23
 8001dfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001e06:	2301      	movs	r3, #1
 8001e08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	4619      	mov	r1, r3
 8001e10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e14:	f001 fa82 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e18:	2340      	movs	r3, #64	@ 0x40
 8001e1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e28:	f107 0314 	add.w	r3, r7, #20
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e32:	f001 fa73 	bl	800331c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e36:	bf00      	nop
 8001e38:	3728      	adds	r7, #40	@ 0x28
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40021000 	.word	0x40021000
 8001e44:	48000800 	.word	0x48000800

08001e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e4c:	b672      	cpsid	i
}
 8001e4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e50:	bf00      	nop
 8001e52:	e7fd      	b.n	8001e50 <Error_Handler+0x8>

08001e54 <_ZNKSt8functionIFvvEEcvbEv>:
       *  @return `true` when this function object contains a target,
       *  or `false` when it is empty.
       *
       *  This function will not throw exceptions.
       */
      explicit operator bool() const noexcept
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff fb54 	bl	800150c <_ZNKSt14_Function_base8_M_emptyEv>
 8001e64:	4603      	mov	r3, r0
 8001e66:	f083 0301 	eor.w	r3, r3, #1
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3708      	adds	r7, #8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 f962 	bl	8002150 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <_ZNSt12_Vector_baseIP5TimerSaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b082      	sub	sp, #8
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8001eae:	461a      	mov	r2, r3
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 f96c 	bl	800218e <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j>
      }
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fb48 	bl	800154e <_ZNSt12_Vector_baseIP5TimerSaIS1_EE12_Vector_implD1Ev>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <_ZNSt6vectorIP5TimerSaIS1_EED1Ev>:
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      ~vector() _GLIBCXX_NOEXCEPT
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681d      	ldr	r5, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 f970 	bl	80021c0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	617d      	str	r5, [r7, #20]
 8001ee4:	613c      	str	r4, [r7, #16]
 8001ee6:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8001ee8:	6939      	ldr	r1, [r7, #16]
 8001eea:	6978      	ldr	r0, [r7, #20]
 8001eec:	f000 fad5 	bl	800249a <_ZSt8_DestroyIPP5TimerEvT_S3_>
    }
 8001ef0:	bf00      	nop
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ffce 	bl	8001e96 <_ZNSt12_Vector_baseIP5TimerSaIS1_EED1Ev>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bdb0      	pop	{r4, r5, r7, pc}

08001f04 <_ZNSt6vectorIP5TimerSaIS1_EE5beginEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	4611      	mov	r1, r2
 8001f14:	4618      	mov	r0, r3
 8001f16:	f000 f95e 	bl	80021d6 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <_ZNSt6vectorIP5TimerSaIS1_EE3endEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      end() _GLIBCXX_NOEXCEPT
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	1d1a      	adds	r2, r3, #4
 8001f30:	f107 030c 	add.w	r3, r7, #12
 8001f34:	4611      	mov	r1, r2
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 f94d 	bl	80021d6 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <_ZN9__gnu_cxxneIPP5TimerSt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001f46:	b590      	push	{r4, r7, lr}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f000 f950 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8001f56:	4603      	mov	r3, r0
 8001f58:	681c      	ldr	r4, [r3, #0]
 8001f5a:	6838      	ldr	r0, [r7, #0]
 8001f5c:	f000 f94b 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8001f60:	4603      	mov	r3, r0
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	429c      	cmp	r4, r3
 8001f66:	bf14      	ite	ne
 8001f68:	2301      	movne	r3, #1
 8001f6a:	2300      	moveq	r3, #0
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd90      	pop	{r4, r7, pc}

08001f76 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
	++_M_current;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	1d1a      	adds	r2, r3, #4
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	601a      	str	r2, [r3, #0]
	return *this;
 8001f88:	687b      	ldr	r3, [r7, #4]
      }
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	370c      	adds	r7, #12
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_>:
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      _GLIBCXX20_CONSTEXPR
      void
      push_back(const value_type& __x)
 8001fae:	b590      	push	{r4, r7, lr}
 8001fb0:	b089      	sub	sp, #36	@ 0x24
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
 8001fb6:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685a      	ldr	r2, [r3, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d023      	beq.n	800200c <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_+0x5e>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	61fa      	str	r2, [r7, #28]
 8001fcc:	61bb      	str	r3, [r7, #24]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8001fd2:	6978      	ldr	r0, [r7, #20]
 8001fd4:	f000 fa6e 	bl	80024b4 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	613b      	str	r3, [r7, #16]
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	2004      	movs	r0, #4
 8001fea:	f7ff fa5a 	bl	80014a2 <_ZnwjPv>
 8001fee:	4604      	mov	r4, r0
 8001ff0:	68b8      	ldr	r0, [r7, #8]
 8001ff2:	f000 fa5f 	bl	80024b4 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6023      	str	r3, [r4, #0]
 8001ffc:	bf00      	nop
	}
 8001ffe:	bf00      	nop
				     __x);
	    ++this->_M_impl._M_finish;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	1d1a      	adds	r2, r3, #4
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 800200a:	e008      	b.n	800201e <_ZNSt6vectorIP5TimerSaIS1_EE9push_backERKS1_+0x70>
	  _M_realloc_insert(end(), __x);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff ff89 	bl	8001f24 <_ZNSt6vectorIP5TimerSaIS1_EE3endEv>
 8002012:	4603      	mov	r3, r0
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	4619      	mov	r1, r3
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f90d 	bl	8002238 <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
      }
 800201e:	bf00      	nop
 8002020:	3724      	adds	r7, #36	@ 0x24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd90      	pop	{r4, r7, pc}

08002026 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685a      	ldr	r2, [r3, #4]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	109b      	asrs	r3, r3, #2
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	461a      	mov	r2, r3
 8002052:	2300      	movs	r3, #0
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	6053      	str	r3, [r2, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
      : _Function_base()
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	461a      	mov	r2, r3
 800207a:	2300      	movs	r3, #0
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	6053      	str	r3, [r2, #4]
 8002080:	6093      	str	r3, [r2, #8]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff ffde 	bl	8002046 <_ZNSt14_Function_baseC1Ev>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 8002090:	6838      	ldr	r0, [r7, #0]
 8002092:	f7ff fedf 	bl	8001e54 <_ZNKSt8functionIFvvEEcvbEv>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d00d      	beq.n	80020b8 <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	6839      	ldr	r1, [r7, #0]
 80020a4:	2202      	movs	r2, #2
 80020a6:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	609a      	str	r2, [r3, #8]
      }
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4618      	mov	r0, r3
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by `this`.
       */
      _Res
      operator()(_ArgTypes... __args) const
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fa1d 	bl	800150c <_ZNKSt14_Function_base8_M_emptyEv>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 80020d8:	f003 fe50 	bl	8005d7c <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	4610      	mov	r0, r2
 80020e4:	4798      	blx	r3
 80020e6:	bf00      	nop
      }
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
	...

080020f0 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 80020f0:	b590      	push	{r4, r7, lr}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
	: _Function_base()
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	461a      	mov	r2, r3
 80020fe:	2300      	movs	r3, #0
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	6053      	str	r3, [r2, #4]
 8002104:	6093      	str	r3, [r2, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff9c 	bl	8002046 <_ZNSt14_Function_baseC1Ev>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 8002114:	6838      	ldr	r0, [r7, #0]
 8002116:	f000 f965 	bl	80023e4 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d00e      	beq.n	800213e <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 8002120:	687c      	ldr	r4, [r7, #4]
 8002122:	6838      	ldr	r0, [r7, #0]
 8002124:	f000 f96e 	bl	8002404 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8002128:	4603      	mov	r3, r0
 800212a:	4619      	mov	r1, r3
 800212c:	4620      	mov	r0, r4
 800212e:	f000 f974 	bl	800241a <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a04      	ldr	r2, [pc, #16]	@ (8002148 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 8002136:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a04      	ldr	r2, [pc, #16]	@ (800214c <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 800213c:	609a      	str	r2, [r3, #8]
	}
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bd90      	pop	{r4, r7, pc}
 8002148:	0800243f 	.word	0x0800243f
 800214c:	0800245d 	.word	0x0800245d

08002150 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	605a      	str	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	609a      	str	r2, [r3, #8]
	{ }
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4618      	mov	r0, r3
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <_ZNSt15__new_allocatorIP5TimerED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4618      	mov	r0, r3
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 800218e:	b580      	push	{r7, lr}
 8002190:	b088      	sub	sp, #32
 8002192:	af00      	add	r7, sp, #0
 8002194:	60f8      	str	r0, [r7, #12]
 8002196:	60b9      	str	r1, [r7, #8]
 8002198:	607a      	str	r2, [r7, #4]
	if (__p)
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00b      	beq.n	80021b8 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	61fb      	str	r3, [r7, #28]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 80021ac:	697a      	ldr	r2, [r7, #20]
 80021ae:	69b9      	ldr	r1, [r7, #24]
 80021b0:	69f8      	ldr	r0, [r7, #28]
 80021b2:	f000 fab7 	bl	8002724 <_ZNSt15__new_allocatorIP5TimerE10deallocateEPS1_j>
 80021b6:	bf00      	nop
      }
 80021b8:	bf00      	nop
 80021ba:	3720      	adds	r7, #32
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <_ZN9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
 80021de:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4618      	mov	r0, r3
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <_ZNSt6vectorIP5TimerSaIS1_EE15_S_use_relocateEv>:
      _S_use_relocate()
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8002212:	4618      	mov	r0, r3
 8002214:	f000 f805 	bl	8002222 <_ZNSt6vectorIP5TimerSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8002218:	4603      	mov	r3, r0
      }
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <_ZNSt6vectorIP5TimerSaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8002222:	b480      	push	{r7}
 8002224:	b083      	sub	sp, #12
 8002226:	af00      	add	r7, sp, #0
 8002228:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 800222a:	2301      	movs	r3, #1
      }
 800222c:	4618      	mov	r0, r3
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 8002238:	b5b0      	push	{r4, r5, r7, lr}
 800223a:	b094      	sub	sp, #80	@ 0x50
 800223c:	af00      	add	r7, sp, #0
 800223e:	60f8      	str	r0, [r7, #12]
 8002240:	60b9      	str	r1, [r7, #8]
 8002242:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8002244:	4a66      	ldr	r2, [pc, #408]	@ (80023e0 <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1a8>)
 8002246:	2101      	movs	r1, #1
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 f93e 	bl	80024ca <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc>
 800224e:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f7ff fe51 	bl	8001f04 <_ZNSt6vectorIP5TimerSaIS1_EE5beginEv>
 8002262:	4603      	mov	r3, r0
 8002264:	613b      	str	r3, [r7, #16]
 8002266:	f107 0210 	add.w	r2, r7, #16
 800226a:	f107 0308 	add.w	r3, r7, #8
 800226e:	4611      	mov	r1, r2
 8002270:	4618      	mov	r0, r3
 8002272:	f000 f971 	bl	8002558 <_ZN9__gnu_cxxmiIPP5TimerSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 8002276:	4603      	mov	r3, r0
 8002278:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800227e:	4618      	mov	r0, r3
 8002280:	f000 f97f 	bl	8002582 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj>
 8002284:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8002286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002288:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 800228a:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 800228c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800228e:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8002290:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002292:	18d4      	adds	r4, r2, r3
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 f90d 	bl	80024b4 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 800229a:	4603      	mov	r3, r0
 800229c:	637d      	str	r5, [r7, #52]	@ 0x34
 800229e:	633c      	str	r4, [r7, #48]	@ 0x30
 80022a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80022a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80022a4:	f000 f906 	bl	80024b4 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 80022a8:	4602      	mov	r2, r0
 80022aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80022b2:	623a      	str	r2, [r7, #32]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80022b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b6:	4619      	mov	r1, r3
 80022b8:	2004      	movs	r0, #4
 80022ba:	f7ff f8f2 	bl	80014a2 <_ZnwjPv>
 80022be:	4604      	mov	r4, r0
 80022c0:	6a38      	ldr	r0, [r7, #32]
 80022c2:	f000 f8f7 	bl	80024b4 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>
 80022c6:	4603      	mov	r3, r0
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6023      	str	r3, [r4, #0]
 80022cc:	bf00      	nop
	}
 80022ce:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 80022d0:	2300      	movs	r3, #0
 80022d2:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 80022d4:	f7ff ff9a 	bl	800220c <_ZNSt6vectorIP5TimerSaIS1_EE15_S_use_relocateEv>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d027      	beq.n	800232e <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xf6>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80022de:	f107 0308 	add.w	r3, r7, #8
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff ff87 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 80022e8:	4603      	mov	r3, r0
 80022ea:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff ff66 	bl	80021c0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 80022f4:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80022f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80022f8:	4621      	mov	r1, r4
 80022fa:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80022fc:	f000 f95a 	bl	80025b4 <_ZNSt6vectorIP5TimerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 8002300:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8002302:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002304:	3304      	adds	r3, #4
 8002306:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8002308:	f107 0308 	add.w	r3, r7, #8
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ff72 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8002312:	4603      	mov	r3, r0
 8002314:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff51 	bl	80021c0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 800231e:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8002320:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002322:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002324:	4620      	mov	r0, r4
 8002326:	f000 f945 	bl	80025b4 <_ZNSt6vectorIP5TimerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 800232a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800232c:	e026      	b.n	800237c <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x144>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 800232e:	f107 0308 	add.w	r3, r7, #8
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff ff5f 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8002338:	4603      	mov	r3, r0
 800233a:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff ff3e 	bl	80021c0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 8002344:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8002346:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002348:	4621      	mov	r1, r4
 800234a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800234c:	f000 f946 	bl	80025dc <_ZSt34__uninitialized_move_if_noexcept_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>
 8002350:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8002352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002354:	3304      	adds	r3, #4
 8002356:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8002358:	f107 0308 	add.w	r3, r7, #8
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff ff4a 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8002362:	4603      	mov	r3, r0
 8002364:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff29 	bl	80021c0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 800236e:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8002370:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002372:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002374:	4620      	mov	r0, r4
 8002376:	f000 f931 	bl	80025dc <_ZSt34__uninitialized_move_if_noexcept_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>
 800237a:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 800237c:	f7ff ff46 	bl	800220c <_ZNSt6vectorIP5TimerSaIS1_EE15_S_use_relocateEv>
 8002380:	4603      	mov	r3, r0
 8002382:	f083 0301 	eor.w	r3, r3, #1
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00e      	beq.n	80023aa <_ZNSt6vectorIP5TimerSaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x172>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff ff16 	bl	80021c0 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 8002394:	4602      	mov	r2, r0
 8002396:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002398:	61fb      	str	r3, [r7, #28]
 800239a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800239c:	61bb      	str	r3, [r7, #24]
 800239e:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 80023a0:	69b9      	ldr	r1, [r7, #24]
 80023a2:	69f8      	ldr	r0, [r7, #28]
 80023a4:	f000 f879 	bl	800249a <_ZSt8_DestroyIPP5TimerEvT_S3_>
    }
 80023a8:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 80023aa:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 80023b6:	461a      	mov	r2, r3
 80023b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80023ba:	f7ff fee8 	bl	800218e <_ZNSt12_Vector_baseIP5TimerSaIS1_EE13_M_deallocateEPS1_j>
      this->_M_impl._M_start = __new_start;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80023c2:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023c8:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80023ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80023d0:	441a      	add	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	609a      	str	r2, [r3, #8]
    }
 80023d6:	bf00      	nop
 80023d8:	3750      	adds	r7, #80	@ 0x50
 80023da:	46bd      	mov	sp, r7
 80023dc:	bdb0      	pop	{r4, r5, r7, pc}
 80023de:	bf00      	nop
 80023e0:	080068a4 	.word	0x080068a4

080023e4 <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	bf14      	ite	ne
 80023f2:	2301      	movne	r3, #1
 80023f4:	2300      	moveq	r3, #0
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	4618      	mov	r0, r3
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4618      	mov	r0, r3
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 800241a:	b590      	push	{r4, r7, lr}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
 8002422:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8002424:	6838      	ldr	r0, [r7, #0]
 8002426:	f7ff ffed 	bl	8002404 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 800242a:	4603      	mov	r3, r0
 800242c:	4622      	mov	r2, r4
 800242e:	4619      	mov	r1, r3
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 f8f7 	bl	8002624 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bd90      	pop	{r4, r7, pc}

0800243e <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 800243e:	b580      	push	{r7, lr}
 8002440:	b082      	sub	sp, #8
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f904 	bl	8002654 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 800244c:	4603      	mov	r3, r0
 800244e:	4618      	mov	r0, r3
 8002450:	f000 f911 	bl	8002676 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIXsrSt7is_voidIT_E5valueES5_E4typeEOT0_DpOT1_>
				     std::forward<_ArgTypes>(__args)...);
 8002454:	bf00      	nop
      }
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 800245c:	b590      	push	{r4, r7, lr}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	4613      	mov	r3, r2
 8002468:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d109      	bne.n	8002484 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f910 	bl	8002696 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8002476:	4604      	mov	r4, r0
 8002478:	68b8      	ldr	r0, [r7, #8]
 800247a:	f000 f8eb 	bl	8002654 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 800247e:	4603      	mov	r3, r0
 8002480:	6023      	str	r3, [r4, #0]
	    break;
 8002482:	e005      	b.n	8002490 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	461a      	mov	r2, r3
 8002488:	68b9      	ldr	r1, [r7, #8]
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 f910 	bl	80026b0 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8002490:	2300      	movs	r3, #0
      }
 8002492:	4618      	mov	r0, r3
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	bd90      	pop	{r4, r7, pc}

0800249a <_ZSt8_DestroyIPP5TimerEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800249a:	b580      	push	{r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 80024a4:	6839      	ldr	r1, [r7, #0]
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 f94c 	bl	8002744 <_ZNSt12_Destroy_auxILb1EE9__destroyIPP5TimerEEvT_S5_>
    }
 80024ac:	bf00      	nop
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <_ZSt7forwardIRKP5TimerEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4618      	mov	r0, r3
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc>:
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      _GLIBCXX20_CONSTEXPR
      size_type
      _M_check_len(size_type __n, const char* __s) const
 80024ca:	b590      	push	{r4, r7, lr}
 80024cc:	b087      	sub	sp, #28
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	60f8      	str	r0, [r7, #12]
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f000 f93f 	bl	800275a <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>
 80024dc:	4604      	mov	r4, r0
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f7ff fda1 	bl	8002026 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 80024e4:	4603      	mov	r3, r0
 80024e6:	1ae2      	subs	r2, r4, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	bf34      	ite	cc
 80024ee:	2301      	movcc	r3, #1
 80024f0:	2300      	movcs	r3, #0
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d002      	beq.n	80024fe <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f003 fc3c 	bl	8005d76 <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f7ff fd91 	bl	8002026 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 8002504:	4604      	mov	r4, r0
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f7ff fd8d 	bl	8002026 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 800250c:	4603      	mov	r3, r0
 800250e:	613b      	str	r3, [r7, #16]
 8002510:	f107 0208 	add.w	r2, r7, #8
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	4611      	mov	r1, r2
 800251a:	4618      	mov	r0, r3
 800251c:	f000 f92e 	bl	800277c <_ZSt3maxIjERKT_S2_S2_>
 8002520:	4603      	mov	r3, r0
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4423      	add	r3, r4
 8002526:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f7ff fd7c 	bl	8002026 <_ZNKSt6vectorIP5TimerSaIS1_EE4sizeEv>
 800252e:	4602      	mov	r2, r0
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	4293      	cmp	r3, r2
 8002534:	d306      	bcc.n	8002544 <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x7a>
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 f90f 	bl	800275a <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>
 800253c:	4602      	mov	r2, r0
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	4293      	cmp	r3, r2
 8002542:	d904      	bls.n	800254e <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x84>
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 f908 	bl	800275a <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>
 800254a:	4603      	mov	r3, r0
 800254c:	e000      	b.n	8002550 <_ZNKSt6vectorIP5TimerSaIS1_EE12_M_check_lenEjPKc+0x86>
 800254e:	697b      	ldr	r3, [r7, #20]
      }
 8002550:	4618      	mov	r0, r3
 8002552:	371c      	adds	r7, #28
 8002554:	46bd      	mov	sp, r7
 8002556:	bd90      	pop	{r4, r7, pc}

08002558 <_ZN9__gnu_cxxmiIPP5TimerSt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8002558:	b590      	push	{r4, r7, lr}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7ff fe47 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8002568:	4603      	mov	r3, r0
 800256a:	681c      	ldr	r4, [r3, #0]
 800256c:	6838      	ldr	r0, [r7, #0]
 800256e:	f7ff fe42 	bl	80021f6 <_ZNK9__gnu_cxx17__normal_iteratorIPP5TimerSt6vectorIS2_SaIS2_EEE4baseEv>
 8002572:	4603      	mov	r3, r0
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	1ae3      	subs	r3, r4, r3
 8002578:	109b      	asrs	r3, r3, #2
 800257a:	4618      	mov	r0, r3
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	bd90      	pop	{r4, r7, pc}

08002582 <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8002582:	b580      	push	{r7, lr}
 8002584:	b084      	sub	sp, #16
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
 800258a:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00b      	beq.n	80025aa <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj+0x28>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 800259a:	2200      	movs	r2, #0
 800259c:	68b9      	ldr	r1, [r7, #8]
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f000 f9b8 	bl	8002914 <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv>
 80025a4:	4603      	mov	r3, r0
 80025a6:	bf00      	nop
 80025a8:	e000      	b.n	80025ac <_ZNSt12_Vector_baseIP5TimerSaIS1_EE11_M_allocateEj+0x2a>
 80025aa:	2300      	movs	r3, #0
      }
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <_ZNSt6vectorIP5TimerSaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80025b4:	b590      	push	{r4, r7, lr}
 80025b6:	b087      	sub	sp, #28
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
 80025c0:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80025c2:	f88d 4000 	strb.w	r4, [sp]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	68b9      	ldr	r1, [r7, #8]
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f000 f8e9 	bl	80027a4 <_ZNSt6vectorIP5TimerSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 80025d2:	4603      	mov	r3, r0
      }
 80025d4:	4618      	mov	r0, r3
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd90      	pop	{r4, r7, pc}

080025dc <_ZSt34__uninitialized_move_if_noexcept_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 80025dc:	b590      	push	{r4, r7, lr}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 f8ec 	bl	80027c8 <_ZSt32__make_move_if_noexcept_iteratorIP5TimerSt13move_iteratorIPS1_EET0_PT_>
 80025f0:	4604      	mov	r4, r0
 80025f2:	68b8      	ldr	r0, [r7, #8]
 80025f4:	f000 f8e8 	bl	80027c8 <_ZSt32__make_move_if_noexcept_iteratorIP5TimerSt13move_iteratorIPS1_EET0_PT_>
 80025f8:	4601      	mov	r1, r0
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	4620      	mov	r0, r4
 8002600:	f000 f8f1 	bl	80027e6 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP5TimerES3_S2_ET0_T_S6_S5_RSaIT1_E>
 8002604:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8002606:	4618      	mov	r0, r3
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	bd90      	pop	{r4, r7, pc}

0800260e <_ZSt4moveIRP5TimerEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4618      	mov	r0, r3
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8002624:	b590      	push	{r4, r7, lr}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8002630:	68f8      	ldr	r0, [r7, #12]
 8002632:	f7fe ff42 	bl	80014ba <_ZNSt9_Any_data9_M_accessEv>
 8002636:	4603      	mov	r3, r0
 8002638:	4619      	mov	r1, r3
 800263a:	2004      	movs	r0, #4
 800263c:	f7fe ff31 	bl	80014a2 <_ZnwjPv>
 8002640:	4604      	mov	r4, r0
 8002642:	68b8      	ldr	r0, [r7, #8]
 8002644:	f7ff fede 	bl	8002404 <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8002648:	4603      	mov	r3, r0
 800264a:	6023      	str	r3, [r4, #0]
	  }
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	bd90      	pop	{r4, r7, pc}

08002654 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f8d3 	bl	8002808 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 8002662:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f8db 	bl	8002820 <_ZSt11__addressofIKPFvvEEPT_RS3_>
 800266a:	4603      	mov	r3, r0
 800266c:	bf00      	nop
	}
 800266e:	4618      	mov	r0, r3
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIXsrSt7is_voidIT_E5valueES5_E4typeEOT0_DpOT1_>:
    }

  // INVOKE<R> when R is cv void
  template<typename _Res, typename _Callable, typename... _Args>
    _GLIBCXX14_CONSTEXPR __enable_if_t<is_void<_Res>::value, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 8002676:	b590      	push	{r4, r7, lr}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
    {
      using __result = __invoke_result<_Callable, _Args...>;
      using __type = typename __result::type;
      using __tag = typename __result::__invoke_type;
      std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f8d9 	bl	8002836 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8002684:	4603      	mov	r3, r0
 8002686:	4619      	mov	r1, r3
 8002688:	4620      	mov	r0, r4
 800268a:	f000 f8df 	bl	800284c <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
				 std::forward<_Args>(__args)...);
    }
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	bd90      	pop	{r4, r7, pc}

08002696 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access() noexcept
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f7fe ff0b 	bl	80014ba <_ZNSt9_Any_data9_M_accessEv>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
	...

080026b0 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 80026b0:	b590      	push	{r4, r7, lr}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	4613      	mov	r3, r2
 80026bc:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	2b03      	cmp	r3, #3
 80026c2:	d82a      	bhi.n	800271a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 80026c4:	a201      	add	r2, pc, #4	@ (adr r2, 80026cc <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 80026c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ca:	bf00      	nop
 80026cc:	080026dd 	.word	0x080026dd
 80026d0:	080026eb 	.word	0x080026eb
 80026d4:	080026ff 	.word	0x080026ff
 80026d8:	08002711 	.word	0x08002711
	      __dest._M_access<const type_info*>() = nullptr;
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f000 f8c4 	bl	800286a <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
	      break;
 80026e8:	e017      	b.n	800271a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f7ff ffd3 	bl	8002696 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 80026f0:	4604      	mov	r4, r0
 80026f2:	68b8      	ldr	r0, [r7, #8]
 80026f4:	f7ff ffae 	bl	8002654 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 80026f8:	4603      	mov	r3, r0
 80026fa:	6023      	str	r3, [r4, #0]
	      break;
 80026fc:	e00d      	b.n	800271a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 80026fe:	68b8      	ldr	r0, [r7, #8]
 8002700:	f7ff ffa8 	bl	8002654 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8002704:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8002706:	4619      	mov	r1, r3
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 f8ba 	bl	8002882 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800270e:	e004      	b.n	800271a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 8002710:	4621      	mov	r1, r4
 8002712:	68f8      	ldr	r0, [r7, #12]
 8002714:	f000 f8c7 	bl	80028a6 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8002718:	bf00      	nop
	  return false;
 800271a:	2300      	movs	r3, #0
	}
 800271c:	4618      	mov	r0, r3
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	bd90      	pop	{r4, r7, pc}

08002724 <_ZNSt15__new_allocatorIP5TimerE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4619      	mov	r1, r3
 8002736:	68b8      	ldr	r0, [r7, #8]
 8002738:	f003 faf5 	bl	8005d26 <_ZdlPvj>
      }
 800273c:	bf00      	nop
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <_ZNSt12_Destroy_auxILb1EE9__destroyIPP5TimerEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <_ZNKSt6vectorIP5TimerSaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4618      	mov	r0, r3
 8002766:	f000 f8ca 	bl	80028fe <_ZNKSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>
 800276a:	4603      	mov	r3, r0
 800276c:	4618      	mov	r0, r3
 800276e:	f000 f8a6 	bl	80028be <_ZNSt6vectorIP5TimerSaIS1_EE11_S_max_sizeERKS2_>
 8002772:	4603      	mov	r3, r0
 8002774:	4618      	mov	r0, r3
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d201      	bcs.n	8002796 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	e000      	b.n	8002798 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8002796:	687b      	ldr	r3, [r7, #4]
    }
 8002798:	4618      	mov	r0, r3
 800279a:	370c      	adds	r7, #12
 800279c:	46bd      	mov	sp, r7
 800279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a2:	4770      	bx	lr

080027a4 <_ZNSt6vectorIP5TimerSaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	68b9      	ldr	r1, [r7, #8]
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f000 f8d4 	bl	8002966 <_ZSt12__relocate_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>
 80027be:	4603      	mov	r3, r0
      }
 80027c0:	4618      	mov	r0, r3
 80027c2:	3710      	adds	r7, #16
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_ZSt32__make_move_if_noexcept_iteratorIP5TimerSt13move_iteratorIPS1_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 80027d0:	f107 030c 	add.w	r3, r7, #12
 80027d4:	6879      	ldr	r1, [r7, #4]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 f8e2 	bl	80029a0 <_ZNSt13move_iteratorIPP5TimerEC1ES2_>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4618      	mov	r0, r3
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPP5TimerES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b084      	sub	sp, #16
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	60f8      	str	r0, [r7, #12]
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	68b9      	ldr	r1, [r7, #8]
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 f8e3 	bl	80029c4 <_ZSt18uninitialized_copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>
 80027fe:	4603      	mov	r3, r0
    }
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const noexcept
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7fe fe5d 	bl	80014d0 <_ZNKSt9_Any_data9_M_accessEv>
 8002816:	4603      	mov	r3, r0
 8002818:	4618      	mov	r0, r3
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4618      	mov	r0, r3
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	7138      	strb	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8002856:	6838      	ldr	r0, [r7, #0]
 8002858:	f7ff ffed 	bl	8002836 <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 800285c:	4603      	mov	r3, r0
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4798      	blx	r3
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access() noexcept
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7fe fe21 	bl	80014ba <_ZNSt9_Any_data9_M_accessEv>
 8002878:	4603      	mov	r3, r0
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8002882:	b590      	push	{r4, r7, lr}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
 800288a:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 800288c:	6838      	ldr	r0, [r7, #0]
 800288e:	f000 f8bd 	bl	8002a0c <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002892:	4603      	mov	r3, r0
 8002894:	4622      	mov	r2, r4
 8002896:	4619      	mov	r1, r3
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f8c2 	bl	8002a22 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd90      	pop	{r4, r7, pc}

080028a6 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b082      	sub	sp, #8
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f8cf 	bl	8002a54 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 80028b6:	bf00      	nop
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <_ZNSt6vectorIP5TimerSaIS1_EE11_S_max_sizeERKS2_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80028be:	b580      	push	{r7, lr}
 80028c0:	b088      	sub	sp, #32
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 80028c6:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 80028ca:	613b      	str	r3, [r7, #16]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	61fb      	str	r3, [r7, #28]
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	61bb      	str	r3, [r7, #24]
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80028d8:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 80028dc:	bf00      	nop
	return __a.max_size();
 80028de:	bf00      	nop
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80028e0:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 80028e2:	f107 020c 	add.w	r2, r7, #12
 80028e6:	f107 0310 	add.w	r3, r7, #16
 80028ea:	4611      	mov	r1, r2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 f8bd 	bl	8002a6c <_ZSt3minIjERKT_S2_S2_>
 80028f2:	4603      	mov	r3, r0
 80028f4:	681b      	ldr	r3, [r3, #0]
      }
 80028f6:	4618      	mov	r0, r3
 80028f8:	3720      	adds	r7, #32
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <_ZNKSt12_Vector_baseIP5TimerSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4618      	mov	r0, r3
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8002924:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	4293      	cmp	r3, r2
 800292c:	bf8c      	ite	hi
 800292e:	2301      	movhi	r3, #1
 8002930:	2300      	movls	r3, #0
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2b00      	cmp	r3, #0
 8002936:	bf14      	ite	ne
 8002938:	2301      	movne	r3, #1
 800293a:	2300      	moveq	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d007      	beq.n	8002952 <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002948:	d301      	bcc.n	800294e <_ZNSt15__new_allocatorIP5TimerE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800294a:	f003 fa11 	bl	8005d70 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800294e:	f003 fa0c 	bl	8005d6a <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4618      	mov	r0, r3
 8002958:	f003 f9f6 	bl	8005d48 <_Znwj>
 800295c:	4603      	mov	r3, r0
      }
 800295e:	4618      	mov	r0, r3
 8002960:	3718      	adds	r7, #24
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <_ZSt12__relocate_aIPP5TimerS2_SaIS1_EET0_T_S5_S4_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8002966:	b5b0      	push	{r4, r5, r7, lr}
 8002968:	b084      	sub	sp, #16
 800296a:	af00      	add	r7, sp, #0
 800296c:	60f8      	str	r0, [r7, #12]
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
 8002972:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f000 f88d 	bl	8002a94 <_ZSt12__niter_baseIPP5TimerET_S3_>
 800297a:	4604      	mov	r4, r0
 800297c:	68b8      	ldr	r0, [r7, #8]
 800297e:	f000 f889 	bl	8002a94 <_ZSt12__niter_baseIPP5TimerET_S3_>
 8002982:	4605      	mov	r5, r0
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f000 f885 	bl	8002a94 <_ZSt12__niter_baseIPP5TimerET_S3_>
 800298a:	4602      	mov	r2, r0
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	4629      	mov	r1, r5
 8002990:	4620      	mov	r0, r4
 8002992:	f000 f88a 	bl	8002aaa <_ZSt14__relocate_a_1IP5TimerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>
 8002996:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bdb0      	pop	{r4, r5, r7, pc}

080029a0 <_ZNSt13move_iteratorIPP5TimerEC1ES2_>:
      move_iterator(iterator_type __i)
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 80029aa:	463b      	mov	r3, r7
 80029ac:	4618      	mov	r0, r3
 80029ae:	f000 f89a 	bl	8002ae6 <_ZSt4moveIRPP5TimerEONSt16remove_referenceIT_E4typeEOS5_>
 80029b2:	4603      	mov	r3, r0
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4618      	mov	r0, r3
 80029be:	3708      	adds	r7, #8
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <_ZSt18uninitialized_copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 80029d0:	2301      	movs	r3, #1
 80029d2:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 80029d4:	2301      	movs	r3, #1
 80029d6:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	68b9      	ldr	r1, [r7, #8]
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f000 f88d 	bl	8002afc <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP5TimerES5_EET0_T_S8_S7_>
 80029e2:	4603      	mov	r3, r0
    }
 80029e4:	4618      	mov	r0, r3
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <_ZSt14__copy_move_a1ILb1EPP5TimerS2_ET1_T0_S4_S3_>:
    __copy_move_a1(_II, _II, _GLIBCXX_STD_C::_Deque_iterator<_Tp, _Tp&, _Tp*>);

  template<bool _IsMove, typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    __copy_move_a1(_II __first, _II __last, _OI __result)
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	68b9      	ldr	r1, [r7, #8]
 80029fc:	68f8      	ldr	r0, [r7, #12]
 80029fe:	f000 f88d 	bl	8002b1c <_ZSt14__copy_move_a2ILb1EPP5TimerS2_ET1_T0_S4_S3_>
 8002a02:	4603      	mov	r3, r0
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8002a22:	b590      	push	{r4, r7, lr}
 8002a24:	b085      	sub	sp, #20
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	60f8      	str	r0, [r7, #12]
 8002a2a:	60b9      	str	r1, [r7, #8]
 8002a2c:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f7fe fd43 	bl	80014ba <_ZNSt9_Any_data9_M_accessEv>
 8002a34:	4603      	mov	r3, r0
 8002a36:	4619      	mov	r1, r3
 8002a38:	2004      	movs	r0, #4
 8002a3a:	f7fe fd32 	bl	80014a2 <_ZnwjPv>
 8002a3e:	4604      	mov	r4, r0
 8002a40:	68b8      	ldr	r0, [r7, #8]
 8002a42:	f7ff ffe3 	bl	8002a0c <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002a46:	4603      	mov	r3, r0
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6023      	str	r3, [r4, #0]
	  }
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd90      	pop	{r4, r7, pc}

08002a54 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access() noexcept
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7fe fd2c 	bl	80014ba <_ZNSt9_Any_data9_M_accessEv>
 8002a62:	4603      	mov	r3, r0
 8002a64:	4618      	mov	r0, r3
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d201      	bcs.n	8002a86 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	e000      	b.n	8002a88 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8002a86:	687b      	ldr	r3, [r7, #4]
    }
 8002a88:	4618      	mov	r0, r3
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <_ZSt12__niter_baseIPP5TimerET_S3_>:
    __niter_base(_Iterator __it)
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <_ZSt14__relocate_a_1IP5TimerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b086      	sub	sp, #24
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	60f8      	str	r0, [r7, #12]
 8002ab2:	60b9      	str	r1, [r7, #8]
 8002ab4:	607a      	str	r2, [r7, #4]
 8002ab6:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	109b      	asrs	r3, r3, #2
 8002ac0:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	dd06      	ble.n	8002ad6 <_ZSt14__relocate_a_1IP5TimerS1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	461a      	mov	r2, r3
 8002ace:	68f9      	ldr	r1, [r7, #12]
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f003 fa63 	bl	8005f9c <memmove>
      return __result + __count;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	4413      	add	r3, r2
    }
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3718      	adds	r7, #24
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <_ZSt4moveIRPP5TimerEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4618      	mov	r0, r3
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPP5TimerES5_EET0_T_S8_S7_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	68b9      	ldr	r1, [r7, #8]
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f000 f815 	bl	8002b3c <_ZSt4copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>
 8002b12:	4603      	mov	r3, r0
 8002b14:	4618      	mov	r0, r3
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <_ZSt14__copy_move_a2ILb1EPP5TimerS2_ET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	68b9      	ldr	r1, [r7, #8]
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f81d 	bl	8002b6c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_>
 8002b32:	4603      	mov	r3, r0
    }
 8002b34:	4618      	mov	r0, r3
 8002b36:	3710      	adds	r7, #16
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <_ZSt4copyISt13move_iteratorIPP5TimerES3_ET0_T_S6_S5_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002b3c:	b590      	push	{r4, r7, lr}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f000 f839 	bl	8002bc0 <_ZSt12__miter_baseIPP5TimerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8002b4e:	4604      	mov	r4, r0
 8002b50:	68b8      	ldr	r0, [r7, #8]
 8002b52:	f000 f835 	bl	8002bc0 <_ZSt12__miter_baseIPP5TimerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8002b56:	4603      	mov	r3, r0
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	f000 f840 	bl	8002be2 <_ZSt13__copy_move_aILb1EPP5TimerS2_ET1_T0_S4_S3_>
 8002b62:	4603      	mov	r3, r0
    }
 8002b64:	4618      	mov	r0, r3
 8002b66:	3714      	adds	r7, #20
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd90      	pop	{r4, r7, pc}

08002b6c <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	109b      	asrs	r3, r3, #2
 8002b80:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	bfcc      	ite	gt
 8002b88:	2301      	movgt	r3, #1
 8002b8a:	2300      	movle	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d007      	beq.n	8002ba2 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	461a      	mov	r2, r3
 8002b98:	68f9      	ldr	r1, [r7, #12]
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f003 f9fe 	bl	8005f9c <memmove>
 8002ba0:	e006      	b.n	8002bb0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_+0x44>
	  else if (_Num == 1)
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d103      	bne.n	8002bb0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIP5TimerS4_EEPT0_PT_S8_S6_+0x44>
	      __assign_one(__result, __first);
 8002ba8:	68f9      	ldr	r1, [r7, #12]
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f83c 	bl	8002c28 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIP5TimerS4_EEvPT_PT0_>
	  return __result + _Num;
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	4413      	add	r3, r2
	}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <_ZSt12__miter_baseIPP5TimerEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8002bc8:	1d3b      	adds	r3, r7, #4
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f83c 	bl	8002c48 <_ZNKSt13move_iteratorIPP5TimerE4baseEv>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f000 f844 	bl	8002c60 <_ZSt12__miter_baseIPP5TimerET_S3_>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}

08002be2 <_ZSt13__copy_move_aILb1EPP5TimerS2_ET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002be2:	b5b0      	push	{r4, r5, r7, lr}
 8002be4:	b084      	sub	sp, #16
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	60f8      	str	r0, [r7, #12]
 8002bea:	60b9      	str	r1, [r7, #8]
 8002bec:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f7ff ff50 	bl	8002a94 <_ZSt12__niter_baseIPP5TimerET_S3_>
 8002bf4:	4604      	mov	r4, r0
 8002bf6:	68b8      	ldr	r0, [r7, #8]
 8002bf8:	f7ff ff4c 	bl	8002a94 <_ZSt12__niter_baseIPP5TimerET_S3_>
 8002bfc:	4605      	mov	r5, r0
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff ff47 	bl	8002a94 <_ZSt12__niter_baseIPP5TimerET_S3_>
 8002c06:	4603      	mov	r3, r0
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4629      	mov	r1, r5
 8002c0c:	4620      	mov	r0, r4
 8002c0e:	f7ff feed 	bl	80029ec <_ZSt14__copy_move_a1ILb1EPP5TimerS2_ET1_T0_S4_S3_>
 8002c12:	4602      	mov	r2, r0
 8002c14:	1d3b      	adds	r3, r7, #4
 8002c16:	4611      	mov	r1, r2
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f000 f82c 	bl	8002c76 <_ZSt12__niter_wrapIPP5TimerET_RKS3_S3_>
 8002c1e:	4603      	mov	r3, r0
    }
 8002c20:	4618      	mov	r0, r3
 8002c22:	3710      	adds	r7, #16
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bdb0      	pop	{r4, r5, r7, pc}

08002c28 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIP5TimerS4_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 8002c32:	6838      	ldr	r0, [r7, #0]
 8002c34:	f7ff fceb 	bl	800260e <_ZSt4moveIRP5TimerEONSt16remove_referenceIT_E4typeEOS4_>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	601a      	str	r2, [r3, #0]
 8002c40:	bf00      	nop
 8002c42:	3708      	adds	r7, #8
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <_ZNKSt13move_iteratorIPP5TimerE4baseEv>:
      base() const
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4618      	mov	r0, r3
 8002c56:	370c      	adds	r7, #12
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <_ZSt12__miter_baseIPP5TimerET_S3_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr

08002c76 <_ZSt12__niter_wrapIPP5TimerET_RKS3_S3_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
 8002c7e:	6039      	str	r1, [r7, #0]
    { return __res; }
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af04      	add	r7, sp, #16
								  800) ; // EN (aktiv LOW)
 8002c96:	2301      	movs	r3, #1
 8002c98:	9302      	str	r3, [sp, #8]
 8002c9a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002c9e:	9301      	str	r3, [sp, #4]
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	9300      	str	r3, [sp, #0]
 8002ca4:	eddf 0a17 	vldr	s1, [pc, #92]	@ 8002d04 <_Z41__static_initialization_and_destruction_0v+0x74>
 8002ca8:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8002d08 <_Z41__static_initialization_and_destruction_0v+0x78>
 8002cac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002cb0:	2240      	movs	r2, #64	@ 0x40
 8002cb2:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8002cb6:	4815      	ldr	r0, [pc, #84]	@ (8002d0c <_Z41__static_initialization_and_destruction_0v+0x7c>)
 8002cb8:	f7fd fe1c 	bl	80008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>
StepperMotorDriver stepperLoad(GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1, GPIOB, GPIO_PIN_2);
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	9302      	str	r3, [sp, #8]
 8002cc0:	4b13      	ldr	r3, [pc, #76]	@ (8002d10 <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8002d04 <_Z41__static_initialization_and_destruction_0v+0x74>
 8002ccc:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8002d14 <_Z41__static_initialization_and_destruction_0v+0x84>
 8002cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d10 <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	490e      	ldr	r1, [pc, #56]	@ (8002d10 <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002cd6:	4810      	ldr	r0, [pc, #64]	@ (8002d18 <_Z41__static_initialization_and_destruction_0v+0x88>)
 8002cd8:	f7fd fe0c 	bl	80008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>
StepperMotorDriver stepperUnload(GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_6);
 8002cdc:	2340      	movs	r3, #64	@ 0x40
 8002cde:	9302      	str	r3, [sp, #8]
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d10 <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002ce2:	9301      	str	r3, [sp, #4]
 8002ce4:	2320      	movs	r3, #32
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8002d04 <_Z41__static_initialization_and_destruction_0v+0x74>
 8002cec:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8002d14 <_Z41__static_initialization_and_destruction_0v+0x84>
 8002cf0:	4b07      	ldr	r3, [pc, #28]	@ (8002d10 <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002cf2:	2210      	movs	r2, #16
 8002cf4:	4906      	ldr	r1, [pc, #24]	@ (8002d10 <_Z41__static_initialization_and_destruction_0v+0x80>)
 8002cf6:	4809      	ldr	r0, [pc, #36]	@ (8002d1c <_Z41__static_initialization_and_destruction_0v+0x8c>)
 8002cf8:	f7fd fdfc 	bl	80008f4 <_ZN18StepperMotorDriverC1EP12GPIO_TypeDeftS1_tS1_tff>
}
 8002cfc:	bf00      	nop
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	42200000 	.word	0x42200000
 8002d08:	44480000 	.word	0x44480000
 8002d0c:	200001d4 	.word	0x200001d4
 8002d10:	48000400 	.word	0x48000400
 8002d14:	43480000 	.word	0x43480000
 8002d18:	2000025c 	.word	0x2000025c
 8002d1c:	200002e4 	.word	0x200002e4

08002d20 <_GLOBAL__sub_I_htim2>:
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	f7ff ffb4 	bl	8002c90 <_Z41__static_initialization_and_destruction_0v>
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d32:	4b0f      	ldr	r3, [pc, #60]	@ (8002d70 <HAL_MspInit+0x44>)
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	4a0e      	ldr	r2, [pc, #56]	@ (8002d70 <HAL_MspInit+0x44>)
 8002d38:	f043 0301 	orr.w	r3, r3, #1
 8002d3c:	6193      	str	r3, [r2, #24]
 8002d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d70 <HAL_MspInit+0x44>)
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	607b      	str	r3, [r7, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d4a:	4b09      	ldr	r3, [pc, #36]	@ (8002d70 <HAL_MspInit+0x44>)
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	4a08      	ldr	r2, [pc, #32]	@ (8002d70 <HAL_MspInit+0x44>)
 8002d50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d54:	61d3      	str	r3, [r2, #28]
 8002d56:	4b06      	ldr	r3, [pc, #24]	@ (8002d70 <HAL_MspInit+0x44>)
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	603b      	str	r3, [r7, #0]
 8002d60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002d62:	2007      	movs	r0, #7
 8002d64:	f000 fa98 	bl	8003298 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40021000 	.word	0x40021000

08002d74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d84:	d114      	bne.n	8002db0 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d86:	4b19      	ldr	r3, [pc, #100]	@ (8002dec <HAL_TIM_Base_MspInit+0x78>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	4a18      	ldr	r2, [pc, #96]	@ (8002dec <HAL_TIM_Base_MspInit+0x78>)
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	61d3      	str	r3, [r2, #28]
 8002d92:	4b16      	ldr	r3, [pc, #88]	@ (8002dec <HAL_TIM_Base_MspInit+0x78>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2100      	movs	r1, #0
 8002da2:	201c      	movs	r0, #28
 8002da4:	f000 fa83 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002da8:	201c      	movs	r0, #28
 8002daa:	f000 fa9c 	bl	80032e6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002dae:	e018      	b.n	8002de2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0e      	ldr	r2, [pc, #56]	@ (8002df0 <HAL_TIM_Base_MspInit+0x7c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d113      	bne.n	8002de2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002dba:	4b0c      	ldr	r3, [pc, #48]	@ (8002dec <HAL_TIM_Base_MspInit+0x78>)
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	4a0b      	ldr	r2, [pc, #44]	@ (8002dec <HAL_TIM_Base_MspInit+0x78>)
 8002dc0:	f043 0302 	orr.w	r3, r3, #2
 8002dc4:	61d3      	str	r3, [r2, #28]
 8002dc6:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <HAL_TIM_Base_MspInit+0x78>)
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	60bb      	str	r3, [r7, #8]
 8002dd0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	201d      	movs	r0, #29
 8002dd8:	f000 fa69 	bl	80032ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ddc:	201d      	movs	r0, #29
 8002dde:	f000 fa82 	bl	80032e6 <HAL_NVIC_EnableIRQ>
}
 8002de2:	bf00      	nop
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40000400 	.word	0x40000400

08002df4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08a      	sub	sp, #40	@ 0x28
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfc:	f107 0314 	add.w	r3, r7, #20
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	605a      	str	r2, [r3, #4]
 8002e06:	609a      	str	r2, [r3, #8]
 8002e08:	60da      	str	r2, [r3, #12]
 8002e0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a17      	ldr	r2, [pc, #92]	@ (8002e70 <HAL_UART_MspInit+0x7c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d128      	bne.n	8002e68 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e16:	4b17      	ldr	r3, [pc, #92]	@ (8002e74 <HAL_UART_MspInit+0x80>)
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	4a16      	ldr	r2, [pc, #88]	@ (8002e74 <HAL_UART_MspInit+0x80>)
 8002e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e20:	61d3      	str	r3, [r2, #28]
 8002e22:	4b14      	ldr	r3, [pc, #80]	@ (8002e74 <HAL_UART_MspInit+0x80>)
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e2a:	613b      	str	r3, [r7, #16]
 8002e2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e2e:	4b11      	ldr	r3, [pc, #68]	@ (8002e74 <HAL_UART_MspInit+0x80>)
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	4a10      	ldr	r2, [pc, #64]	@ (8002e74 <HAL_UART_MspInit+0x80>)
 8002e34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e38:	6153      	str	r3, [r2, #20]
 8002e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e74 <HAL_UART_MspInit+0x80>)
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e46:	230c      	movs	r3, #12
 8002e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e52:	2303      	movs	r3, #3
 8002e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e56:	2307      	movs	r3, #7
 8002e58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5a:	f107 0314 	add.w	r3, r7, #20
 8002e5e:	4619      	mov	r1, r3
 8002e60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e64:	f000 fa5a 	bl	800331c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002e68:	bf00      	nop
 8002e6a:	3728      	adds	r7, #40	@ 0x28
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40004400 	.word	0x40004400
 8002e74:	40021000 	.word	0x40021000

08002e78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <NMI_Handler+0x4>

08002e80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e84:	bf00      	nop
 8002e86:	e7fd      	b.n	8002e84 <HardFault_Handler+0x4>

08002e88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e8c:	bf00      	nop
 8002e8e:	e7fd      	b.n	8002e8c <MemManage_Handler+0x4>

08002e90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e94:	bf00      	nop
 8002e96:	e7fd      	b.n	8002e94 <BusFault_Handler+0x4>

08002e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e9c:	bf00      	nop
 8002e9e:	e7fd      	b.n	8002e9c <UsageFault_Handler+0x4>

08002ea0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ec0:	bf00      	nop
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ece:	f000 f8f3 	bl	80030b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
	...

08002ed8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002edc:	4802      	ldr	r0, [pc, #8]	@ (8002ee8 <TIM2_IRQHandler+0x10>)
 8002ede:	f001 fe93 	bl	8004c08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	200000b4 	.word	0x200000b4

08002eec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ef0:	4802      	ldr	r0, [pc, #8]	@ (8002efc <TIM3_IRQHandler+0x10>)
 8002ef2:	f001 fe89 	bl	8004c08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	20000100 	.word	0x20000100

08002f00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  return 1;
 8002f04:	2301      	movs	r3, #1
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <_kill>:

int _kill(int pid, int sig)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f1a:	f003 f8b5 	bl	8006088 <__errno>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2216      	movs	r2, #22
 8002f22:	601a      	str	r2, [r3, #0]
  return -1;
 8002f24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <_exit>:

void _exit (int status)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f38:	f04f 31ff 	mov.w	r1, #4294967295
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f7ff ffe7 	bl	8002f10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f42:	bf00      	nop
 8002f44:	e7fd      	b.n	8002f42 <_exit+0x12>
	...

08002f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f50:	4a14      	ldr	r2, [pc, #80]	@ (8002fa4 <_sbrk+0x5c>)
 8002f52:	4b15      	ldr	r3, [pc, #84]	@ (8002fa8 <_sbrk+0x60>)
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f5c:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <_sbrk+0x64>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d102      	bne.n	8002f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f64:	4b11      	ldr	r3, [pc, #68]	@ (8002fac <_sbrk+0x64>)
 8002f66:	4a12      	ldr	r2, [pc, #72]	@ (8002fb0 <_sbrk+0x68>)
 8002f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <_sbrk+0x64>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4413      	add	r3, r2
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d207      	bcs.n	8002f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f78:	f003 f886 	bl	8006088 <__errno>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	220c      	movs	r2, #12
 8002f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f82:	f04f 33ff 	mov.w	r3, #4294967295
 8002f86:	e009      	b.n	8002f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f88:	4b08      	ldr	r3, [pc, #32]	@ (8002fac <_sbrk+0x64>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f8e:	4b07      	ldr	r3, [pc, #28]	@ (8002fac <_sbrk+0x64>)
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4413      	add	r3, r2
 8002f96:	4a05      	ldr	r2, [pc, #20]	@ (8002fac <_sbrk+0x64>)
 8002f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	20003000 	.word	0x20003000
 8002fa8:	00000400 	.word	0x00000400
 8002fac:	2000036c 	.word	0x2000036c
 8002fb0:	20000550 	.word	0x20000550

08002fb4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fb8:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <SystemInit+0x20>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fbe:	4a05      	ldr	r2, [pc, #20]	@ (8002fd4 <SystemInit+0x20>)
 8002fc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	e000ed00 	.word	0xe000ed00

08002fd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002fd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003010 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fdc:	f7ff ffea 	bl	8002fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fe0:	480c      	ldr	r0, [pc, #48]	@ (8003014 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fe2:	490d      	ldr	r1, [pc, #52]	@ (8003018 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fe4:	4a0d      	ldr	r2, [pc, #52]	@ (800301c <LoopForever+0xe>)
  movs r3, #0
 8002fe6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fe8:	e002      	b.n	8002ff0 <LoopCopyDataInit>

08002fea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fee:	3304      	adds	r3, #4

08002ff0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ff0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ff2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ff4:	d3f9      	bcc.n	8002fea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8003020 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ff8:	4c0a      	ldr	r4, [pc, #40]	@ (8003024 <LoopForever+0x16>)
  movs r3, #0
 8002ffa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ffc:	e001      	b.n	8003002 <LoopFillZerobss>

08002ffe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ffe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003000:	3204      	adds	r2, #4

08003002 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003002:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003004:	d3fb      	bcc.n	8002ffe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003006:	f003 f845 	bl	8006094 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800300a:	f7fe fcf1 	bl	80019f0 <main>

0800300e <LoopForever>:

LoopForever:
    b LoopForever
 800300e:	e7fe      	b.n	800300e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003010:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8003014:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003018:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800301c:	08006940 	.word	0x08006940
  ldr r2, =_sbss
 8003020:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8003024:	20000550 	.word	0x20000550

08003028 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003028:	e7fe      	b.n	8003028 <ADC1_2_IRQHandler>
	...

0800302c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003030:	4b08      	ldr	r3, [pc, #32]	@ (8003054 <HAL_Init+0x28>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a07      	ldr	r2, [pc, #28]	@ (8003054 <HAL_Init+0x28>)
 8003036:	f043 0310 	orr.w	r3, r3, #16
 800303a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800303c:	2003      	movs	r0, #3
 800303e:	f000 f92b 	bl	8003298 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003042:	2000      	movs	r0, #0
 8003044:	f000 f808 	bl	8003058 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003048:	f7ff fe70 	bl	8002d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40022000 	.word	0x40022000

08003058 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003060:	4b12      	ldr	r3, [pc, #72]	@ (80030ac <HAL_InitTick+0x54>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4b12      	ldr	r3, [pc, #72]	@ (80030b0 <HAL_InitTick+0x58>)
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	4619      	mov	r1, r3
 800306a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800306e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003072:	fbb2 f3f3 	udiv	r3, r2, r3
 8003076:	4618      	mov	r0, r3
 8003078:	f000 f943 	bl	8003302 <HAL_SYSTICK_Config>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e00e      	b.n	80030a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2b0f      	cmp	r3, #15
 800308a:	d80a      	bhi.n	80030a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800308c:	2200      	movs	r2, #0
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	f04f 30ff 	mov.w	r0, #4294967295
 8003094:	f000 f90b 	bl	80032ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003098:	4a06      	ldr	r2, [pc, #24]	@ (80030b4 <HAL_InitTick+0x5c>)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800309e:	2300      	movs	r3, #0
 80030a0:	e000      	b.n	80030a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000000 	.word	0x20000000
 80030b0:	20000008 	.word	0x20000008
 80030b4:	20000004 	.word	0x20000004

080030b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030bc:	4b06      	ldr	r3, [pc, #24]	@ (80030d8 <HAL_IncTick+0x20>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	461a      	mov	r2, r3
 80030c2:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HAL_IncTick+0x24>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4413      	add	r3, r2
 80030c8:	4a04      	ldr	r2, [pc, #16]	@ (80030dc <HAL_IncTick+0x24>)
 80030ca:	6013      	str	r3, [r2, #0]
}
 80030cc:	bf00      	nop
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	20000008 	.word	0x20000008
 80030dc:	20000370 	.word	0x20000370

080030e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80030e4:	4b03      	ldr	r3, [pc, #12]	@ (80030f4 <HAL_GetTick+0x14>)
 80030e6:	681b      	ldr	r3, [r3, #0]
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	20000370 	.word	0x20000370

080030f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003108:	4b0c      	ldr	r3, [pc, #48]	@ (800313c <__NVIC_SetPriorityGrouping+0x44>)
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003114:	4013      	ands	r3, r2
 8003116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003120:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800312a:	4a04      	ldr	r2, [pc, #16]	@ (800313c <__NVIC_SetPriorityGrouping+0x44>)
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	60d3      	str	r3, [r2, #12]
}
 8003130:	bf00      	nop
 8003132:	3714      	adds	r7, #20
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	e000ed00 	.word	0xe000ed00

08003140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003144:	4b04      	ldr	r3, [pc, #16]	@ (8003158 <__NVIC_GetPriorityGrouping+0x18>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	0a1b      	lsrs	r3, r3, #8
 800314a:	f003 0307 	and.w	r3, r3, #7
}
 800314e:	4618      	mov	r0, r3
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr
 8003158:	e000ed00 	.word	0xe000ed00

0800315c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316a:	2b00      	cmp	r3, #0
 800316c:	db0b      	blt.n	8003186 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	4907      	ldr	r1, [pc, #28]	@ (8003194 <__NVIC_EnableIRQ+0x38>)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	095b      	lsrs	r3, r3, #5
 800317c:	2001      	movs	r0, #1
 800317e:	fa00 f202 	lsl.w	r2, r0, r2
 8003182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003186:	bf00      	nop
 8003188:	370c      	adds	r7, #12
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000e100 	.word	0xe000e100

08003198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	db0a      	blt.n	80031c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	490c      	ldr	r1, [pc, #48]	@ (80031e4 <__NVIC_SetPriority+0x4c>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	440b      	add	r3, r1
 80031bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c0:	e00a      	b.n	80031d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4908      	ldr	r1, [pc, #32]	@ (80031e8 <__NVIC_SetPriority+0x50>)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	3b04      	subs	r3, #4
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	440b      	add	r3, r1
 80031d6:	761a      	strb	r2, [r3, #24]
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	e000e100 	.word	0xe000e100
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	@ 0x24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f1c3 0307 	rsb	r3, r3, #7
 8003206:	2b04      	cmp	r3, #4
 8003208:	bf28      	it	cs
 800320a:	2304      	movcs	r3, #4
 800320c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3304      	adds	r3, #4
 8003212:	2b06      	cmp	r3, #6
 8003214:	d902      	bls.n	800321c <NVIC_EncodePriority+0x30>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3b03      	subs	r3, #3
 800321a:	e000      	b.n	800321e <NVIC_EncodePriority+0x32>
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	f04f 32ff 	mov.w	r2, #4294967295
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	401a      	ands	r2, r3
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003234:	f04f 31ff 	mov.w	r1, #4294967295
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43d9      	mvns	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	4313      	orrs	r3, r2
         );
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	@ 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3b01      	subs	r3, #1
 8003260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003264:	d301      	bcc.n	800326a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003266:	2301      	movs	r3, #1
 8003268:	e00f      	b.n	800328a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800326a:	4a0a      	ldr	r2, [pc, #40]	@ (8003294 <SysTick_Config+0x40>)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3b01      	subs	r3, #1
 8003270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003272:	210f      	movs	r1, #15
 8003274:	f04f 30ff 	mov.w	r0, #4294967295
 8003278:	f7ff ff8e 	bl	8003198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800327c:	4b05      	ldr	r3, [pc, #20]	@ (8003294 <SysTick_Config+0x40>)
 800327e:	2200      	movs	r2, #0
 8003280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003282:	4b04      	ldr	r3, [pc, #16]	@ (8003294 <SysTick_Config+0x40>)
 8003284:	2207      	movs	r2, #7
 8003286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	e000e010 	.word	0xe000e010

08003298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff ff29 	bl	80030f8 <__NVIC_SetPriorityGrouping>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b086      	sub	sp, #24
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	4603      	mov	r3, r0
 80032b6:	60b9      	str	r1, [r7, #8]
 80032b8:	607a      	str	r2, [r7, #4]
 80032ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032c0:	f7ff ff3e 	bl	8003140 <__NVIC_GetPriorityGrouping>
 80032c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	68b9      	ldr	r1, [r7, #8]
 80032ca:	6978      	ldr	r0, [r7, #20]
 80032cc:	f7ff ff8e 	bl	80031ec <NVIC_EncodePriority>
 80032d0:	4602      	mov	r2, r0
 80032d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d6:	4611      	mov	r1, r2
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff ff5d 	bl	8003198 <__NVIC_SetPriority>
}
 80032de:	bf00      	nop
 80032e0:	3718      	adds	r7, #24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	4603      	mov	r3, r0
 80032ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff31 	bl	800315c <__NVIC_EnableIRQ>
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b082      	sub	sp, #8
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ffa2 	bl	8003254 <SysTick_Config>
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800331c:	b480      	push	{r7}
 800331e:	b087      	sub	sp, #28
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800332a:	e14e      	b.n	80035ca <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	2101      	movs	r1, #1
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	fa01 f303 	lsl.w	r3, r1, r3
 8003338:	4013      	ands	r3, r2
 800333a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f000 8140 	beq.w	80035c4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	2b01      	cmp	r3, #1
 800334e:	d005      	beq.n	800335c <HAL_GPIO_Init+0x40>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 0303 	and.w	r3, r3, #3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d130      	bne.n	80033be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	2203      	movs	r2, #3
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	4013      	ands	r3, r2
 8003372:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003392:	2201      	movs	r2, #1
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	43db      	mvns	r3, r3
 800339c:	693a      	ldr	r2, [r7, #16]
 800339e:	4013      	ands	r3, r2
 80033a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	f003 0201 	and.w	r2, r3, #1
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	693a      	ldr	r2, [r7, #16]
 80033bc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	d017      	beq.n	80033fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	2203      	movs	r2, #3
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43db      	mvns	r3, r3
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 0303 	and.w	r3, r3, #3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d123      	bne.n	800344e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	08da      	lsrs	r2, r3, #3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	3208      	adds	r2, #8
 800340e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003412:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	220f      	movs	r2, #15
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	43db      	mvns	r3, r3
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4013      	ands	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	691a      	ldr	r2, [r3, #16]
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	fa02 f303 	lsl.w	r3, r2, r3
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	08da      	lsrs	r2, r3, #3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3208      	adds	r2, #8
 8003448:	6939      	ldr	r1, [r7, #16]
 800344a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	005b      	lsls	r3, r3, #1
 8003458:	2203      	movs	r2, #3
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	4013      	ands	r3, r2
 8003464:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f003 0203 	and.w	r2, r3, #3
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 809a 	beq.w	80035c4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003490:	4b55      	ldr	r3, [pc, #340]	@ (80035e8 <HAL_GPIO_Init+0x2cc>)
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	4a54      	ldr	r2, [pc, #336]	@ (80035e8 <HAL_GPIO_Init+0x2cc>)
 8003496:	f043 0301 	orr.w	r3, r3, #1
 800349a:	6193      	str	r3, [r2, #24]
 800349c:	4b52      	ldr	r3, [pc, #328]	@ (80035e8 <HAL_GPIO_Init+0x2cc>)
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	60bb      	str	r3, [r7, #8]
 80034a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034a8:	4a50      	ldr	r2, [pc, #320]	@ (80035ec <HAL_GPIO_Init+0x2d0>)
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	089b      	lsrs	r3, r3, #2
 80034ae:	3302      	adds	r3, #2
 80034b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f003 0303 	and.w	r3, r3, #3
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	220f      	movs	r2, #15
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4013      	ands	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80034d2:	d013      	beq.n	80034fc <HAL_GPIO_Init+0x1e0>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a46      	ldr	r2, [pc, #280]	@ (80035f0 <HAL_GPIO_Init+0x2d4>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d00d      	beq.n	80034f8 <HAL_GPIO_Init+0x1dc>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a45      	ldr	r2, [pc, #276]	@ (80035f4 <HAL_GPIO_Init+0x2d8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d007      	beq.n	80034f4 <HAL_GPIO_Init+0x1d8>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a44      	ldr	r2, [pc, #272]	@ (80035f8 <HAL_GPIO_Init+0x2dc>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d101      	bne.n	80034f0 <HAL_GPIO_Init+0x1d4>
 80034ec:	2303      	movs	r3, #3
 80034ee:	e006      	b.n	80034fe <HAL_GPIO_Init+0x1e2>
 80034f0:	2305      	movs	r3, #5
 80034f2:	e004      	b.n	80034fe <HAL_GPIO_Init+0x1e2>
 80034f4:	2302      	movs	r3, #2
 80034f6:	e002      	b.n	80034fe <HAL_GPIO_Init+0x1e2>
 80034f8:	2301      	movs	r3, #1
 80034fa:	e000      	b.n	80034fe <HAL_GPIO_Init+0x1e2>
 80034fc:	2300      	movs	r3, #0
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	f002 0203 	and.w	r2, r2, #3
 8003504:	0092      	lsls	r2, r2, #2
 8003506:	4093      	lsls	r3, r2
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	4313      	orrs	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800350e:	4937      	ldr	r1, [pc, #220]	@ (80035ec <HAL_GPIO_Init+0x2d0>)
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	089b      	lsrs	r3, r3, #2
 8003514:	3302      	adds	r3, #2
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800351c:	4b37      	ldr	r3, [pc, #220]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	43db      	mvns	r3, r3
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4013      	ands	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	4313      	orrs	r3, r2
 800353e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003540:	4a2e      	ldr	r2, [pc, #184]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003546:	4b2d      	ldr	r3, [pc, #180]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	43db      	mvns	r3, r3
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4013      	ands	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d003      	beq.n	800356a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4313      	orrs	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800356a:	4a24      	ldr	r2, [pc, #144]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003570:	4b22      	ldr	r3, [pc, #136]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	43db      	mvns	r3, r3
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4013      	ands	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d003      	beq.n	8003594 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	4313      	orrs	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003594:	4a19      	ldr	r2, [pc, #100]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800359a:	4b18      	ldr	r3, [pc, #96]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80035be:	4a0f      	ldr	r2, [pc, #60]	@ (80035fc <HAL_GPIO_Init+0x2e0>)
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	3301      	adds	r3, #1
 80035c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	fa22 f303 	lsr.w	r3, r2, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f47f aea9 	bne.w	800332c <HAL_GPIO_Init+0x10>
  }
}
 80035da:	bf00      	nop
 80035dc:	bf00      	nop
 80035de:	371c      	adds	r7, #28
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr
 80035e8:	40021000 	.word	0x40021000
 80035ec:	40010000 	.word	0x40010000
 80035f0:	48000400 	.word	0x48000400
 80035f4:	48000800 	.word	0x48000800
 80035f8:	48000c00 	.word	0x48000c00
 80035fc:	40010400 	.word	0x40010400

08003600 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	460b      	mov	r3, r1
 800360a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691a      	ldr	r2, [r3, #16]
 8003610:	887b      	ldrh	r3, [r7, #2]
 8003612:	4013      	ands	r3, r2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003618:	2301      	movs	r3, #1
 800361a:	73fb      	strb	r3, [r7, #15]
 800361c:	e001      	b.n	8003622 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800361e:	2300      	movs	r3, #0
 8003620:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003622:	7bfb      	ldrb	r3, [r7, #15]
}
 8003624:	4618      	mov	r0, r3
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	807b      	strh	r3, [r7, #2]
 800363c:	4613      	mov	r3, r2
 800363e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003640:	787b      	ldrb	r3, [r7, #1]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003646:	887a      	ldrh	r2, [r7, #2]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800364c:	e002      	b.n	8003654 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800364e:	887a      	ldrh	r2, [r7, #2]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003666:	af00      	add	r7, sp, #0
 8003668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800366c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003670:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003676:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d102      	bne.n	8003686 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	f000 bff4 	b.w	800466e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003686:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800368a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 816d 	beq.w	8003976 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800369c:	4bb4      	ldr	r3, [pc, #720]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f003 030c 	and.w	r3, r3, #12
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d00c      	beq.n	80036c2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036a8:	4bb1      	ldr	r3, [pc, #708]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f003 030c 	and.w	r3, r3, #12
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d157      	bne.n	8003764 <HAL_RCC_OscConfig+0x104>
 80036b4:	4bae      	ldr	r3, [pc, #696]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036c0:	d150      	bne.n	8003764 <HAL_RCC_OscConfig+0x104>
 80036c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036c6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80036ce:	fa93 f3a3 	rbit	r3, r3
 80036d2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036d6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036da:	fab3 f383 	clz	r3, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80036e2:	d802      	bhi.n	80036ea <HAL_RCC_OscConfig+0x8a>
 80036e4:	4ba2      	ldr	r3, [pc, #648]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	e015      	b.n	8003716 <HAL_RCC_OscConfig+0xb6>
 80036ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036ee:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80036f6:	fa93 f3a3 	rbit	r3, r3
 80036fa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80036fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003702:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003706:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800370a:	fa93 f3a3 	rbit	r3, r3
 800370e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003712:	4b97      	ldr	r3, [pc, #604]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800371a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800371e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003722:	fa92 f2a2 	rbit	r2, r2
 8003726:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800372a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800372e:	fab2 f282 	clz	r2, r2
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	f042 0220 	orr.w	r2, r2, #32
 8003738:	b2d2      	uxtb	r2, r2
 800373a:	f002 021f 	and.w	r2, r2, #31
 800373e:	2101      	movs	r1, #1
 8003740:	fa01 f202 	lsl.w	r2, r1, r2
 8003744:	4013      	ands	r3, r2
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 8114 	beq.w	8003974 <HAL_RCC_OscConfig+0x314>
 800374c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003750:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	f040 810b 	bne.w	8003974 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	f000 bf85 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003764:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003768:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003774:	d106      	bne.n	8003784 <HAL_RCC_OscConfig+0x124>
 8003776:	4b7e      	ldr	r3, [pc, #504]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a7d      	ldr	r2, [pc, #500]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 800377c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	e036      	b.n	80037f2 <HAL_RCC_OscConfig+0x192>
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10c      	bne.n	80037ae <HAL_RCC_OscConfig+0x14e>
 8003794:	4b76      	ldr	r3, [pc, #472]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a75      	ldr	r2, [pc, #468]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 800379a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800379e:	6013      	str	r3, [r2, #0]
 80037a0:	4b73      	ldr	r3, [pc, #460]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a72      	ldr	r2, [pc, #456]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037aa:	6013      	str	r3, [r2, #0]
 80037ac:	e021      	b.n	80037f2 <HAL_RCC_OscConfig+0x192>
 80037ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037be:	d10c      	bne.n	80037da <HAL_RCC_OscConfig+0x17a>
 80037c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037c6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037ca:	6013      	str	r3, [r2, #0]
 80037cc:	4b68      	ldr	r3, [pc, #416]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a67      	ldr	r2, [pc, #412]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037d6:	6013      	str	r3, [r2, #0]
 80037d8:	e00b      	b.n	80037f2 <HAL_RCC_OscConfig+0x192>
 80037da:	4b65      	ldr	r3, [pc, #404]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a64      	ldr	r2, [pc, #400]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	4b62      	ldr	r3, [pc, #392]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a61      	ldr	r2, [pc, #388]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037f0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 80037f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f6:	f023 020f 	bic.w	r2, r3, #15
 80037fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	495a      	ldr	r1, [pc, #360]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 8003808:	4313      	orrs	r3, r2
 800380a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800380c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003810:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d054      	beq.n	80038c6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381c:	f7ff fc60 	bl	80030e0 <HAL_GetTick>
 8003820:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003824:	e00a      	b.n	800383c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003826:	f7ff fc5b 	bl	80030e0 <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b64      	cmp	r3, #100	@ 0x64
 8003834:	d902      	bls.n	800383c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	f000 bf19 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
 800383c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003840:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003844:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003848:	fa93 f3a3 	rbit	r3, r3
 800384c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003850:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003854:	fab3 f383 	clz	r3, r3
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b3f      	cmp	r3, #63	@ 0x3f
 800385c:	d802      	bhi.n	8003864 <HAL_RCC_OscConfig+0x204>
 800385e:	4b44      	ldr	r3, [pc, #272]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	e015      	b.n	8003890 <HAL_RCC_OscConfig+0x230>
 8003864:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003868:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003870:	fa93 f3a3 	rbit	r3, r3
 8003874:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003878:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800387c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003880:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003884:	fa93 f3a3 	rbit	r3, r3
 8003888:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800388c:	4b38      	ldr	r3, [pc, #224]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003894:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003898:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800389c:	fa92 f2a2 	rbit	r2, r2
 80038a0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80038a4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80038a8:	fab2 f282 	clz	r2, r2
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	f042 0220 	orr.w	r2, r2, #32
 80038b2:	b2d2      	uxtb	r2, r2
 80038b4:	f002 021f 	and.w	r2, r2, #31
 80038b8:	2101      	movs	r1, #1
 80038ba:	fa01 f202 	lsl.w	r2, r1, r2
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d0b0      	beq.n	8003826 <HAL_RCC_OscConfig+0x1c6>
 80038c4:	e057      	b.n	8003976 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c6:	f7ff fc0b 	bl	80030e0 <HAL_GetTick>
 80038ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ce:	e00a      	b.n	80038e6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038d0:	f7ff fc06 	bl	80030e0 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b64      	cmp	r3, #100	@ 0x64
 80038de:	d902      	bls.n	80038e6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	f000 bec4 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
 80038e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038ea:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80038f2:	fa93 f3a3 	rbit	r3, r3
 80038f6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80038fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fe:	fab3 f383 	clz	r3, r3
 8003902:	b2db      	uxtb	r3, r3
 8003904:	2b3f      	cmp	r3, #63	@ 0x3f
 8003906:	d802      	bhi.n	800390e <HAL_RCC_OscConfig+0x2ae>
 8003908:	4b19      	ldr	r3, [pc, #100]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	e015      	b.n	800393a <HAL_RCC_OscConfig+0x2da>
 800390e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003912:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003916:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003922:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003926:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800392a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800392e:	fa93 f3a3 	rbit	r3, r3
 8003932:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003936:	4b0e      	ldr	r3, [pc, #56]	@ (8003970 <HAL_RCC_OscConfig+0x310>)
 8003938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800393e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003942:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003946:	fa92 f2a2 	rbit	r2, r2
 800394a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800394e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003952:	fab2 f282 	clz	r2, r2
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	f042 0220 	orr.w	r2, r2, #32
 800395c:	b2d2      	uxtb	r2, r2
 800395e:	f002 021f 	and.w	r2, r2, #31
 8003962:	2101      	movs	r1, #1
 8003964:	fa01 f202 	lsl.w	r2, r1, r2
 8003968:	4013      	ands	r3, r2
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1b0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x270>
 800396e:	e002      	b.n	8003976 <HAL_RCC_OscConfig+0x316>
 8003970:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800397a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 816c 	beq.w	8003c64 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800398c:	4bcc      	ldr	r3, [pc, #816]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f003 030c 	and.w	r3, r3, #12
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00b      	beq.n	80039b0 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003998:	4bc9      	ldr	r3, [pc, #804]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 030c 	and.w	r3, r3, #12
 80039a0:	2b08      	cmp	r3, #8
 80039a2:	d16d      	bne.n	8003a80 <HAL_RCC_OscConfig+0x420>
 80039a4:	4bc6      	ldr	r3, [pc, #792]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d167      	bne.n	8003a80 <HAL_RCC_OscConfig+0x420>
 80039b0:	2302      	movs	r3, #2
 80039b2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80039ba:	fa93 f3a3 	rbit	r3, r3
 80039be:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80039c2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039c6:	fab3 f383 	clz	r3, r3
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80039ce:	d802      	bhi.n	80039d6 <HAL_RCC_OscConfig+0x376>
 80039d0:	4bbb      	ldr	r3, [pc, #748]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	e013      	b.n	80039fe <HAL_RCC_OscConfig+0x39e>
 80039d6:	2302      	movs	r3, #2
 80039d8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039dc:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80039e0:	fa93 f3a3 	rbit	r3, r3
 80039e4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80039e8:	2302      	movs	r3, #2
 80039ea:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80039ee:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80039f2:	fa93 f3a3 	rbit	r3, r3
 80039f6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80039fa:	4bb1      	ldr	r3, [pc, #708]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 80039fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fe:	2202      	movs	r2, #2
 8003a00:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003a04:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003a08:	fa92 f2a2 	rbit	r2, r2
 8003a0c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003a10:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003a14:	fab2 f282 	clz	r2, r2
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	f042 0220 	orr.w	r2, r2, #32
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	f002 021f 	and.w	r2, r2, #31
 8003a24:	2101      	movs	r1, #1
 8003a26:	fa01 f202 	lsl.w	r2, r1, r2
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d00a      	beq.n	8003a46 <HAL_RCC_OscConfig+0x3e6>
 8003a30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d002      	beq.n	8003a46 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	f000 be14 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a46:	4b9e      	ldr	r3, [pc, #632]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	21f8      	movs	r1, #248	@ 0xf8
 8003a5c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003a64:	fa91 f1a1 	rbit	r1, r1
 8003a68:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003a6c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003a70:	fab1 f181 	clz	r1, r1
 8003a74:	b2c9      	uxtb	r1, r1
 8003a76:	408b      	lsls	r3, r1
 8003a78:	4991      	ldr	r1, [pc, #580]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a7e:	e0f1      	b.n	8003c64 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 8083 	beq.w	8003b98 <HAL_RCC_OscConfig+0x538>
 8003a92:	2301      	movs	r3, #1
 8003a94:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a98:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003a9c:	fa93 f3a3 	rbit	r3, r3
 8003aa0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003aa4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aa8:	fab3 f383 	clz	r3, r3
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ab2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	461a      	mov	r2, r3
 8003aba:	2301      	movs	r3, #1
 8003abc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abe:	f7ff fb0f 	bl	80030e0 <HAL_GetTick>
 8003ac2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac6:	e00a      	b.n	8003ade <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ac8:	f7ff fb0a 	bl	80030e0 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d902      	bls.n	8003ade <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	f000 bdc8 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003ae8:	fa93 f3a3 	rbit	r3, r3
 8003aec:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003af0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af4:	fab3 f383 	clz	r3, r3
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b3f      	cmp	r3, #63	@ 0x3f
 8003afc:	d802      	bhi.n	8003b04 <HAL_RCC_OscConfig+0x4a4>
 8003afe:	4b70      	ldr	r3, [pc, #448]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	e013      	b.n	8003b2c <HAL_RCC_OscConfig+0x4cc>
 8003b04:	2302      	movs	r3, #2
 8003b06:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003b0e:	fa93 f3a3 	rbit	r3, r3
 8003b12:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003b16:	2302      	movs	r3, #2
 8003b18:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003b1c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003b20:	fa93 f3a3 	rbit	r3, r3
 8003b24:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003b28:	4b65      	ldr	r3, [pc, #404]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003b32:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003b36:	fa92 f2a2 	rbit	r2, r2
 8003b3a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003b3e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003b42:	fab2 f282 	clz	r2, r2
 8003b46:	b2d2      	uxtb	r2, r2
 8003b48:	f042 0220 	orr.w	r2, r2, #32
 8003b4c:	b2d2      	uxtb	r2, r2
 8003b4e:	f002 021f 	and.w	r2, r2, #31
 8003b52:	2101      	movs	r1, #1
 8003b54:	fa01 f202 	lsl.w	r2, r1, r2
 8003b58:	4013      	ands	r3, r2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0b4      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5e:	4b58      	ldr	r3, [pc, #352]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	21f8      	movs	r1, #248	@ 0xf8
 8003b74:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003b7c:	fa91 f1a1 	rbit	r1, r1
 8003b80:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003b84:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003b88:	fab1 f181 	clz	r1, r1
 8003b8c:	b2c9      	uxtb	r1, r1
 8003b8e:	408b      	lsls	r3, r1
 8003b90:	494b      	ldr	r1, [pc, #300]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]
 8003b96:	e065      	b.n	8003c64 <HAL_RCC_OscConfig+0x604>
 8003b98:	2301      	movs	r3, #1
 8003b9a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003ba2:	fa93 f3a3 	rbit	r3, r3
 8003ba6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003baa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bae:	fab3 f383 	clz	r3, r3
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003bb8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc4:	f7ff fa8c 	bl	80030e0 <HAL_GetTick>
 8003bc8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bcc:	e00a      	b.n	8003be4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bce:	f7ff fa87 	bl	80030e0 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d902      	bls.n	8003be4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	f000 bd45 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
 8003be4:	2302      	movs	r3, #2
 8003be6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003bee:	fa93 f3a3 	rbit	r3, r3
 8003bf2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003bf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bfa:	fab3 f383 	clz	r3, r3
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c02:	d802      	bhi.n	8003c0a <HAL_RCC_OscConfig+0x5aa>
 8003c04:	4b2e      	ldr	r3, [pc, #184]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	e013      	b.n	8003c32 <HAL_RCC_OscConfig+0x5d2>
 8003c0a:	2302      	movs	r3, #2
 8003c0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003c14:	fa93 f3a3 	rbit	r3, r3
 8003c18:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003c22:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c26:	fa93 f3a3 	rbit	r3, r3
 8003c2a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003c2e:	4b24      	ldr	r3, [pc, #144]	@ (8003cc0 <HAL_RCC_OscConfig+0x660>)
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	2202      	movs	r2, #2
 8003c34:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003c38:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003c3c:	fa92 f2a2 	rbit	r2, r2
 8003c40:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003c44:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003c48:	fab2 f282 	clz	r2, r2
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	f042 0220 	orr.w	r2, r2, #32
 8003c52:	b2d2      	uxtb	r2, r2
 8003c54:	f002 021f 	and.w	r2, r2, #31
 8003c58:	2101      	movs	r1, #1
 8003c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c5e:	4013      	ands	r3, r2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1b4      	bne.n	8003bce <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0308 	and.w	r3, r3, #8
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 8115 	beq.w	8003ea4 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d07e      	beq.n	8003d88 <HAL_RCC_OscConfig+0x728>
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c90:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003c94:	fa93 f3a3 	rbit	r3, r3
 8003c98:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003c9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ca0:	fab3 f383 	clz	r3, r3
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	4b06      	ldr	r3, [pc, #24]	@ (8003cc4 <HAL_RCC_OscConfig+0x664>)
 8003caa:	4413      	add	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	461a      	mov	r2, r3
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb4:	f7ff fa14 	bl	80030e0 <HAL_GetTick>
 8003cb8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cbc:	e00f      	b.n	8003cde <HAL_RCC_OscConfig+0x67e>
 8003cbe:	bf00      	nop
 8003cc0:	40021000 	.word	0x40021000
 8003cc4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cc8:	f7ff fa0a 	bl	80030e0 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d902      	bls.n	8003cde <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	f000 bcc8 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
 8003cde:	2302      	movs	r3, #2
 8003ce0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003ce8:	fa93 f3a3 	rbit	r3, r3
 8003cec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003cf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d00:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	fa93 f2a3 	rbit	r2, r3
 8003d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d0e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	fa93 f2a3 	rbit	r2, r3
 8003d2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d32:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003d36:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d38:	4bb0      	ldr	r3, [pc, #704]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003d3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d40:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d44:	2102      	movs	r1, #2
 8003d46:	6019      	str	r1, [r3, #0]
 8003d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d4c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	fa93 f1a3 	rbit	r1, r3
 8003d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d5a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d5e:	6019      	str	r1, [r3, #0]
  return result;
 8003d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d64:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	fab3 f383 	clz	r3, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	f003 031f 	and.w	r3, r3, #31
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0a0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x668>
 8003d86:	e08d      	b.n	8003ea4 <HAL_RCC_OscConfig+0x844>
 8003d88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d8c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003d90:	2201      	movs	r2, #1
 8003d92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d98:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	fa93 f2a3 	rbit	r2, r3
 8003da2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003daa:	601a      	str	r2, [r3, #0]
  return result;
 8003dac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003db4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003db6:	fab3 f383 	clz	r3, r3
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	4b90      	ldr	r3, [pc, #576]	@ (8004000 <HAL_RCC_OscConfig+0x9a0>)
 8003dc0:	4413      	add	r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dca:	f7ff f989 	bl	80030e0 <HAL_GetTick>
 8003dce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dd2:	e00a      	b.n	8003dea <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dd4:	f7ff f984 	bl	80030e0 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d902      	bls.n	8003dea <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	f000 bc42 	b.w	800466e <HAL_RCC_OscConfig+0x100e>
 8003dea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003df2:	2202      	movs	r2, #2
 8003df4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dfa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	fa93 f2a3 	rbit	r2, r3
 8003e04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e08:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e12:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003e16:	2202      	movs	r2, #2
 8003e18:	601a      	str	r2, [r3, #0]
 8003e1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e1e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	fa93 f2a3 	rbit	r2, r3
 8003e28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e2c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e36:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e42:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	fa93 f2a3 	rbit	r2, r3
 8003e4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003e54:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e56:	4b69      	ldr	r3, [pc, #420]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003e58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e5e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e62:	2102      	movs	r1, #2
 8003e64:	6019      	str	r1, [r3, #0]
 8003e66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e6a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	fa93 f1a3 	rbit	r1, r3
 8003e74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e78:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003e7c:	6019      	str	r1, [r3, #0]
  return result;
 8003e7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e82:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	fab3 f383 	clz	r3, r3
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f003 031f 	and.w	r3, r3, #31
 8003e98:	2101      	movs	r1, #1
 8003e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d197      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 819e 	beq.w	80041f6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ec0:	4b4e      	ldr	r3, [pc, #312]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d116      	bne.n	8003efa <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ecc:	4b4b      	ldr	r3, [pc, #300]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003ece:	69db      	ldr	r3, [r3, #28]
 8003ed0:	4a4a      	ldr	r2, [pc, #296]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003ed2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ed6:	61d3      	str	r3, [r2, #28]
 8003ed8:	4b48      	ldr	r3, [pc, #288]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003eda:	69db      	ldr	r3, [r3, #28]
 8003edc:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ee4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eee:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003ef2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003efa:	4b42      	ldr	r3, [pc, #264]	@ (8004004 <HAL_RCC_OscConfig+0x9a4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d11a      	bne.n	8003f3c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f06:	4b3f      	ldr	r3, [pc, #252]	@ (8004004 <HAL_RCC_OscConfig+0x9a4>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a3e      	ldr	r2, [pc, #248]	@ (8004004 <HAL_RCC_OscConfig+0x9a4>)
 8003f0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f10:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f12:	f7ff f8e5 	bl	80030e0 <HAL_GetTick>
 8003f16:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f1a:	e009      	b.n	8003f30 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f1c:	f7ff f8e0 	bl	80030e0 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b64      	cmp	r3, #100	@ 0x64
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e39e      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f30:	4b34      	ldr	r3, [pc, #208]	@ (8004004 <HAL_RCC_OscConfig+0x9a4>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0ef      	beq.n	8003f1c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f40:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d106      	bne.n	8003f5a <HAL_RCC_OscConfig+0x8fa>
 8003f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	4a2a      	ldr	r2, [pc, #168]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f52:	f043 0301 	orr.w	r3, r3, #1
 8003f56:	6213      	str	r3, [r2, #32]
 8003f58:	e035      	b.n	8003fc6 <HAL_RCC_OscConfig+0x966>
 8003f5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10c      	bne.n	8003f84 <HAL_RCC_OscConfig+0x924>
 8003f6a:	4b24      	ldr	r3, [pc, #144]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	4a23      	ldr	r2, [pc, #140]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f70:	f023 0301 	bic.w	r3, r3, #1
 8003f74:	6213      	str	r3, [r2, #32]
 8003f76:	4b21      	ldr	r3, [pc, #132]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	4a20      	ldr	r2, [pc, #128]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f7c:	f023 0304 	bic.w	r3, r3, #4
 8003f80:	6213      	str	r3, [r2, #32]
 8003f82:	e020      	b.n	8003fc6 <HAL_RCC_OscConfig+0x966>
 8003f84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	2b05      	cmp	r3, #5
 8003f92:	d10c      	bne.n	8003fae <HAL_RCC_OscConfig+0x94e>
 8003f94:	4b19      	ldr	r3, [pc, #100]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	4a18      	ldr	r2, [pc, #96]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003f9a:	f043 0304 	orr.w	r3, r3, #4
 8003f9e:	6213      	str	r3, [r2, #32]
 8003fa0:	4b16      	ldr	r3, [pc, #88]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003fa2:	6a1b      	ldr	r3, [r3, #32]
 8003fa4:	4a15      	ldr	r2, [pc, #84]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003fa6:	f043 0301 	orr.w	r3, r3, #1
 8003faa:	6213      	str	r3, [r2, #32]
 8003fac:	e00b      	b.n	8003fc6 <HAL_RCC_OscConfig+0x966>
 8003fae:	4b13      	ldr	r3, [pc, #76]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	4a12      	ldr	r2, [pc, #72]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003fb4:	f023 0301 	bic.w	r3, r3, #1
 8003fb8:	6213      	str	r3, [r2, #32]
 8003fba:	4b10      	ldr	r3, [pc, #64]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	4a0f      	ldr	r2, [pc, #60]	@ (8003ffc <HAL_RCC_OscConfig+0x99c>)
 8003fc0:	f023 0304 	bic.w	r3, r3, #4
 8003fc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 8087 	beq.w	80040e6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fd8:	f7ff f882 	bl	80030e0 <HAL_GetTick>
 8003fdc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fe0:	e012      	b.n	8004008 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fe2:	f7ff f87d 	bl	80030e0 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d908      	bls.n	8004008 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e339      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
 8003ffa:	bf00      	nop
 8003ffc:	40021000 	.word	0x40021000
 8004000:	10908120 	.word	0x10908120
 8004004:	40007000 	.word	0x40007000
 8004008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800400c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004010:	2202      	movs	r2, #2
 8004012:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004014:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004018:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	fa93 f2a3 	rbit	r2, r3
 8004022:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004026:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004030:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004034:	2202      	movs	r2, #2
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800403c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	fa93 f2a3 	rbit	r2, r3
 8004046:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800404e:	601a      	str	r2, [r3, #0]
  return result;
 8004050:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004054:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004058:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800405a:	fab3 f383 	clz	r3, r3
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <HAL_RCC_OscConfig+0xa10>
 800406a:	4b98      	ldr	r3, [pc, #608]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	e013      	b.n	8004098 <HAL_RCC_OscConfig+0xa38>
 8004070:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004074:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004078:	2202      	movs	r2, #2
 800407a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800407c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004080:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	fa93 f2a3 	rbit	r2, r3
 800408a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800408e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	4b8d      	ldr	r3, [pc, #564]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800409c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80040a0:	2102      	movs	r1, #2
 80040a2:	6011      	str	r1, [r2, #0]
 80040a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040a8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80040ac:	6812      	ldr	r2, [r2, #0]
 80040ae:	fa92 f1a2 	rbit	r1, r2
 80040b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040b6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80040ba:	6011      	str	r1, [r2, #0]
  return result;
 80040bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80040c0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80040c4:	6812      	ldr	r2, [r2, #0]
 80040c6:	fab2 f282 	clz	r2, r2
 80040ca:	b2d2      	uxtb	r2, r2
 80040cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040d0:	b2d2      	uxtb	r2, r2
 80040d2:	f002 021f 	and.w	r2, r2, #31
 80040d6:	2101      	movs	r1, #1
 80040d8:	fa01 f202 	lsl.w	r2, r1, r2
 80040dc:	4013      	ands	r3, r2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f43f af7f 	beq.w	8003fe2 <HAL_RCC_OscConfig+0x982>
 80040e4:	e07d      	b.n	80041e2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e6:	f7fe fffb 	bl	80030e0 <HAL_GetTick>
 80040ea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ee:	e00b      	b.n	8004108 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040f0:	f7fe fff6 	bl	80030e0 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004100:	4293      	cmp	r3, r2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e2b2      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
 8004108:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800410c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004110:	2202      	movs	r2, #2
 8004112:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004118:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	fa93 f2a3 	rbit	r2, r3
 8004122:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004126:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800412a:	601a      	str	r2, [r3, #0]
 800412c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004130:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004134:	2202      	movs	r2, #2
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	fa93 f2a3 	rbit	r2, r3
 8004146:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800414a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800414e:	601a      	str	r2, [r3, #0]
  return result;
 8004150:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004154:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004158:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800415a:	fab3 f383 	clz	r3, r3
 800415e:	b2db      	uxtb	r3, r3
 8004160:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	d102      	bne.n	8004170 <HAL_RCC_OscConfig+0xb10>
 800416a:	4b58      	ldr	r3, [pc, #352]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	e013      	b.n	8004198 <HAL_RCC_OscConfig+0xb38>
 8004170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004174:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004178:	2202      	movs	r2, #2
 800417a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004180:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	fa93 f2a3 	rbit	r2, r3
 800418a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800418e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004192:	601a      	str	r2, [r3, #0]
 8004194:	4b4d      	ldr	r3, [pc, #308]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 8004196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004198:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800419c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80041a0:	2102      	movs	r1, #2
 80041a2:	6011      	str	r1, [r2, #0]
 80041a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041a8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80041ac:	6812      	ldr	r2, [r2, #0]
 80041ae:	fa92 f1a2 	rbit	r1, r2
 80041b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041b6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80041ba:	6011      	str	r1, [r2, #0]
  return result;
 80041bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80041c0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80041c4:	6812      	ldr	r2, [r2, #0]
 80041c6:	fab2 f282 	clz	r2, r2
 80041ca:	b2d2      	uxtb	r2, r2
 80041cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041d0:	b2d2      	uxtb	r2, r2
 80041d2:	f002 021f 	and.w	r2, r2, #31
 80041d6:	2101      	movs	r1, #1
 80041d8:	fa01 f202 	lsl.w	r2, r1, r2
 80041dc:	4013      	ands	r3, r2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d186      	bne.n	80040f0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041e2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d105      	bne.n	80041f6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041ea:	4b38      	ldr	r3, [pc, #224]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	4a37      	ldr	r2, [pc, #220]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 80041f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041f4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	69db      	ldr	r3, [r3, #28]
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 8232 	beq.w	800466c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004208:	4b30      	ldr	r3, [pc, #192]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f003 030c 	and.w	r3, r3, #12
 8004210:	2b08      	cmp	r3, #8
 8004212:	f000 8201 	beq.w	8004618 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004216:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800421a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	2b02      	cmp	r3, #2
 8004224:	f040 8157 	bne.w	80044d6 <HAL_RCC_OscConfig+0xe76>
 8004228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800422c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004230:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004234:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800423a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	fa93 f2a3 	rbit	r2, r3
 8004244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004248:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800424c:	601a      	str	r2, [r3, #0]
  return result;
 800424e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004252:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004256:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004258:	fab3 f383 	clz	r3, r3
 800425c:	b2db      	uxtb	r3, r3
 800425e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004262:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	461a      	mov	r2, r3
 800426a:	2300      	movs	r3, #0
 800426c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800426e:	f7fe ff37 	bl	80030e0 <HAL_GetTick>
 8004272:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004276:	e009      	b.n	800428c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004278:	f7fe ff32 	bl	80030e0 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e1f0      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
 800428c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004290:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004294:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004298:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800429e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	fa93 f2a3 	rbit	r2, r3
 80042a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ac:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80042b0:	601a      	str	r2, [r3, #0]
  return result;
 80042b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042b6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80042ba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042bc:	fab3 f383 	clz	r3, r3
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80042c4:	d804      	bhi.n	80042d0 <HAL_RCC_OscConfig+0xc70>
 80042c6:	4b01      	ldr	r3, [pc, #4]	@ (80042cc <HAL_RCC_OscConfig+0xc6c>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	e029      	b.n	8004320 <HAL_RCC_OscConfig+0xcc0>
 80042cc:	40021000 	.word	0x40021000
 80042d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80042d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	fa93 f2a3 	rbit	r2, r3
 80042ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042f0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042fa:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80042fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004302:	601a      	str	r2, [r3, #0]
 8004304:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004308:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	fa93 f2a3 	rbit	r2, r3
 8004312:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004316:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	4bc3      	ldr	r3, [pc, #780]	@ (800462c <HAL_RCC_OscConfig+0xfcc>)
 800431e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004320:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004324:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004328:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800432c:	6011      	str	r1, [r2, #0]
 800432e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004332:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004336:	6812      	ldr	r2, [r2, #0]
 8004338:	fa92 f1a2 	rbit	r1, r2
 800433c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004340:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004344:	6011      	str	r1, [r2, #0]
  return result;
 8004346:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800434a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	fab2 f282 	clz	r2, r2
 8004354:	b2d2      	uxtb	r2, r2
 8004356:	f042 0220 	orr.w	r2, r2, #32
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	f002 021f 	and.w	r2, r2, #31
 8004360:	2101      	movs	r1, #1
 8004362:	fa01 f202 	lsl.w	r2, r1, r2
 8004366:	4013      	ands	r3, r2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d185      	bne.n	8004278 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800436c:	4baf      	ldr	r3, [pc, #700]	@ (800462c <HAL_RCC_OscConfig+0xfcc>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004378:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004384:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	430b      	orrs	r3, r1
 800438e:	49a7      	ldr	r1, [pc, #668]	@ (800462c <HAL_RCC_OscConfig+0xfcc>)
 8004390:	4313      	orrs	r3, r2
 8004392:	604b      	str	r3, [r1, #4]
 8004394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004398:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800439c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80043a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043a6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	fa93 f2a3 	rbit	r2, r3
 80043b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043b4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80043b8:	601a      	str	r2, [r3, #0]
  return result;
 80043ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043be:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80043c2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043c4:	fab3 f383 	clz	r3, r3
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80043ce:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	461a      	mov	r2, r3
 80043d6:	2301      	movs	r3, #1
 80043d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043da:	f7fe fe81 	bl	80030e0 <HAL_GetTick>
 80043de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043e2:	e009      	b.n	80043f8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e4:	f7fe fe7c 	bl	80030e0 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e13a      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
 80043f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043fc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004400:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004404:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004406:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800440a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	fa93 f2a3 	rbit	r2, r3
 8004414:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004418:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800441c:	601a      	str	r2, [r3, #0]
  return result;
 800441e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004422:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004426:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004428:	fab3 f383 	clz	r3, r3
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004430:	d802      	bhi.n	8004438 <HAL_RCC_OscConfig+0xdd8>
 8004432:	4b7e      	ldr	r3, [pc, #504]	@ (800462c <HAL_RCC_OscConfig+0xfcc>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	e027      	b.n	8004488 <HAL_RCC_OscConfig+0xe28>
 8004438:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800443c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004440:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004444:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800444a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	fa93 f2a3 	rbit	r2, r3
 8004454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004458:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800445c:	601a      	str	r2, [r3, #0]
 800445e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004462:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004466:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004470:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	fa93 f2a3 	rbit	r2, r3
 800447a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800447e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004482:	601a      	str	r2, [r3, #0]
 8004484:	4b69      	ldr	r3, [pc, #420]	@ (800462c <HAL_RCC_OscConfig+0xfcc>)
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800448c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004490:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004494:	6011      	str	r1, [r2, #0]
 8004496:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800449a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800449e:	6812      	ldr	r2, [r2, #0]
 80044a0:	fa92 f1a2 	rbit	r1, r2
 80044a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044a8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80044ac:	6011      	str	r1, [r2, #0]
  return result;
 80044ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044b2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80044b6:	6812      	ldr	r2, [r2, #0]
 80044b8:	fab2 f282 	clz	r2, r2
 80044bc:	b2d2      	uxtb	r2, r2
 80044be:	f042 0220 	orr.w	r2, r2, #32
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	f002 021f 	and.w	r2, r2, #31
 80044c8:	2101      	movs	r1, #1
 80044ca:	fa01 f202 	lsl.w	r2, r1, r2
 80044ce:	4013      	ands	r3, r2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d087      	beq.n	80043e4 <HAL_RCC_OscConfig+0xd84>
 80044d4:	e0ca      	b.n	800466c <HAL_RCC_OscConfig+0x100c>
 80044d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044da:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80044de:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80044e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044e8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	fa93 f2a3 	rbit	r2, r3
 80044f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044f6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80044fa:	601a      	str	r2, [r3, #0]
  return result;
 80044fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004500:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004504:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004506:	fab3 f383 	clz	r3, r3
 800450a:	b2db      	uxtb	r3, r3
 800450c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004510:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	461a      	mov	r2, r3
 8004518:	2300      	movs	r3, #0
 800451a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800451c:	f7fe fde0 	bl	80030e0 <HAL_GetTick>
 8004520:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004524:	e009      	b.n	800453a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004526:	f7fe fddb 	bl	80030e0 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e099      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
 800453a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800453e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004542:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004546:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800454c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	fa93 f2a3 	rbit	r2, r3
 8004556:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800455a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800455e:	601a      	str	r2, [r3, #0]
  return result;
 8004560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004564:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004568:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800456a:	fab3 f383 	clz	r3, r3
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b3f      	cmp	r3, #63	@ 0x3f
 8004572:	d802      	bhi.n	800457a <HAL_RCC_OscConfig+0xf1a>
 8004574:	4b2d      	ldr	r3, [pc, #180]	@ (800462c <HAL_RCC_OscConfig+0xfcc>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	e027      	b.n	80045ca <HAL_RCC_OscConfig+0xf6a>
 800457a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800457e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004582:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800458c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	fa93 f2a3 	rbit	r2, r3
 8004596:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800459a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800459e:	601a      	str	r2, [r3, #0]
 80045a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045a4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80045a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045b2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	fa93 f2a3 	rbit	r2, r3
 80045bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045c0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	4b19      	ldr	r3, [pc, #100]	@ (800462c <HAL_RCC_OscConfig+0xfcc>)
 80045c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045ce:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80045d2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80045d6:	6011      	str	r1, [r2, #0]
 80045d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045dc:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80045e0:	6812      	ldr	r2, [r2, #0]
 80045e2:	fa92 f1a2 	rbit	r1, r2
 80045e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045ea:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80045ee:	6011      	str	r1, [r2, #0]
  return result;
 80045f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045f4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	fab2 f282 	clz	r2, r2
 80045fe:	b2d2      	uxtb	r2, r2
 8004600:	f042 0220 	orr.w	r2, r2, #32
 8004604:	b2d2      	uxtb	r2, r2
 8004606:	f002 021f 	and.w	r2, r2, #31
 800460a:	2101      	movs	r1, #1
 800460c:	fa01 f202 	lsl.w	r2, r1, r2
 8004610:	4013      	ands	r3, r2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d187      	bne.n	8004526 <HAL_RCC_OscConfig+0xec6>
 8004616:	e029      	b.n	800466c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800461c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	2b01      	cmp	r3, #1
 8004626:	d103      	bne.n	8004630 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e020      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
 800462c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004630:	4b11      	ldr	r3, [pc, #68]	@ (8004678 <HAL_RCC_OscConfig+0x1018>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004638:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800463c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004644:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	429a      	cmp	r2, r3
 800464e:	d10b      	bne.n	8004668 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004650:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004654:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004658:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800465c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004664:	429a      	cmp	r2, r3
 8004666:	d001      	beq.n	800466c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e000      	b.n	800466e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	40021000 	.word	0x40021000

0800467c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b09e      	sub	sp, #120	@ 0x78
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004686:	2300      	movs	r3, #0
 8004688:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e154      	b.n	800493e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004694:	4b89      	ldr	r3, [pc, #548]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d910      	bls.n	80046c4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a2:	4b86      	ldr	r3, [pc, #536]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f023 0207 	bic.w	r2, r3, #7
 80046aa:	4984      	ldr	r1, [pc, #528]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b2:	4b82      	ldr	r3, [pc, #520]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d001      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e13c      	b.n	800493e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d0:	4b7b      	ldr	r3, [pc, #492]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	4978      	ldr	r1, [pc, #480]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f000 80cd 	beq.w	800488a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d137      	bne.n	8004768 <HAL_RCC_ClockConfig+0xec>
 80046f8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004700:	fa93 f3a3 	rbit	r3, r3
 8004704:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004706:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004708:	fab3 f383 	clz	r3, r3
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004710:	d802      	bhi.n	8004718 <HAL_RCC_ClockConfig+0x9c>
 8004712:	4b6b      	ldr	r3, [pc, #428]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	e00f      	b.n	8004738 <HAL_RCC_ClockConfig+0xbc>
 8004718:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800471c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004720:	fa93 f3a3 	rbit	r3, r3
 8004724:	667b      	str	r3, [r7, #100]	@ 0x64
 8004726:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800472a:	663b      	str	r3, [r7, #96]	@ 0x60
 800472c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800472e:	fa93 f3a3 	rbit	r3, r3
 8004732:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004734:	4b62      	ldr	r3, [pc, #392]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 8004736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004738:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800473c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800473e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004740:	fa92 f2a2 	rbit	r2, r2
 8004744:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004746:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004748:	fab2 f282 	clz	r2, r2
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	f042 0220 	orr.w	r2, r2, #32
 8004752:	b2d2      	uxtb	r2, r2
 8004754:	f002 021f 	and.w	r2, r2, #31
 8004758:	2101      	movs	r1, #1
 800475a:	fa01 f202 	lsl.w	r2, r1, r2
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d171      	bne.n	8004848 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e0ea      	b.n	800493e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	2b02      	cmp	r3, #2
 800476e:	d137      	bne.n	80047e0 <HAL_RCC_ClockConfig+0x164>
 8004770:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004774:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004776:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004778:	fa93 f3a3 	rbit	r3, r3
 800477c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800477e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004780:	fab3 f383 	clz	r3, r3
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b3f      	cmp	r3, #63	@ 0x3f
 8004788:	d802      	bhi.n	8004790 <HAL_RCC_ClockConfig+0x114>
 800478a:	4b4d      	ldr	r3, [pc, #308]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	e00f      	b.n	80047b0 <HAL_RCC_ClockConfig+0x134>
 8004790:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004794:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004796:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004798:	fa93 f3a3 	rbit	r3, r3
 800479c:	647b      	str	r3, [r7, #68]	@ 0x44
 800479e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80047a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a6:	fa93 f3a3 	rbit	r3, r3
 80047aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047ac:	4b44      	ldr	r3, [pc, #272]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 80047ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80047b4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80047b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047b8:	fa92 f2a2 	rbit	r2, r2
 80047bc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80047be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047c0:	fab2 f282 	clz	r2, r2
 80047c4:	b2d2      	uxtb	r2, r2
 80047c6:	f042 0220 	orr.w	r2, r2, #32
 80047ca:	b2d2      	uxtb	r2, r2
 80047cc:	f002 021f 	and.w	r2, r2, #31
 80047d0:	2101      	movs	r1, #1
 80047d2:	fa01 f202 	lsl.w	r2, r1, r2
 80047d6:	4013      	ands	r3, r2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d135      	bne.n	8004848 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e0ae      	b.n	800493e <HAL_RCC_ClockConfig+0x2c2>
 80047e0:	2302      	movs	r3, #2
 80047e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e6:	fa93 f3a3 	rbit	r3, r3
 80047ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80047ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ee:	fab3 f383 	clz	r3, r3
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80047f6:	d802      	bhi.n	80047fe <HAL_RCC_ClockConfig+0x182>
 80047f8:	4b31      	ldr	r3, [pc, #196]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	e00d      	b.n	800481a <HAL_RCC_ClockConfig+0x19e>
 80047fe:	2302      	movs	r3, #2
 8004800:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004804:	fa93 f3a3 	rbit	r3, r3
 8004808:	627b      	str	r3, [r7, #36]	@ 0x24
 800480a:	2302      	movs	r3, #2
 800480c:	623b      	str	r3, [r7, #32]
 800480e:	6a3b      	ldr	r3, [r7, #32]
 8004810:	fa93 f3a3 	rbit	r3, r3
 8004814:	61fb      	str	r3, [r7, #28]
 8004816:	4b2a      	ldr	r3, [pc, #168]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 8004818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481a:	2202      	movs	r2, #2
 800481c:	61ba      	str	r2, [r7, #24]
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	fa92 f2a2 	rbit	r2, r2
 8004824:	617a      	str	r2, [r7, #20]
  return result;
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	fab2 f282 	clz	r2, r2
 800482c:	b2d2      	uxtb	r2, r2
 800482e:	f042 0220 	orr.w	r2, r2, #32
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	f002 021f 	and.w	r2, r2, #31
 8004838:	2101      	movs	r1, #1
 800483a:	fa01 f202 	lsl.w	r2, r1, r2
 800483e:	4013      	ands	r3, r2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d101      	bne.n	8004848 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e07a      	b.n	800493e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004848:	4b1d      	ldr	r3, [pc, #116]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f023 0203 	bic.w	r2, r3, #3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	491a      	ldr	r1, [pc, #104]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 8004856:	4313      	orrs	r3, r2
 8004858:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800485a:	f7fe fc41 	bl	80030e0 <HAL_GetTick>
 800485e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004860:	e00a      	b.n	8004878 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004862:	f7fe fc3d 	bl	80030e0 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004870:	4293      	cmp	r3, r2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e062      	b.n	800493e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004878:	4b11      	ldr	r3, [pc, #68]	@ (80048c0 <HAL_RCC_ClockConfig+0x244>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f003 020c 	and.w	r2, r3, #12
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	429a      	cmp	r2, r3
 8004888:	d1eb      	bne.n	8004862 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800488a:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0307 	and.w	r3, r3, #7
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	429a      	cmp	r2, r3
 8004896:	d215      	bcs.n	80048c4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004898:	4b08      	ldr	r3, [pc, #32]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f023 0207 	bic.w	r2, r3, #7
 80048a0:	4906      	ldr	r1, [pc, #24]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a8:	4b04      	ldr	r3, [pc, #16]	@ (80048bc <HAL_RCC_ClockConfig+0x240>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0307 	and.w	r3, r3, #7
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d006      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e041      	b.n	800493e <HAL_RCC_ClockConfig+0x2c2>
 80048ba:	bf00      	nop
 80048bc:	40022000 	.word	0x40022000
 80048c0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0304 	and.w	r3, r3, #4
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d008      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004948 <HAL_RCC_ClockConfig+0x2cc>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	491a      	ldr	r1, [pc, #104]	@ (8004948 <HAL_RCC_ClockConfig+0x2cc>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0308 	and.w	r3, r3, #8
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d009      	beq.n	8004902 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048ee:	4b16      	ldr	r3, [pc, #88]	@ (8004948 <HAL_RCC_ClockConfig+0x2cc>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	00db      	lsls	r3, r3, #3
 80048fc:	4912      	ldr	r1, [pc, #72]	@ (8004948 <HAL_RCC_ClockConfig+0x2cc>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004902:	f000 f829 	bl	8004958 <HAL_RCC_GetSysClockFreq>
 8004906:	4601      	mov	r1, r0
 8004908:	4b0f      	ldr	r3, [pc, #60]	@ (8004948 <HAL_RCC_ClockConfig+0x2cc>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004910:	22f0      	movs	r2, #240	@ 0xf0
 8004912:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	fa92 f2a2 	rbit	r2, r2
 800491a:	60fa      	str	r2, [r7, #12]
  return result;
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	fab2 f282 	clz	r2, r2
 8004922:	b2d2      	uxtb	r2, r2
 8004924:	40d3      	lsrs	r3, r2
 8004926:	4a09      	ldr	r2, [pc, #36]	@ (800494c <HAL_RCC_ClockConfig+0x2d0>)
 8004928:	5cd3      	ldrb	r3, [r2, r3]
 800492a:	fa21 f303 	lsr.w	r3, r1, r3
 800492e:	4a08      	ldr	r2, [pc, #32]	@ (8004950 <HAL_RCC_ClockConfig+0x2d4>)
 8004930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004932:	4b08      	ldr	r3, [pc, #32]	@ (8004954 <HAL_RCC_ClockConfig+0x2d8>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4618      	mov	r0, r3
 8004938:	f7fe fb8e 	bl	8003058 <HAL_InitTick>
  
  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3778      	adds	r7, #120	@ 0x78
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40021000 	.word	0x40021000
 800494c:	080068c0 	.word	0x080068c0
 8004950:	20000000 	.word	0x20000000
 8004954:	20000004 	.word	0x20000004

08004958 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004958:	b480      	push	{r7}
 800495a:	b087      	sub	sp, #28
 800495c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	60fb      	str	r3, [r7, #12]
 8004962:	2300      	movs	r3, #0
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	2300      	movs	r3, #0
 8004968:	617b      	str	r3, [r7, #20]
 800496a:	2300      	movs	r3, #0
 800496c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004972:	4b1e      	ldr	r3, [pc, #120]	@ (80049ec <HAL_RCC_GetSysClockFreq+0x94>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f003 030c 	and.w	r3, r3, #12
 800497e:	2b04      	cmp	r3, #4
 8004980:	d002      	beq.n	8004988 <HAL_RCC_GetSysClockFreq+0x30>
 8004982:	2b08      	cmp	r3, #8
 8004984:	d003      	beq.n	800498e <HAL_RCC_GetSysClockFreq+0x36>
 8004986:	e026      	b.n	80049d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004988:	4b19      	ldr	r3, [pc, #100]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800498a:	613b      	str	r3, [r7, #16]
      break;
 800498c:	e026      	b.n	80049dc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	0c9b      	lsrs	r3, r3, #18
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	4a17      	ldr	r2, [pc, #92]	@ (80049f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004998:	5cd3      	ldrb	r3, [r2, r3]
 800499a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800499c:	4b13      	ldr	r3, [pc, #76]	@ (80049ec <HAL_RCC_GetSysClockFreq+0x94>)
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	f003 030f 	and.w	r3, r3, #15
 80049a4:	4a14      	ldr	r2, [pc, #80]	@ (80049f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80049a6:	5cd3      	ldrb	r3, [r2, r3]
 80049a8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d008      	beq.n	80049c6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80049b4:	4a0e      	ldr	r2, [pc, #56]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	fb02 f303 	mul.w	r3, r2, r3
 80049c2:	617b      	str	r3, [r7, #20]
 80049c4:	e004      	b.n	80049d0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a0c      	ldr	r2, [pc, #48]	@ (80049fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80049ca:	fb02 f303 	mul.w	r3, r2, r3
 80049ce:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	613b      	str	r3, [r7, #16]
      break;
 80049d4:	e002      	b.n	80049dc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049d6:	4b06      	ldr	r3, [pc, #24]	@ (80049f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80049d8:	613b      	str	r3, [r7, #16]
      break;
 80049da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049dc:	693b      	ldr	r3, [r7, #16]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	40021000 	.word	0x40021000
 80049f0:	007a1200 	.word	0x007a1200
 80049f4:	080068d8 	.word	0x080068d8
 80049f8:	080068e8 	.word	0x080068e8
 80049fc:	003d0900 	.word	0x003d0900

08004a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a04:	4b03      	ldr	r3, [pc, #12]	@ (8004a14 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a06:	681b      	ldr	r3, [r3, #0]
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	20000000 	.word	0x20000000

08004a18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004a1e:	f7ff ffef 	bl	8004a00 <HAL_RCC_GetHCLKFreq>
 8004a22:	4601      	mov	r1, r0
 8004a24:	4b0b      	ldr	r3, [pc, #44]	@ (8004a54 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a2c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004a30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	fa92 f2a2 	rbit	r2, r2
 8004a38:	603a      	str	r2, [r7, #0]
  return result;
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	fab2 f282 	clz	r2, r2
 8004a40:	b2d2      	uxtb	r2, r2
 8004a42:	40d3      	lsrs	r3, r2
 8004a44:	4a04      	ldr	r2, [pc, #16]	@ (8004a58 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004a46:	5cd3      	ldrb	r3, [r2, r3]
 8004a48:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3708      	adds	r7, #8
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	40021000 	.word	0x40021000
 8004a58:	080068d0 	.word	0x080068d0

08004a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004a62:	f7ff ffcd 	bl	8004a00 <HAL_RCC_GetHCLKFreq>
 8004a66:	4601      	mov	r1, r0
 8004a68:	4b0b      	ldr	r3, [pc, #44]	@ (8004a98 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004a70:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004a74:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	fa92 f2a2 	rbit	r2, r2
 8004a7c:	603a      	str	r2, [r7, #0]
  return result;
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	fab2 f282 	clz	r2, r2
 8004a84:	b2d2      	uxtb	r2, r2
 8004a86:	40d3      	lsrs	r3, r2
 8004a88:	4a04      	ldr	r2, [pc, #16]	@ (8004a9c <HAL_RCC_GetPCLK2Freq+0x40>)
 8004a8a:	5cd3      	ldrb	r3, [r2, r3]
 8004a8c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004a90:	4618      	mov	r0, r3
 8004a92:	3708      	adds	r7, #8
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	40021000 	.word	0x40021000
 8004a9c:	080068d0 	.word	0x080068d0

08004aa0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e049      	b.n	8004b46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d106      	bne.n	8004acc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fe f954 	bl	8002d74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2202      	movs	r2, #2
 8004ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3304      	adds	r3, #4
 8004adc:	4619      	mov	r1, r3
 8004ade:	4610      	mov	r0, r2
 8004ae0:	f000 fa86 	bl	8004ff0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3708      	adds	r7, #8
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
	...

08004b50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d001      	beq.n	8004b68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e040      	b.n	8004bea <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0201 	orr.w	r2, r2, #1
 8004b7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a1c      	ldr	r2, [pc, #112]	@ (8004bf8 <HAL_TIM_Base_Start_IT+0xa8>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d00e      	beq.n	8004ba8 <HAL_TIM_Base_Start_IT+0x58>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b92:	d009      	beq.n	8004ba8 <HAL_TIM_Base_Start_IT+0x58>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a18      	ldr	r2, [pc, #96]	@ (8004bfc <HAL_TIM_Base_Start_IT+0xac>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d004      	beq.n	8004ba8 <HAL_TIM_Base_Start_IT+0x58>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a17      	ldr	r2, [pc, #92]	@ (8004c00 <HAL_TIM_Base_Start_IT+0xb0>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d115      	bne.n	8004bd4 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	689a      	ldr	r2, [r3, #8]
 8004bae:	4b15      	ldr	r3, [pc, #84]	@ (8004c04 <HAL_TIM_Base_Start_IT+0xb4>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2b06      	cmp	r3, #6
 8004bb8:	d015      	beq.n	8004be6 <HAL_TIM_Base_Start_IT+0x96>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bc0:	d011      	beq.n	8004be6 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f042 0201 	orr.w	r2, r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bd2:	e008      	b.n	8004be6 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0201 	orr.w	r2, r2, #1
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	e000      	b.n	8004be8 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40012c00 	.word	0x40012c00
 8004bfc:	40000400 	.word	0x40000400
 8004c00:	40014000 	.word	0x40014000
 8004c04:	00010007 	.word	0x00010007

08004c08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d020      	beq.n	8004c6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d01b      	beq.n	8004c6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f06f 0202 	mvn.w	r2, #2
 8004c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f9ad 	bl	8004fb2 <HAL_TIM_IC_CaptureCallback>
 8004c58:	e005      	b.n	8004c66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f99f 	bl	8004f9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 f9b0 	bl	8004fc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f003 0304 	and.w	r3, r3, #4
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d020      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d01b      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0204 	mvn.w	r2, #4
 8004c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f987 	bl	8004fb2 <HAL_TIM_IC_CaptureCallback>
 8004ca4:	e005      	b.n	8004cb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f979 	bl	8004f9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f98a 	bl	8004fc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	f003 0308 	and.w	r3, r3, #8
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d020      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f003 0308 	and.w	r3, r3, #8
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d01b      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0208 	mvn.w	r2, #8
 8004cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2204      	movs	r2, #4
 8004cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f961 	bl	8004fb2 <HAL_TIM_IC_CaptureCallback>
 8004cf0:	e005      	b.n	8004cfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f953 	bl	8004f9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f964 	bl	8004fc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f003 0310 	and.w	r3, r3, #16
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d020      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0310 	and.w	r3, r3, #16
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d01b      	beq.n	8004d50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0210 	mvn.w	r2, #16
 8004d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2208      	movs	r2, #8
 8004d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f93b 	bl	8004fb2 <HAL_TIM_IC_CaptureCallback>
 8004d3c:	e005      	b.n	8004d4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f92d 	bl	8004f9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 f93e 	bl	8004fc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00c      	beq.n	8004d74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d007      	beq.n	8004d74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f06f 0201 	mvn.w	r2, #1
 8004d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7fc fd20 	bl	80017b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00c      	beq.n	8004d98 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d007      	beq.n	8004d98 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fac2 	bl	800531c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00c      	beq.n	8004dbc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d007      	beq.n	8004dbc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 faba 	bl	8005330 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00c      	beq.n	8004de0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d007      	beq.n	8004de0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f8fd 	bl	8004fda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	f003 0320 	and.w	r3, r3, #32
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00c      	beq.n	8004e04 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f003 0320 	and.w	r3, r3, #32
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d007      	beq.n	8004e04 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f06f 0220 	mvn.w	r2, #32
 8004dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fa82 	bl	8005308 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e04:	bf00      	nop
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e16:	2300      	movs	r3, #0
 8004e18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d101      	bne.n	8004e28 <HAL_TIM_ConfigClockSource+0x1c>
 8004e24:	2302      	movs	r3, #2
 8004e26:	e0b6      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x18a>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2202      	movs	r2, #2
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68ba      	ldr	r2, [r7, #8]
 8004e5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e64:	d03e      	beq.n	8004ee4 <HAL_TIM_ConfigClockSource+0xd8>
 8004e66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e6a:	f200 8087 	bhi.w	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e72:	f000 8086 	beq.w	8004f82 <HAL_TIM_ConfigClockSource+0x176>
 8004e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e7a:	d87f      	bhi.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004e7c:	2b70      	cmp	r3, #112	@ 0x70
 8004e7e:	d01a      	beq.n	8004eb6 <HAL_TIM_ConfigClockSource+0xaa>
 8004e80:	2b70      	cmp	r3, #112	@ 0x70
 8004e82:	d87b      	bhi.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004e84:	2b60      	cmp	r3, #96	@ 0x60
 8004e86:	d050      	beq.n	8004f2a <HAL_TIM_ConfigClockSource+0x11e>
 8004e88:	2b60      	cmp	r3, #96	@ 0x60
 8004e8a:	d877      	bhi.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004e8c:	2b50      	cmp	r3, #80	@ 0x50
 8004e8e:	d03c      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0xfe>
 8004e90:	2b50      	cmp	r3, #80	@ 0x50
 8004e92:	d873      	bhi.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004e94:	2b40      	cmp	r3, #64	@ 0x40
 8004e96:	d058      	beq.n	8004f4a <HAL_TIM_ConfigClockSource+0x13e>
 8004e98:	2b40      	cmp	r3, #64	@ 0x40
 8004e9a:	d86f      	bhi.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004e9c:	2b30      	cmp	r3, #48	@ 0x30
 8004e9e:	d064      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0x15e>
 8004ea0:	2b30      	cmp	r3, #48	@ 0x30
 8004ea2:	d86b      	bhi.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004ea4:	2b20      	cmp	r3, #32
 8004ea6:	d060      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0x15e>
 8004ea8:	2b20      	cmp	r3, #32
 8004eaa:	d867      	bhi.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d05c      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0x15e>
 8004eb0:	2b10      	cmp	r3, #16
 8004eb2:	d05a      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0x15e>
 8004eb4:	e062      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ec6:	f000 f991 	bl	80051ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ed8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	609a      	str	r2, [r3, #8]
      break;
 8004ee2:	e04f      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ef4:	f000 f97a 	bl	80051ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f06:	609a      	str	r2, [r3, #8]
      break;
 8004f08:	e03c      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f16:	461a      	mov	r2, r3
 8004f18:	f000 f8ee 	bl	80050f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2150      	movs	r1, #80	@ 0x50
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 f947 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004f28:	e02c      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f36:	461a      	mov	r2, r3
 8004f38:	f000 f90d 	bl	8005156 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2160      	movs	r1, #96	@ 0x60
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 f937 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004f48:	e01c      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f56:	461a      	mov	r2, r3
 8004f58:	f000 f8ce 	bl	80050f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2140      	movs	r1, #64	@ 0x40
 8004f62:	4618      	mov	r0, r3
 8004f64:	f000 f927 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004f68:	e00c      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4619      	mov	r1, r3
 8004f74:	4610      	mov	r0, r2
 8004f76:	f000 f91e 	bl	80051b6 <TIM_ITRx_SetConfig>
      break;
 8004f7a:	e003      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f80:	e000      	b.n	8004f84 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004f82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fa6:	bf00      	nop
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fb2:	b480      	push	{r7}
 8004fb4:	b083      	sub	sp, #12
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fce:	bf00      	nop
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr

08004fda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fda:	b480      	push	{r7}
 8004fdc:	b083      	sub	sp, #12
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fe2:	bf00      	nop
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
	...

08004ff0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a38      	ldr	r2, [pc, #224]	@ (80050e4 <TIM_Base_SetConfig+0xf4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d007      	beq.n	8005018 <TIM_Base_SetConfig+0x28>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800500e:	d003      	beq.n	8005018 <TIM_Base_SetConfig+0x28>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a35      	ldr	r2, [pc, #212]	@ (80050e8 <TIM_Base_SetConfig+0xf8>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d108      	bne.n	800502a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800501e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a2d      	ldr	r2, [pc, #180]	@ (80050e4 <TIM_Base_SetConfig+0xf4>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d013      	beq.n	800505a <TIM_Base_SetConfig+0x6a>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005038:	d00f      	beq.n	800505a <TIM_Base_SetConfig+0x6a>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a2a      	ldr	r2, [pc, #168]	@ (80050e8 <TIM_Base_SetConfig+0xf8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d00b      	beq.n	800505a <TIM_Base_SetConfig+0x6a>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a29      	ldr	r2, [pc, #164]	@ (80050ec <TIM_Base_SetConfig+0xfc>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d007      	beq.n	800505a <TIM_Base_SetConfig+0x6a>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a28      	ldr	r2, [pc, #160]	@ (80050f0 <TIM_Base_SetConfig+0x100>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d003      	beq.n	800505a <TIM_Base_SetConfig+0x6a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a27      	ldr	r2, [pc, #156]	@ (80050f4 <TIM_Base_SetConfig+0x104>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d108      	bne.n	800506c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005060:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	4313      	orrs	r3, r2
 800506a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	689a      	ldr	r2, [r3, #8]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a14      	ldr	r2, [pc, #80]	@ (80050e4 <TIM_Base_SetConfig+0xf4>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d00b      	beq.n	80050b0 <TIM_Base_SetConfig+0xc0>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a14      	ldr	r2, [pc, #80]	@ (80050ec <TIM_Base_SetConfig+0xfc>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d007      	beq.n	80050b0 <TIM_Base_SetConfig+0xc0>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a13      	ldr	r2, [pc, #76]	@ (80050f0 <TIM_Base_SetConfig+0x100>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d003      	beq.n	80050b0 <TIM_Base_SetConfig+0xc0>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a12      	ldr	r2, [pc, #72]	@ (80050f4 <TIM_Base_SetConfig+0x104>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d103      	bne.n	80050b8 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	691a      	ldr	r2, [r3, #16]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d105      	bne.n	80050d6 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	f023 0201 	bic.w	r2, r3, #1
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	611a      	str	r2, [r3, #16]
  }
}
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40012c00 	.word	0x40012c00
 80050e8:	40000400 	.word	0x40000400
 80050ec:	40014000 	.word	0x40014000
 80050f0:	40014400 	.word	0x40014400
 80050f4:	40014800 	.word	0x40014800

080050f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6a1b      	ldr	r3, [r3, #32]
 800510e:	f023 0201 	bic.w	r2, r3, #1
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	011b      	lsls	r3, r3, #4
 8005128:	693a      	ldr	r2, [r7, #16]
 800512a:	4313      	orrs	r3, r2
 800512c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	f023 030a 	bic.w	r3, r3, #10
 8005134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4313      	orrs	r3, r2
 800513c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	621a      	str	r2, [r3, #32]
}
 800514a:	bf00      	nop
 800514c:	371c      	adds	r7, #28
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005156:	b480      	push	{r7}
 8005158:	b087      	sub	sp, #28
 800515a:	af00      	add	r7, sp, #0
 800515c:	60f8      	str	r0, [r7, #12]
 800515e:	60b9      	str	r1, [r7, #8]
 8005160:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	f023 0210 	bic.w	r2, r3, #16
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005180:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	031b      	lsls	r3, r3, #12
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	4313      	orrs	r3, r2
 800518a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005192:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	4313      	orrs	r3, r2
 800519c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	621a      	str	r2, [r3, #32]
}
 80051aa:	bf00      	nop
 80051ac:	371c      	adds	r7, #28
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b085      	sub	sp, #20
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	f043 0307 	orr.w	r3, r3, #7
 80051d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	609a      	str	r2, [r3, #8]
}
 80051e0:	bf00      	nop
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
 80051f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	021a      	lsls	r2, r3, #8
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	431a      	orrs	r2, r3
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	4313      	orrs	r3, r2
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	4313      	orrs	r3, r2
 8005218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	609a      	str	r2, [r3, #8]
}
 8005220:	bf00      	nop
 8005222:	371c      	adds	r7, #28
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800523c:	2b01      	cmp	r3, #1
 800523e:	d101      	bne.n	8005244 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005240:	2302      	movs	r3, #2
 8005242:	e054      	b.n	80052ee <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a24      	ldr	r2, [pc, #144]	@ (80052fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d108      	bne.n	8005280 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005274:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	4313      	orrs	r3, r2
 800527e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a17      	ldr	r2, [pc, #92]	@ (80052fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d00e      	beq.n	80052c2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ac:	d009      	beq.n	80052c2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a13      	ldr	r2, [pc, #76]	@ (8005300 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d004      	beq.n	80052c2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a11      	ldr	r2, [pc, #68]	@ (8005304 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d10c      	bne.n	80052dc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40012c00 	.word	0x40012c00
 8005300:	40000400 	.word	0x40000400
 8005304:	40014000 	.word	0x40014000

08005308 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b082      	sub	sp, #8
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d101      	bne.n	8005356 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e040      	b.n	80053d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800535a:	2b00      	cmp	r3, #0
 800535c:	d106      	bne.n	800536c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f7fd fd44 	bl	8002df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2224      	movs	r2, #36	@ 0x24
 8005370:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0201 	bic.w	r2, r2, #1
 8005380:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005386:	2b00      	cmp	r3, #0
 8005388:	d002      	beq.n	8005390 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 fab0 	bl	80058f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 f977 	bl	8005684 <UART_SetConfig>
 8005396:	4603      	mov	r3, r0
 8005398:	2b01      	cmp	r3, #1
 800539a:	d101      	bne.n	80053a0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e01b      	b.n	80053d8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	689a      	ldr	r2, [r3, #8]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80053be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0201 	orr.w	r2, r2, #1
 80053ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 fb2f 	bl	8005a34 <UART_CheckIdleState>
 80053d6:	4603      	mov	r3, r0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b08a      	sub	sp, #40	@ 0x28
 80053e4:	af02      	add	r7, sp, #8
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	603b      	str	r3, [r7, #0]
 80053ec:	4613      	mov	r3, r2
 80053ee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053f4:	2b20      	cmp	r3, #32
 80053f6:	d177      	bne.n	80054e8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d002      	beq.n	8005404 <HAL_UART_Transmit+0x24>
 80053fe:	88fb      	ldrh	r3, [r7, #6]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e070      	b.n	80054ea <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2221      	movs	r2, #33	@ 0x21
 8005414:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005416:	f7fd fe63 	bl	80030e0 <HAL_GetTick>
 800541a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	88fa      	ldrh	r2, [r7, #6]
 8005420:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	88fa      	ldrh	r2, [r7, #6]
 8005428:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005434:	d108      	bne.n	8005448 <HAL_UART_Transmit+0x68>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	691b      	ldr	r3, [r3, #16]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d104      	bne.n	8005448 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800543e:	2300      	movs	r3, #0
 8005440:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	61bb      	str	r3, [r7, #24]
 8005446:	e003      	b.n	8005450 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800544c:	2300      	movs	r3, #0
 800544e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005450:	e02f      	b.n	80054b2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	2200      	movs	r2, #0
 800545a:	2180      	movs	r1, #128	@ 0x80
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fb91 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d004      	beq.n	8005472 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2220      	movs	r2, #32
 800546c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e03b      	b.n	80054ea <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d10b      	bne.n	8005490 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	881a      	ldrh	r2, [r3, #0]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005484:	b292      	uxth	r2, r2
 8005486:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	3302      	adds	r3, #2
 800548c:	61bb      	str	r3, [r7, #24]
 800548e:	e007      	b.n	80054a0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	781a      	ldrb	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	3301      	adds	r3, #1
 800549e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	3b01      	subs	r3, #1
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1c9      	bne.n	8005452 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	2200      	movs	r2, #0
 80054c6:	2140      	movs	r1, #64	@ 0x40
 80054c8:	68f8      	ldr	r0, [r7, #12]
 80054ca:	f000 fb5b 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d004      	beq.n	80054de <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2220      	movs	r2, #32
 80054d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e005      	b.n	80054ea <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2220      	movs	r2, #32
 80054e2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80054e4:	2300      	movs	r3, #0
 80054e6:	e000      	b.n	80054ea <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80054e8:	2302      	movs	r3, #2
  }
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b08a      	sub	sp, #40	@ 0x28
 80054f6:	af02      	add	r7, sp, #8
 80054f8:	60f8      	str	r0, [r7, #12]
 80054fa:	60b9      	str	r1, [r7, #8]
 80054fc:	603b      	str	r3, [r7, #0]
 80054fe:	4613      	mov	r3, r2
 8005500:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005508:	2b20      	cmp	r3, #32
 800550a:	f040 80b6 	bne.w	800567a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <HAL_UART_Receive+0x28>
 8005514:	88fb      	ldrh	r3, [r7, #6]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e0ae      	b.n	800567c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2222      	movs	r2, #34	@ 0x22
 800552a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005534:	f7fd fdd4 	bl	80030e0 <HAL_GetTick>
 8005538:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	88fa      	ldrh	r2, [r7, #6]
 800553e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	88fa      	ldrh	r2, [r7, #6]
 8005546:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005552:	d10e      	bne.n	8005572 <HAL_UART_Receive+0x80>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d105      	bne.n	8005568 <HAL_UART_Receive+0x76>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005562:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005566:	e02d      	b.n	80055c4 <HAL_UART_Receive+0xd2>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	22ff      	movs	r2, #255	@ 0xff
 800556c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005570:	e028      	b.n	80055c4 <HAL_UART_Receive+0xd2>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d10d      	bne.n	8005596 <HAL_UART_Receive+0xa4>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d104      	bne.n	800558c <HAL_UART_Receive+0x9a>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	22ff      	movs	r2, #255	@ 0xff
 8005586:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800558a:	e01b      	b.n	80055c4 <HAL_UART_Receive+0xd2>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	227f      	movs	r2, #127	@ 0x7f
 8005590:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005594:	e016      	b.n	80055c4 <HAL_UART_Receive+0xd2>
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800559e:	d10d      	bne.n	80055bc <HAL_UART_Receive+0xca>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d104      	bne.n	80055b2 <HAL_UART_Receive+0xc0>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	227f      	movs	r2, #127	@ 0x7f
 80055ac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80055b0:	e008      	b.n	80055c4 <HAL_UART_Receive+0xd2>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	223f      	movs	r2, #63	@ 0x3f
 80055b6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80055ba:	e003      	b.n	80055c4 <HAL_UART_Receive+0xd2>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2200      	movs	r2, #0
 80055c0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80055ca:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d4:	d108      	bne.n	80055e8 <HAL_UART_Receive+0xf6>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d104      	bne.n	80055e8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	61bb      	str	r3, [r7, #24]
 80055e6:	e003      	b.n	80055f0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055ec:	2300      	movs	r3, #0
 80055ee:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80055f0:	e037      	b.n	8005662 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	2200      	movs	r2, #0
 80055fa:	2120      	movs	r1, #32
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 fac1 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d005      	beq.n	8005614 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2220      	movs	r2, #32
 800560c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e033      	b.n	800567c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10c      	bne.n	8005634 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005620:	b29a      	uxth	r2, r3
 8005622:	8a7b      	ldrh	r3, [r7, #18]
 8005624:	4013      	ands	r3, r2
 8005626:	b29a      	uxth	r2, r3
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	3302      	adds	r3, #2
 8005630:	61bb      	str	r3, [r7, #24]
 8005632:	e00d      	b.n	8005650 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800563a:	b29b      	uxth	r3, r3
 800563c:	b2da      	uxtb	r2, r3
 800563e:	8a7b      	ldrh	r3, [r7, #18]
 8005640:	b2db      	uxtb	r3, r3
 8005642:	4013      	ands	r3, r2
 8005644:	b2da      	uxtb	r2, r3
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	3301      	adds	r3, #1
 800564e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005656:	b29b      	uxth	r3, r3
 8005658:	3b01      	subs	r3, #1
 800565a:	b29a      	uxth	r2, r3
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005668:	b29b      	uxth	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1c1      	bne.n	80055f2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2220      	movs	r2, #32
 8005672:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005676:	2300      	movs	r3, #0
 8005678:	e000      	b.n	800567c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800567a:	2302      	movs	r3, #2
  }
}
 800567c:	4618      	mov	r0, r3
 800567e:	3720      	adds	r7, #32
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b088      	sub	sp, #32
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800568c:	2300      	movs	r3, #0
 800568e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689a      	ldr	r2, [r3, #8]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	431a      	orrs	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	431a      	orrs	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	69db      	ldr	r3, [r3, #28]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	4b8a      	ldr	r3, [pc, #552]	@ (80058d8 <UART_SetConfig+0x254>)
 80056b0:	4013      	ands	r3, r2
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	6812      	ldr	r2, [r2, #0]
 80056b6:	6979      	ldr	r1, [r7, #20]
 80056b8:	430b      	orrs	r3, r1
 80056ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68da      	ldr	r2, [r3, #12]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	4313      	orrs	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	697a      	ldr	r2, [r7, #20]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a78      	ldr	r2, [pc, #480]	@ (80058dc <UART_SetConfig+0x258>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d120      	bne.n	8005742 <UART_SetConfig+0xbe>
 8005700:	4b77      	ldr	r3, [pc, #476]	@ (80058e0 <UART_SetConfig+0x25c>)
 8005702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005704:	f003 0303 	and.w	r3, r3, #3
 8005708:	2b03      	cmp	r3, #3
 800570a:	d817      	bhi.n	800573c <UART_SetConfig+0xb8>
 800570c:	a201      	add	r2, pc, #4	@ (adr r2, 8005714 <UART_SetConfig+0x90>)
 800570e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005712:	bf00      	nop
 8005714:	08005725 	.word	0x08005725
 8005718:	08005731 	.word	0x08005731
 800571c:	08005737 	.word	0x08005737
 8005720:	0800572b 	.word	0x0800572b
 8005724:	2300      	movs	r3, #0
 8005726:	77fb      	strb	r3, [r7, #31]
 8005728:	e01d      	b.n	8005766 <UART_SetConfig+0xe2>
 800572a:	2302      	movs	r3, #2
 800572c:	77fb      	strb	r3, [r7, #31]
 800572e:	e01a      	b.n	8005766 <UART_SetConfig+0xe2>
 8005730:	2304      	movs	r3, #4
 8005732:	77fb      	strb	r3, [r7, #31]
 8005734:	e017      	b.n	8005766 <UART_SetConfig+0xe2>
 8005736:	2308      	movs	r3, #8
 8005738:	77fb      	strb	r3, [r7, #31]
 800573a:	e014      	b.n	8005766 <UART_SetConfig+0xe2>
 800573c:	2310      	movs	r3, #16
 800573e:	77fb      	strb	r3, [r7, #31]
 8005740:	e011      	b.n	8005766 <UART_SetConfig+0xe2>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a67      	ldr	r2, [pc, #412]	@ (80058e4 <UART_SetConfig+0x260>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d102      	bne.n	8005752 <UART_SetConfig+0xce>
 800574c:	2300      	movs	r3, #0
 800574e:	77fb      	strb	r3, [r7, #31]
 8005750:	e009      	b.n	8005766 <UART_SetConfig+0xe2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a64      	ldr	r2, [pc, #400]	@ (80058e8 <UART_SetConfig+0x264>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d102      	bne.n	8005762 <UART_SetConfig+0xde>
 800575c:	2300      	movs	r3, #0
 800575e:	77fb      	strb	r3, [r7, #31]
 8005760:	e001      	b.n	8005766 <UART_SetConfig+0xe2>
 8005762:	2310      	movs	r3, #16
 8005764:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	69db      	ldr	r3, [r3, #28]
 800576a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800576e:	d15a      	bne.n	8005826 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8005770:	7ffb      	ldrb	r3, [r7, #31]
 8005772:	2b08      	cmp	r3, #8
 8005774:	d827      	bhi.n	80057c6 <UART_SetConfig+0x142>
 8005776:	a201      	add	r2, pc, #4	@ (adr r2, 800577c <UART_SetConfig+0xf8>)
 8005778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577c:	080057a1 	.word	0x080057a1
 8005780:	080057a9 	.word	0x080057a9
 8005784:	080057b1 	.word	0x080057b1
 8005788:	080057c7 	.word	0x080057c7
 800578c:	080057b7 	.word	0x080057b7
 8005790:	080057c7 	.word	0x080057c7
 8005794:	080057c7 	.word	0x080057c7
 8005798:	080057c7 	.word	0x080057c7
 800579c:	080057bf 	.word	0x080057bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057a0:	f7ff f93a 	bl	8004a18 <HAL_RCC_GetPCLK1Freq>
 80057a4:	61b8      	str	r0, [r7, #24]
        break;
 80057a6:	e013      	b.n	80057d0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057a8:	f7ff f958 	bl	8004a5c <HAL_RCC_GetPCLK2Freq>
 80057ac:	61b8      	str	r0, [r7, #24]
        break;
 80057ae:	e00f      	b.n	80057d0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057b0:	4b4e      	ldr	r3, [pc, #312]	@ (80058ec <UART_SetConfig+0x268>)
 80057b2:	61bb      	str	r3, [r7, #24]
        break;
 80057b4:	e00c      	b.n	80057d0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057b6:	f7ff f8cf 	bl	8004958 <HAL_RCC_GetSysClockFreq>
 80057ba:	61b8      	str	r0, [r7, #24]
        break;
 80057bc:	e008      	b.n	80057d0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057c2:	61bb      	str	r3, [r7, #24]
        break;
 80057c4:	e004      	b.n	80057d0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80057c6:	2300      	movs	r3, #0
 80057c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	77bb      	strb	r3, [r7, #30]
        break;
 80057ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d074      	beq.n	80058c0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	005a      	lsls	r2, r3, #1
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	085b      	lsrs	r3, r3, #1
 80057e0:	441a      	add	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	2b0f      	cmp	r3, #15
 80057f0:	d916      	bls.n	8005820 <UART_SetConfig+0x19c>
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057f8:	d212      	bcs.n	8005820 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	f023 030f 	bic.w	r3, r3, #15
 8005802:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	085b      	lsrs	r3, r3, #1
 8005808:	b29b      	uxth	r3, r3
 800580a:	f003 0307 	and.w	r3, r3, #7
 800580e:	b29a      	uxth	r2, r3
 8005810:	89fb      	ldrh	r3, [r7, #14]
 8005812:	4313      	orrs	r3, r2
 8005814:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	89fa      	ldrh	r2, [r7, #14]
 800581c:	60da      	str	r2, [r3, #12]
 800581e:	e04f      	b.n	80058c0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	77bb      	strb	r3, [r7, #30]
 8005824:	e04c      	b.n	80058c0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005826:	7ffb      	ldrb	r3, [r7, #31]
 8005828:	2b08      	cmp	r3, #8
 800582a:	d828      	bhi.n	800587e <UART_SetConfig+0x1fa>
 800582c:	a201      	add	r2, pc, #4	@ (adr r2, 8005834 <UART_SetConfig+0x1b0>)
 800582e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005832:	bf00      	nop
 8005834:	08005859 	.word	0x08005859
 8005838:	08005861 	.word	0x08005861
 800583c:	08005869 	.word	0x08005869
 8005840:	0800587f 	.word	0x0800587f
 8005844:	0800586f 	.word	0x0800586f
 8005848:	0800587f 	.word	0x0800587f
 800584c:	0800587f 	.word	0x0800587f
 8005850:	0800587f 	.word	0x0800587f
 8005854:	08005877 	.word	0x08005877
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005858:	f7ff f8de 	bl	8004a18 <HAL_RCC_GetPCLK1Freq>
 800585c:	61b8      	str	r0, [r7, #24]
        break;
 800585e:	e013      	b.n	8005888 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005860:	f7ff f8fc 	bl	8004a5c <HAL_RCC_GetPCLK2Freq>
 8005864:	61b8      	str	r0, [r7, #24]
        break;
 8005866:	e00f      	b.n	8005888 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005868:	4b20      	ldr	r3, [pc, #128]	@ (80058ec <UART_SetConfig+0x268>)
 800586a:	61bb      	str	r3, [r7, #24]
        break;
 800586c:	e00c      	b.n	8005888 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800586e:	f7ff f873 	bl	8004958 <HAL_RCC_GetSysClockFreq>
 8005872:	61b8      	str	r0, [r7, #24]
        break;
 8005874:	e008      	b.n	8005888 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005876:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800587a:	61bb      	str	r3, [r7, #24]
        break;
 800587c:	e004      	b.n	8005888 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	77bb      	strb	r3, [r7, #30]
        break;
 8005886:	bf00      	nop
    }

    if (pclk != 0U)
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d018      	beq.n	80058c0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	085a      	lsrs	r2, r3, #1
 8005894:	69bb      	ldr	r3, [r7, #24]
 8005896:	441a      	add	r2, r3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	2b0f      	cmp	r3, #15
 80058a6:	d909      	bls.n	80058bc <UART_SetConfig+0x238>
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058ae:	d205      	bcs.n	80058bc <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	60da      	str	r2, [r3, #12]
 80058ba:	e001      	b.n	80058c0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80058cc:	7fbb      	ldrb	r3, [r7, #30]
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3720      	adds	r7, #32
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	efff69f3 	.word	0xefff69f3
 80058dc:	40013800 	.word	0x40013800
 80058e0:	40021000 	.word	0x40021000
 80058e4:	40004400 	.word	0x40004400
 80058e8:	40004800 	.word	0x40004800
 80058ec:	007a1200 	.word	0x007a1200

080058f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fc:	f003 0308 	and.w	r3, r3, #8
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00a      	beq.n	800591a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	430a      	orrs	r2, r1
 8005918:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00a      	beq.n	800593c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	430a      	orrs	r2, r1
 800593a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005940:	f003 0302 	and.w	r3, r3, #2
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00a      	beq.n	800595e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	f003 0304 	and.w	r3, r3, #4
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	430a      	orrs	r2, r1
 800597e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	f003 0310 	and.w	r3, r3, #16
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00a      	beq.n	80059a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00a      	beq.n	80059c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	430a      	orrs	r2, r1
 80059c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d01a      	beq.n	8005a06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	430a      	orrs	r2, r1
 80059e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059ee:	d10a      	bne.n	8005a06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	430a      	orrs	r2, r1
 8005a26:	605a      	str	r2, [r3, #4]
  }
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b098      	sub	sp, #96	@ 0x60
 8005a38:	af02      	add	r7, sp, #8
 8005a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a44:	f7fd fb4c 	bl	80030e0 <HAL_GetTick>
 8005a48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d12e      	bne.n	8005ab6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a60:	2200      	movs	r2, #0
 8005a62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f88c 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d021      	beq.n	8005ab6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7a:	e853 3f00 	ldrex	r3, [r3]
 8005a7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a86:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a90:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a92:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a98:	e841 2300 	strex	r3, r2, [r1]
 8005a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d1e6      	bne.n	8005a72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e062      	b.n	8005b7c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b04      	cmp	r3, #4
 8005ac2:	d149      	bne.n	8005b58 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ac4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ac8:	9300      	str	r3, [sp, #0]
 8005aca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005acc:	2200      	movs	r2, #0
 8005ace:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f856 	bl	8005b84 <UART_WaitOnFlagUntilTimeout>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d03c      	beq.n	8005b58 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae6:	e853 3f00 	ldrex	r3, [r3]
 8005aea:	623b      	str	r3, [r7, #32]
   return(result);
 8005aec:	6a3b      	ldr	r3, [r7, #32]
 8005aee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	461a      	mov	r2, r3
 8005afa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005afc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b04:	e841 2300 	strex	r3, r2, [r1]
 8005b08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1e6      	bne.n	8005ade <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	3308      	adds	r3, #8
 8005b16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	e853 3f00 	ldrex	r3, [r3]
 8005b1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f023 0301 	bic.w	r3, r3, #1
 8005b26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3308      	adds	r3, #8
 8005b2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b30:	61fa      	str	r2, [r7, #28]
 8005b32:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b34:	69b9      	ldr	r1, [r7, #24]
 8005b36:	69fa      	ldr	r2, [r7, #28]
 8005b38:	e841 2300 	strex	r3, r2, [r1]
 8005b3c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1e5      	bne.n	8005b10 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e011      	b.n	8005b7c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3758      	adds	r7, #88	@ 0x58
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	603b      	str	r3, [r7, #0]
 8005b90:	4613      	mov	r3, r2
 8005b92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b94:	e04f      	b.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9c:	d04b      	beq.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b9e:	f7fd fa9f 	bl	80030e0 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d302      	bcc.n	8005bb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e04e      	b.n	8005c56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d037      	beq.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	2b80      	cmp	r3, #128	@ 0x80
 8005bca:	d034      	beq.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	2b40      	cmp	r3, #64	@ 0x40
 8005bd0:	d031      	beq.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	69db      	ldr	r3, [r3, #28]
 8005bd8:	f003 0308 	and.w	r3, r3, #8
 8005bdc:	2b08      	cmp	r3, #8
 8005bde:	d110      	bne.n	8005c02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2208      	movs	r2, #8
 8005be6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 f838 	bl	8005c5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2208      	movs	r2, #8
 8005bf2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005bfe:	2301      	movs	r3, #1
 8005c00:	e029      	b.n	8005c56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	69db      	ldr	r3, [r3, #28]
 8005c08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c10:	d111      	bne.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 f81e 	bl	8005c5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2220      	movs	r2, #32
 8005c26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e00f      	b.n	8005c56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	69da      	ldr	r2, [r3, #28]
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	4013      	ands	r3, r2
 8005c40:	68ba      	ldr	r2, [r7, #8]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	bf0c      	ite	eq
 8005c46:	2301      	moveq	r3, #1
 8005c48:	2300      	movne	r3, #0
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	79fb      	ldrb	r3, [r7, #7]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d0a0      	beq.n	8005b96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3710      	adds	r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b095      	sub	sp, #84	@ 0x54
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c6e:	e853 3f00 	ldrex	r3, [r3]
 8005c72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	461a      	mov	r2, r3
 8005c82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c84:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c86:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c8c:	e841 2300 	strex	r3, r2, [r1]
 8005c90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1e6      	bne.n	8005c66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	3308      	adds	r3, #8
 8005c9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	e853 3f00 	ldrex	r3, [r3]
 8005ca6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	f023 0301 	bic.w	r3, r3, #1
 8005cae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	3308      	adds	r3, #8
 8005cb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cc0:	e841 2300 	strex	r3, r2, [r1]
 8005cc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1e5      	bne.n	8005c98 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d118      	bne.n	8005d06 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	f023 0310 	bic.w	r3, r3, #16
 8005ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cf2:	61bb      	str	r3, [r7, #24]
 8005cf4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf6:	6979      	ldr	r1, [r7, #20]
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	e841 2300 	strex	r3, r2, [r1]
 8005cfe:	613b      	str	r3, [r7, #16]
   return(result);
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1e6      	bne.n	8005cd4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2220      	movs	r2, #32
 8005d0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005d1a:	bf00      	nop
 8005d1c:	3754      	adds	r7, #84	@ 0x54
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <_ZdlPvj>:
 8005d26:	f000 b82c 	b.w	8005d82 <_ZdlPv>

08005d2a <__cxa_guard_acquire>:
 8005d2a:	6802      	ldr	r2, [r0, #0]
 8005d2c:	07d2      	lsls	r2, r2, #31
 8005d2e:	4603      	mov	r3, r0
 8005d30:	d405      	bmi.n	8005d3e <__cxa_guard_acquire+0x14>
 8005d32:	7842      	ldrb	r2, [r0, #1]
 8005d34:	b102      	cbz	r2, 8005d38 <__cxa_guard_acquire+0xe>
 8005d36:	deff      	udf	#255	@ 0xff
 8005d38:	2001      	movs	r0, #1
 8005d3a:	7058      	strb	r0, [r3, #1]
 8005d3c:	4770      	bx	lr
 8005d3e:	2000      	movs	r0, #0
 8005d40:	4770      	bx	lr

08005d42 <__cxa_guard_release>:
 8005d42:	2301      	movs	r3, #1
 8005d44:	6003      	str	r3, [r0, #0]
 8005d46:	4770      	bx	lr

08005d48 <_Znwj>:
 8005d48:	2801      	cmp	r0, #1
 8005d4a:	bf38      	it	cc
 8005d4c:	2001      	movcc	r0, #1
 8005d4e:	b510      	push	{r4, lr}
 8005d50:	4604      	mov	r4, r0
 8005d52:	4620      	mov	r0, r4
 8005d54:	f000 f82e 	bl	8005db4 <malloc>
 8005d58:	b100      	cbz	r0, 8005d5c <_Znwj+0x14>
 8005d5a:	bd10      	pop	{r4, pc}
 8005d5c:	f000 f814 	bl	8005d88 <_ZSt15get_new_handlerv>
 8005d60:	b908      	cbnz	r0, 8005d66 <_Znwj+0x1e>
 8005d62:	f000 f819 	bl	8005d98 <abort>
 8005d66:	4780      	blx	r0
 8005d68:	e7f3      	b.n	8005d52 <_Znwj+0xa>

08005d6a <_ZSt17__throw_bad_allocv>:
 8005d6a:	b508      	push	{r3, lr}
 8005d6c:	f000 f814 	bl	8005d98 <abort>

08005d70 <_ZSt28__throw_bad_array_new_lengthv>:
 8005d70:	b508      	push	{r3, lr}
 8005d72:	f000 f811 	bl	8005d98 <abort>

08005d76 <_ZSt20__throw_length_errorPKc>:
 8005d76:	b508      	push	{r3, lr}
 8005d78:	f000 f80e 	bl	8005d98 <abort>

08005d7c <_ZSt25__throw_bad_function_callv>:
 8005d7c:	b508      	push	{r3, lr}
 8005d7e:	f000 f80b 	bl	8005d98 <abort>

08005d82 <_ZdlPv>:
 8005d82:	f000 b81f 	b.w	8005dc4 <free>
	...

08005d88 <_ZSt15get_new_handlerv>:
 8005d88:	4b02      	ldr	r3, [pc, #8]	@ (8005d94 <_ZSt15get_new_handlerv+0xc>)
 8005d8a:	6818      	ldr	r0, [r3, #0]
 8005d8c:	f3bf 8f5b 	dmb	ish
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	20000374 	.word	0x20000374

08005d98 <abort>:
 8005d98:	b508      	push	{r3, lr}
 8005d9a:	2006      	movs	r0, #6
 8005d9c:	f000 f948 	bl	8006030 <raise>
 8005da0:	2001      	movs	r0, #1
 8005da2:	f7fd f8c5 	bl	8002f30 <_exit>

08005da6 <atexit>:
 8005da6:	2300      	movs	r3, #0
 8005da8:	4601      	mov	r1, r0
 8005daa:	461a      	mov	r2, r3
 8005dac:	4618      	mov	r0, r3
 8005dae:	f000 b997 	b.w	80060e0 <__register_exitproc>
	...

08005db4 <malloc>:
 8005db4:	4b02      	ldr	r3, [pc, #8]	@ (8005dc0 <malloc+0xc>)
 8005db6:	4601      	mov	r1, r0
 8005db8:	6818      	ldr	r0, [r3, #0]
 8005dba:	f000 b82d 	b.w	8005e18 <_malloc_r>
 8005dbe:	bf00      	nop
 8005dc0:	2000000c 	.word	0x2000000c

08005dc4 <free>:
 8005dc4:	4b02      	ldr	r3, [pc, #8]	@ (8005dd0 <free+0xc>)
 8005dc6:	4601      	mov	r1, r0
 8005dc8:	6818      	ldr	r0, [r3, #0]
 8005dca:	f000 b9e5 	b.w	8006198 <_free_r>
 8005dce:	bf00      	nop
 8005dd0:	2000000c 	.word	0x2000000c

08005dd4 <sbrk_aligned>:
 8005dd4:	b570      	push	{r4, r5, r6, lr}
 8005dd6:	4e0f      	ldr	r6, [pc, #60]	@ (8005e14 <sbrk_aligned+0x40>)
 8005dd8:	460c      	mov	r4, r1
 8005dda:	6831      	ldr	r1, [r6, #0]
 8005ddc:	4605      	mov	r5, r0
 8005dde:	b911      	cbnz	r1, 8005de6 <sbrk_aligned+0x12>
 8005de0:	f000 f942 	bl	8006068 <_sbrk_r>
 8005de4:	6030      	str	r0, [r6, #0]
 8005de6:	4621      	mov	r1, r4
 8005de8:	4628      	mov	r0, r5
 8005dea:	f000 f93d 	bl	8006068 <_sbrk_r>
 8005dee:	1c43      	adds	r3, r0, #1
 8005df0:	d103      	bne.n	8005dfa <sbrk_aligned+0x26>
 8005df2:	f04f 34ff 	mov.w	r4, #4294967295
 8005df6:	4620      	mov	r0, r4
 8005df8:	bd70      	pop	{r4, r5, r6, pc}
 8005dfa:	1cc4      	adds	r4, r0, #3
 8005dfc:	f024 0403 	bic.w	r4, r4, #3
 8005e00:	42a0      	cmp	r0, r4
 8005e02:	d0f8      	beq.n	8005df6 <sbrk_aligned+0x22>
 8005e04:	1a21      	subs	r1, r4, r0
 8005e06:	4628      	mov	r0, r5
 8005e08:	f000 f92e 	bl	8006068 <_sbrk_r>
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	d1f2      	bne.n	8005df6 <sbrk_aligned+0x22>
 8005e10:	e7ef      	b.n	8005df2 <sbrk_aligned+0x1e>
 8005e12:	bf00      	nop
 8005e14:	20000378 	.word	0x20000378

08005e18 <_malloc_r>:
 8005e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e1c:	1ccd      	adds	r5, r1, #3
 8005e1e:	f025 0503 	bic.w	r5, r5, #3
 8005e22:	3508      	adds	r5, #8
 8005e24:	2d0c      	cmp	r5, #12
 8005e26:	bf38      	it	cc
 8005e28:	250c      	movcc	r5, #12
 8005e2a:	2d00      	cmp	r5, #0
 8005e2c:	4606      	mov	r6, r0
 8005e2e:	db01      	blt.n	8005e34 <_malloc_r+0x1c>
 8005e30:	42a9      	cmp	r1, r5
 8005e32:	d904      	bls.n	8005e3e <_malloc_r+0x26>
 8005e34:	230c      	movs	r3, #12
 8005e36:	6033      	str	r3, [r6, #0]
 8005e38:	2000      	movs	r0, #0
 8005e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f14 <_malloc_r+0xfc>
 8005e42:	f000 f869 	bl	8005f18 <__malloc_lock>
 8005e46:	f8d8 3000 	ldr.w	r3, [r8]
 8005e4a:	461c      	mov	r4, r3
 8005e4c:	bb44      	cbnz	r4, 8005ea0 <_malloc_r+0x88>
 8005e4e:	4629      	mov	r1, r5
 8005e50:	4630      	mov	r0, r6
 8005e52:	f7ff ffbf 	bl	8005dd4 <sbrk_aligned>
 8005e56:	1c43      	adds	r3, r0, #1
 8005e58:	4604      	mov	r4, r0
 8005e5a:	d158      	bne.n	8005f0e <_malloc_r+0xf6>
 8005e5c:	f8d8 4000 	ldr.w	r4, [r8]
 8005e60:	4627      	mov	r7, r4
 8005e62:	2f00      	cmp	r7, #0
 8005e64:	d143      	bne.n	8005eee <_malloc_r+0xd6>
 8005e66:	2c00      	cmp	r4, #0
 8005e68:	d04b      	beq.n	8005f02 <_malloc_r+0xea>
 8005e6a:	6823      	ldr	r3, [r4, #0]
 8005e6c:	4639      	mov	r1, r7
 8005e6e:	4630      	mov	r0, r6
 8005e70:	eb04 0903 	add.w	r9, r4, r3
 8005e74:	f000 f8f8 	bl	8006068 <_sbrk_r>
 8005e78:	4581      	cmp	r9, r0
 8005e7a:	d142      	bne.n	8005f02 <_malloc_r+0xea>
 8005e7c:	6821      	ldr	r1, [r4, #0]
 8005e7e:	1a6d      	subs	r5, r5, r1
 8005e80:	4629      	mov	r1, r5
 8005e82:	4630      	mov	r0, r6
 8005e84:	f7ff ffa6 	bl	8005dd4 <sbrk_aligned>
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d03a      	beq.n	8005f02 <_malloc_r+0xea>
 8005e8c:	6823      	ldr	r3, [r4, #0]
 8005e8e:	442b      	add	r3, r5
 8005e90:	6023      	str	r3, [r4, #0]
 8005e92:	f8d8 3000 	ldr.w	r3, [r8]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	bb62      	cbnz	r2, 8005ef4 <_malloc_r+0xdc>
 8005e9a:	f8c8 7000 	str.w	r7, [r8]
 8005e9e:	e00f      	b.n	8005ec0 <_malloc_r+0xa8>
 8005ea0:	6822      	ldr	r2, [r4, #0]
 8005ea2:	1b52      	subs	r2, r2, r5
 8005ea4:	d420      	bmi.n	8005ee8 <_malloc_r+0xd0>
 8005ea6:	2a0b      	cmp	r2, #11
 8005ea8:	d917      	bls.n	8005eda <_malloc_r+0xc2>
 8005eaa:	1961      	adds	r1, r4, r5
 8005eac:	42a3      	cmp	r3, r4
 8005eae:	6025      	str	r5, [r4, #0]
 8005eb0:	bf18      	it	ne
 8005eb2:	6059      	strne	r1, [r3, #4]
 8005eb4:	6863      	ldr	r3, [r4, #4]
 8005eb6:	bf08      	it	eq
 8005eb8:	f8c8 1000 	streq.w	r1, [r8]
 8005ebc:	5162      	str	r2, [r4, r5]
 8005ebe:	604b      	str	r3, [r1, #4]
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	f000 f82f 	bl	8005f24 <__malloc_unlock>
 8005ec6:	f104 000b 	add.w	r0, r4, #11
 8005eca:	1d23      	adds	r3, r4, #4
 8005ecc:	f020 0007 	bic.w	r0, r0, #7
 8005ed0:	1ac2      	subs	r2, r0, r3
 8005ed2:	bf1c      	itt	ne
 8005ed4:	1a1b      	subne	r3, r3, r0
 8005ed6:	50a3      	strne	r3, [r4, r2]
 8005ed8:	e7af      	b.n	8005e3a <_malloc_r+0x22>
 8005eda:	6862      	ldr	r2, [r4, #4]
 8005edc:	42a3      	cmp	r3, r4
 8005ede:	bf0c      	ite	eq
 8005ee0:	f8c8 2000 	streq.w	r2, [r8]
 8005ee4:	605a      	strne	r2, [r3, #4]
 8005ee6:	e7eb      	b.n	8005ec0 <_malloc_r+0xa8>
 8005ee8:	4623      	mov	r3, r4
 8005eea:	6864      	ldr	r4, [r4, #4]
 8005eec:	e7ae      	b.n	8005e4c <_malloc_r+0x34>
 8005eee:	463c      	mov	r4, r7
 8005ef0:	687f      	ldr	r7, [r7, #4]
 8005ef2:	e7b6      	b.n	8005e62 <_malloc_r+0x4a>
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	42a3      	cmp	r3, r4
 8005efa:	d1fb      	bne.n	8005ef4 <_malloc_r+0xdc>
 8005efc:	2300      	movs	r3, #0
 8005efe:	6053      	str	r3, [r2, #4]
 8005f00:	e7de      	b.n	8005ec0 <_malloc_r+0xa8>
 8005f02:	230c      	movs	r3, #12
 8005f04:	6033      	str	r3, [r6, #0]
 8005f06:	4630      	mov	r0, r6
 8005f08:	f000 f80c 	bl	8005f24 <__malloc_unlock>
 8005f0c:	e794      	b.n	8005e38 <_malloc_r+0x20>
 8005f0e:	6005      	str	r5, [r0, #0]
 8005f10:	e7d6      	b.n	8005ec0 <_malloc_r+0xa8>
 8005f12:	bf00      	nop
 8005f14:	2000037c 	.word	0x2000037c

08005f18 <__malloc_lock>:
 8005f18:	4801      	ldr	r0, [pc, #4]	@ (8005f20 <__malloc_lock+0x8>)
 8005f1a:	f000 b8df 	b.w	80060dc <__retarget_lock_acquire_recursive>
 8005f1e:	bf00      	nop
 8005f20:	200004bc 	.word	0x200004bc

08005f24 <__malloc_unlock>:
 8005f24:	4801      	ldr	r0, [pc, #4]	@ (8005f2c <__malloc_unlock+0x8>)
 8005f26:	f000 b8da 	b.w	80060de <__retarget_lock_release_recursive>
 8005f2a:	bf00      	nop
 8005f2c:	200004bc 	.word	0x200004bc

08005f30 <sniprintf>:
 8005f30:	b40c      	push	{r2, r3}
 8005f32:	b530      	push	{r4, r5, lr}
 8005f34:	4b18      	ldr	r3, [pc, #96]	@ (8005f98 <sniprintf+0x68>)
 8005f36:	1e0c      	subs	r4, r1, #0
 8005f38:	681d      	ldr	r5, [r3, #0]
 8005f3a:	b09d      	sub	sp, #116	@ 0x74
 8005f3c:	da08      	bge.n	8005f50 <sniprintf+0x20>
 8005f3e:	238b      	movs	r3, #139	@ 0x8b
 8005f40:	602b      	str	r3, [r5, #0]
 8005f42:	f04f 30ff 	mov.w	r0, #4294967295
 8005f46:	b01d      	add	sp, #116	@ 0x74
 8005f48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f4c:	b002      	add	sp, #8
 8005f4e:	4770      	bx	lr
 8005f50:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f54:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f58:	f04f 0300 	mov.w	r3, #0
 8005f5c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005f5e:	bf14      	ite	ne
 8005f60:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005f64:	4623      	moveq	r3, r4
 8005f66:	9304      	str	r3, [sp, #16]
 8005f68:	9307      	str	r3, [sp, #28]
 8005f6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f6e:	9002      	str	r0, [sp, #8]
 8005f70:	9006      	str	r0, [sp, #24]
 8005f72:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005f76:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005f78:	ab21      	add	r3, sp, #132	@ 0x84
 8005f7a:	a902      	add	r1, sp, #8
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	9301      	str	r3, [sp, #4]
 8005f80:	f000 f9b0 	bl	80062e4 <_svfiprintf_r>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	bfbc      	itt	lt
 8005f88:	238b      	movlt	r3, #139	@ 0x8b
 8005f8a:	602b      	strlt	r3, [r5, #0]
 8005f8c:	2c00      	cmp	r4, #0
 8005f8e:	d0da      	beq.n	8005f46 <sniprintf+0x16>
 8005f90:	9b02      	ldr	r3, [sp, #8]
 8005f92:	2200      	movs	r2, #0
 8005f94:	701a      	strb	r2, [r3, #0]
 8005f96:	e7d6      	b.n	8005f46 <sniprintf+0x16>
 8005f98:	2000000c 	.word	0x2000000c

08005f9c <memmove>:
 8005f9c:	4288      	cmp	r0, r1
 8005f9e:	b510      	push	{r4, lr}
 8005fa0:	eb01 0402 	add.w	r4, r1, r2
 8005fa4:	d902      	bls.n	8005fac <memmove+0x10>
 8005fa6:	4284      	cmp	r4, r0
 8005fa8:	4623      	mov	r3, r4
 8005faa:	d807      	bhi.n	8005fbc <memmove+0x20>
 8005fac:	1e43      	subs	r3, r0, #1
 8005fae:	42a1      	cmp	r1, r4
 8005fb0:	d008      	beq.n	8005fc4 <memmove+0x28>
 8005fb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005fba:	e7f8      	b.n	8005fae <memmove+0x12>
 8005fbc:	4402      	add	r2, r0
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	428a      	cmp	r2, r1
 8005fc2:	d100      	bne.n	8005fc6 <memmove+0x2a>
 8005fc4:	bd10      	pop	{r4, pc}
 8005fc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005fce:	e7f7      	b.n	8005fc0 <memmove+0x24>

08005fd0 <memset>:
 8005fd0:	4402      	add	r2, r0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d100      	bne.n	8005fda <memset+0xa>
 8005fd8:	4770      	bx	lr
 8005fda:	f803 1b01 	strb.w	r1, [r3], #1
 8005fde:	e7f9      	b.n	8005fd4 <memset+0x4>

08005fe0 <_raise_r>:
 8005fe0:	291f      	cmp	r1, #31
 8005fe2:	b538      	push	{r3, r4, r5, lr}
 8005fe4:	4605      	mov	r5, r0
 8005fe6:	460c      	mov	r4, r1
 8005fe8:	d904      	bls.n	8005ff4 <_raise_r+0x14>
 8005fea:	2316      	movs	r3, #22
 8005fec:	6003      	str	r3, [r0, #0]
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff2:	bd38      	pop	{r3, r4, r5, pc}
 8005ff4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005ff6:	b112      	cbz	r2, 8005ffe <_raise_r+0x1e>
 8005ff8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ffc:	b94b      	cbnz	r3, 8006012 <_raise_r+0x32>
 8005ffe:	4628      	mov	r0, r5
 8006000:	f000 f830 	bl	8006064 <_getpid_r>
 8006004:	4622      	mov	r2, r4
 8006006:	4601      	mov	r1, r0
 8006008:	4628      	mov	r0, r5
 800600a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800600e:	f000 b817 	b.w	8006040 <_kill_r>
 8006012:	2b01      	cmp	r3, #1
 8006014:	d00a      	beq.n	800602c <_raise_r+0x4c>
 8006016:	1c59      	adds	r1, r3, #1
 8006018:	d103      	bne.n	8006022 <_raise_r+0x42>
 800601a:	2316      	movs	r3, #22
 800601c:	6003      	str	r3, [r0, #0]
 800601e:	2001      	movs	r0, #1
 8006020:	e7e7      	b.n	8005ff2 <_raise_r+0x12>
 8006022:	2100      	movs	r1, #0
 8006024:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006028:	4620      	mov	r0, r4
 800602a:	4798      	blx	r3
 800602c:	2000      	movs	r0, #0
 800602e:	e7e0      	b.n	8005ff2 <_raise_r+0x12>

08006030 <raise>:
 8006030:	4b02      	ldr	r3, [pc, #8]	@ (800603c <raise+0xc>)
 8006032:	4601      	mov	r1, r0
 8006034:	6818      	ldr	r0, [r3, #0]
 8006036:	f7ff bfd3 	b.w	8005fe0 <_raise_r>
 800603a:	bf00      	nop
 800603c:	2000000c 	.word	0x2000000c

08006040 <_kill_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4d07      	ldr	r5, [pc, #28]	@ (8006060 <_kill_r+0x20>)
 8006044:	2300      	movs	r3, #0
 8006046:	4604      	mov	r4, r0
 8006048:	4608      	mov	r0, r1
 800604a:	4611      	mov	r1, r2
 800604c:	602b      	str	r3, [r5, #0]
 800604e:	f7fc ff5f 	bl	8002f10 <_kill>
 8006052:	1c43      	adds	r3, r0, #1
 8006054:	d102      	bne.n	800605c <_kill_r+0x1c>
 8006056:	682b      	ldr	r3, [r5, #0]
 8006058:	b103      	cbz	r3, 800605c <_kill_r+0x1c>
 800605a:	6023      	str	r3, [r4, #0]
 800605c:	bd38      	pop	{r3, r4, r5, pc}
 800605e:	bf00      	nop
 8006060:	200004b8 	.word	0x200004b8

08006064 <_getpid_r>:
 8006064:	f7fc bf4c 	b.w	8002f00 <_getpid>

08006068 <_sbrk_r>:
 8006068:	b538      	push	{r3, r4, r5, lr}
 800606a:	4d06      	ldr	r5, [pc, #24]	@ (8006084 <_sbrk_r+0x1c>)
 800606c:	2300      	movs	r3, #0
 800606e:	4604      	mov	r4, r0
 8006070:	4608      	mov	r0, r1
 8006072:	602b      	str	r3, [r5, #0]
 8006074:	f7fc ff68 	bl	8002f48 <_sbrk>
 8006078:	1c43      	adds	r3, r0, #1
 800607a:	d102      	bne.n	8006082 <_sbrk_r+0x1a>
 800607c:	682b      	ldr	r3, [r5, #0]
 800607e:	b103      	cbz	r3, 8006082 <_sbrk_r+0x1a>
 8006080:	6023      	str	r3, [r4, #0]
 8006082:	bd38      	pop	{r3, r4, r5, pc}
 8006084:	200004b8 	.word	0x200004b8

08006088 <__errno>:
 8006088:	4b01      	ldr	r3, [pc, #4]	@ (8006090 <__errno+0x8>)
 800608a:	6818      	ldr	r0, [r3, #0]
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	2000000c 	.word	0x2000000c

08006094 <__libc_init_array>:
 8006094:	b570      	push	{r4, r5, r6, lr}
 8006096:	4d0d      	ldr	r5, [pc, #52]	@ (80060cc <__libc_init_array+0x38>)
 8006098:	4c0d      	ldr	r4, [pc, #52]	@ (80060d0 <__libc_init_array+0x3c>)
 800609a:	1b64      	subs	r4, r4, r5
 800609c:	10a4      	asrs	r4, r4, #2
 800609e:	2600      	movs	r6, #0
 80060a0:	42a6      	cmp	r6, r4
 80060a2:	d109      	bne.n	80060b8 <__libc_init_array+0x24>
 80060a4:	4d0b      	ldr	r5, [pc, #44]	@ (80060d4 <__libc_init_array+0x40>)
 80060a6:	4c0c      	ldr	r4, [pc, #48]	@ (80060d8 <__libc_init_array+0x44>)
 80060a8:	f000 fbe8 	bl	800687c <_init>
 80060ac:	1b64      	subs	r4, r4, r5
 80060ae:	10a4      	asrs	r4, r4, #2
 80060b0:	2600      	movs	r6, #0
 80060b2:	42a6      	cmp	r6, r4
 80060b4:	d105      	bne.n	80060c2 <__libc_init_array+0x2e>
 80060b6:	bd70      	pop	{r4, r5, r6, pc}
 80060b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060bc:	4798      	blx	r3
 80060be:	3601      	adds	r6, #1
 80060c0:	e7ee      	b.n	80060a0 <__libc_init_array+0xc>
 80060c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060c6:	4798      	blx	r3
 80060c8:	3601      	adds	r6, #1
 80060ca:	e7f2      	b.n	80060b2 <__libc_init_array+0x1e>
 80060cc:	08006934 	.word	0x08006934
 80060d0:	08006934 	.word	0x08006934
 80060d4:	08006934 	.word	0x08006934
 80060d8:	0800693c 	.word	0x0800693c

080060dc <__retarget_lock_acquire_recursive>:
 80060dc:	4770      	bx	lr

080060de <__retarget_lock_release_recursive>:
 80060de:	4770      	bx	lr

080060e0 <__register_exitproc>:
 80060e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e4:	4d27      	ldr	r5, [pc, #156]	@ (8006184 <__register_exitproc+0xa4>)
 80060e6:	4607      	mov	r7, r0
 80060e8:	6828      	ldr	r0, [r5, #0]
 80060ea:	4691      	mov	r9, r2
 80060ec:	460e      	mov	r6, r1
 80060ee:	4698      	mov	r8, r3
 80060f0:	f7ff fff4 	bl	80060dc <__retarget_lock_acquire_recursive>
 80060f4:	4a24      	ldr	r2, [pc, #144]	@ (8006188 <__register_exitproc+0xa8>)
 80060f6:	6814      	ldr	r4, [r2, #0]
 80060f8:	b93c      	cbnz	r4, 800610a <__register_exitproc+0x2a>
 80060fa:	4b24      	ldr	r3, [pc, #144]	@ (800618c <__register_exitproc+0xac>)
 80060fc:	6013      	str	r3, [r2, #0]
 80060fe:	4a24      	ldr	r2, [pc, #144]	@ (8006190 <__register_exitproc+0xb0>)
 8006100:	b112      	cbz	r2, 8006108 <__register_exitproc+0x28>
 8006102:	6812      	ldr	r2, [r2, #0]
 8006104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8006108:	4c20      	ldr	r4, [pc, #128]	@ (800618c <__register_exitproc+0xac>)
 800610a:	6863      	ldr	r3, [r4, #4]
 800610c:	2b1f      	cmp	r3, #31
 800610e:	dd06      	ble.n	800611e <__register_exitproc+0x3e>
 8006110:	6828      	ldr	r0, [r5, #0]
 8006112:	f7ff ffe4 	bl	80060de <__retarget_lock_release_recursive>
 8006116:	f04f 30ff 	mov.w	r0, #4294967295
 800611a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800611e:	b32f      	cbz	r7, 800616c <__register_exitproc+0x8c>
 8006120:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8006124:	b968      	cbnz	r0, 8006142 <__register_exitproc+0x62>
 8006126:	4b1b      	ldr	r3, [pc, #108]	@ (8006194 <__register_exitproc+0xb4>)
 8006128:	2b00      	cmp	r3, #0
 800612a:	d0f1      	beq.n	8006110 <__register_exitproc+0x30>
 800612c:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8006130:	f7ff fe40 	bl	8005db4 <malloc>
 8006134:	2800      	cmp	r0, #0
 8006136:	d0eb      	beq.n	8006110 <__register_exitproc+0x30>
 8006138:	2300      	movs	r3, #0
 800613a:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 800613e:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 8006142:	6863      	ldr	r3, [r4, #4]
 8006144:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8006148:	2201      	movs	r2, #1
 800614a:	409a      	lsls	r2, r3
 800614c:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8006150:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8006154:	4313      	orrs	r3, r2
 8006156:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 800615a:	2f02      	cmp	r7, #2
 800615c:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 8006160:	bf02      	ittt	eq
 8006162:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 8006166:	4313      	orreq	r3, r2
 8006168:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 800616c:	6863      	ldr	r3, [r4, #4]
 800616e:	6828      	ldr	r0, [r5, #0]
 8006170:	1c5a      	adds	r2, r3, #1
 8006172:	3302      	adds	r3, #2
 8006174:	6062      	str	r2, [r4, #4]
 8006176:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 800617a:	f7ff ffb0 	bl	80060de <__retarget_lock_release_recursive>
 800617e:	2000      	movs	r0, #0
 8006180:	e7cb      	b.n	800611a <__register_exitproc+0x3a>
 8006182:	bf00      	nop
 8006184:	2000005c 	.word	0x2000005c
 8006188:	2000054c 	.word	0x2000054c
 800618c:	200004c0 	.word	0x200004c0
 8006190:	00000000 	.word	0x00000000
 8006194:	08005db5 	.word	0x08005db5

08006198 <_free_r>:
 8006198:	b538      	push	{r3, r4, r5, lr}
 800619a:	4605      	mov	r5, r0
 800619c:	2900      	cmp	r1, #0
 800619e:	d041      	beq.n	8006224 <_free_r+0x8c>
 80061a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061a4:	1f0c      	subs	r4, r1, #4
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	bfb8      	it	lt
 80061aa:	18e4      	addlt	r4, r4, r3
 80061ac:	f7ff feb4 	bl	8005f18 <__malloc_lock>
 80061b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006228 <_free_r+0x90>)
 80061b2:	6813      	ldr	r3, [r2, #0]
 80061b4:	b933      	cbnz	r3, 80061c4 <_free_r+0x2c>
 80061b6:	6063      	str	r3, [r4, #4]
 80061b8:	6014      	str	r4, [r2, #0]
 80061ba:	4628      	mov	r0, r5
 80061bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061c0:	f7ff beb0 	b.w	8005f24 <__malloc_unlock>
 80061c4:	42a3      	cmp	r3, r4
 80061c6:	d908      	bls.n	80061da <_free_r+0x42>
 80061c8:	6820      	ldr	r0, [r4, #0]
 80061ca:	1821      	adds	r1, r4, r0
 80061cc:	428b      	cmp	r3, r1
 80061ce:	bf01      	itttt	eq
 80061d0:	6819      	ldreq	r1, [r3, #0]
 80061d2:	685b      	ldreq	r3, [r3, #4]
 80061d4:	1809      	addeq	r1, r1, r0
 80061d6:	6021      	streq	r1, [r4, #0]
 80061d8:	e7ed      	b.n	80061b6 <_free_r+0x1e>
 80061da:	461a      	mov	r2, r3
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	b10b      	cbz	r3, 80061e4 <_free_r+0x4c>
 80061e0:	42a3      	cmp	r3, r4
 80061e2:	d9fa      	bls.n	80061da <_free_r+0x42>
 80061e4:	6811      	ldr	r1, [r2, #0]
 80061e6:	1850      	adds	r0, r2, r1
 80061e8:	42a0      	cmp	r0, r4
 80061ea:	d10b      	bne.n	8006204 <_free_r+0x6c>
 80061ec:	6820      	ldr	r0, [r4, #0]
 80061ee:	4401      	add	r1, r0
 80061f0:	1850      	adds	r0, r2, r1
 80061f2:	4283      	cmp	r3, r0
 80061f4:	6011      	str	r1, [r2, #0]
 80061f6:	d1e0      	bne.n	80061ba <_free_r+0x22>
 80061f8:	6818      	ldr	r0, [r3, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	6053      	str	r3, [r2, #4]
 80061fe:	4408      	add	r0, r1
 8006200:	6010      	str	r0, [r2, #0]
 8006202:	e7da      	b.n	80061ba <_free_r+0x22>
 8006204:	d902      	bls.n	800620c <_free_r+0x74>
 8006206:	230c      	movs	r3, #12
 8006208:	602b      	str	r3, [r5, #0]
 800620a:	e7d6      	b.n	80061ba <_free_r+0x22>
 800620c:	6820      	ldr	r0, [r4, #0]
 800620e:	1821      	adds	r1, r4, r0
 8006210:	428b      	cmp	r3, r1
 8006212:	bf04      	itt	eq
 8006214:	6819      	ldreq	r1, [r3, #0]
 8006216:	685b      	ldreq	r3, [r3, #4]
 8006218:	6063      	str	r3, [r4, #4]
 800621a:	bf04      	itt	eq
 800621c:	1809      	addeq	r1, r1, r0
 800621e:	6021      	streq	r1, [r4, #0]
 8006220:	6054      	str	r4, [r2, #4]
 8006222:	e7ca      	b.n	80061ba <_free_r+0x22>
 8006224:	bd38      	pop	{r3, r4, r5, pc}
 8006226:	bf00      	nop
 8006228:	2000037c 	.word	0x2000037c

0800622c <__ssputs_r>:
 800622c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006230:	688e      	ldr	r6, [r1, #8]
 8006232:	461f      	mov	r7, r3
 8006234:	42be      	cmp	r6, r7
 8006236:	680b      	ldr	r3, [r1, #0]
 8006238:	4682      	mov	sl, r0
 800623a:	460c      	mov	r4, r1
 800623c:	4690      	mov	r8, r2
 800623e:	d82d      	bhi.n	800629c <__ssputs_r+0x70>
 8006240:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006244:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006248:	d026      	beq.n	8006298 <__ssputs_r+0x6c>
 800624a:	6965      	ldr	r5, [r4, #20]
 800624c:	6909      	ldr	r1, [r1, #16]
 800624e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006252:	eba3 0901 	sub.w	r9, r3, r1
 8006256:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800625a:	1c7b      	adds	r3, r7, #1
 800625c:	444b      	add	r3, r9
 800625e:	106d      	asrs	r5, r5, #1
 8006260:	429d      	cmp	r5, r3
 8006262:	bf38      	it	cc
 8006264:	461d      	movcc	r5, r3
 8006266:	0553      	lsls	r3, r2, #21
 8006268:	d527      	bpl.n	80062ba <__ssputs_r+0x8e>
 800626a:	4629      	mov	r1, r5
 800626c:	f7ff fdd4 	bl	8005e18 <_malloc_r>
 8006270:	4606      	mov	r6, r0
 8006272:	b360      	cbz	r0, 80062ce <__ssputs_r+0xa2>
 8006274:	6921      	ldr	r1, [r4, #16]
 8006276:	464a      	mov	r2, r9
 8006278:	f000 fabc 	bl	80067f4 <memcpy>
 800627c:	89a3      	ldrh	r3, [r4, #12]
 800627e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006286:	81a3      	strh	r3, [r4, #12]
 8006288:	6126      	str	r6, [r4, #16]
 800628a:	6165      	str	r5, [r4, #20]
 800628c:	444e      	add	r6, r9
 800628e:	eba5 0509 	sub.w	r5, r5, r9
 8006292:	6026      	str	r6, [r4, #0]
 8006294:	60a5      	str	r5, [r4, #8]
 8006296:	463e      	mov	r6, r7
 8006298:	42be      	cmp	r6, r7
 800629a:	d900      	bls.n	800629e <__ssputs_r+0x72>
 800629c:	463e      	mov	r6, r7
 800629e:	6820      	ldr	r0, [r4, #0]
 80062a0:	4632      	mov	r2, r6
 80062a2:	4641      	mov	r1, r8
 80062a4:	f7ff fe7a 	bl	8005f9c <memmove>
 80062a8:	68a3      	ldr	r3, [r4, #8]
 80062aa:	1b9b      	subs	r3, r3, r6
 80062ac:	60a3      	str	r3, [r4, #8]
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	4433      	add	r3, r6
 80062b2:	6023      	str	r3, [r4, #0]
 80062b4:	2000      	movs	r0, #0
 80062b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ba:	462a      	mov	r2, r5
 80062bc:	f000 faa8 	bl	8006810 <_realloc_r>
 80062c0:	4606      	mov	r6, r0
 80062c2:	2800      	cmp	r0, #0
 80062c4:	d1e0      	bne.n	8006288 <__ssputs_r+0x5c>
 80062c6:	6921      	ldr	r1, [r4, #16]
 80062c8:	4650      	mov	r0, sl
 80062ca:	f7ff ff65 	bl	8006198 <_free_r>
 80062ce:	230c      	movs	r3, #12
 80062d0:	f8ca 3000 	str.w	r3, [sl]
 80062d4:	89a3      	ldrh	r3, [r4, #12]
 80062d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062da:	81a3      	strh	r3, [r4, #12]
 80062dc:	f04f 30ff 	mov.w	r0, #4294967295
 80062e0:	e7e9      	b.n	80062b6 <__ssputs_r+0x8a>
	...

080062e4 <_svfiprintf_r>:
 80062e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e8:	4698      	mov	r8, r3
 80062ea:	898b      	ldrh	r3, [r1, #12]
 80062ec:	061b      	lsls	r3, r3, #24
 80062ee:	b09d      	sub	sp, #116	@ 0x74
 80062f0:	4607      	mov	r7, r0
 80062f2:	460d      	mov	r5, r1
 80062f4:	4614      	mov	r4, r2
 80062f6:	d510      	bpl.n	800631a <_svfiprintf_r+0x36>
 80062f8:	690b      	ldr	r3, [r1, #16]
 80062fa:	b973      	cbnz	r3, 800631a <_svfiprintf_r+0x36>
 80062fc:	2140      	movs	r1, #64	@ 0x40
 80062fe:	f7ff fd8b 	bl	8005e18 <_malloc_r>
 8006302:	6028      	str	r0, [r5, #0]
 8006304:	6128      	str	r0, [r5, #16]
 8006306:	b930      	cbnz	r0, 8006316 <_svfiprintf_r+0x32>
 8006308:	230c      	movs	r3, #12
 800630a:	603b      	str	r3, [r7, #0]
 800630c:	f04f 30ff 	mov.w	r0, #4294967295
 8006310:	b01d      	add	sp, #116	@ 0x74
 8006312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006316:	2340      	movs	r3, #64	@ 0x40
 8006318:	616b      	str	r3, [r5, #20]
 800631a:	2300      	movs	r3, #0
 800631c:	9309      	str	r3, [sp, #36]	@ 0x24
 800631e:	2320      	movs	r3, #32
 8006320:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006324:	f8cd 800c 	str.w	r8, [sp, #12]
 8006328:	2330      	movs	r3, #48	@ 0x30
 800632a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064c8 <_svfiprintf_r+0x1e4>
 800632e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006332:	f04f 0901 	mov.w	r9, #1
 8006336:	4623      	mov	r3, r4
 8006338:	469a      	mov	sl, r3
 800633a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800633e:	b10a      	cbz	r2, 8006344 <_svfiprintf_r+0x60>
 8006340:	2a25      	cmp	r2, #37	@ 0x25
 8006342:	d1f9      	bne.n	8006338 <_svfiprintf_r+0x54>
 8006344:	ebba 0b04 	subs.w	fp, sl, r4
 8006348:	d00b      	beq.n	8006362 <_svfiprintf_r+0x7e>
 800634a:	465b      	mov	r3, fp
 800634c:	4622      	mov	r2, r4
 800634e:	4629      	mov	r1, r5
 8006350:	4638      	mov	r0, r7
 8006352:	f7ff ff6b 	bl	800622c <__ssputs_r>
 8006356:	3001      	adds	r0, #1
 8006358:	f000 80a7 	beq.w	80064aa <_svfiprintf_r+0x1c6>
 800635c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800635e:	445a      	add	r2, fp
 8006360:	9209      	str	r2, [sp, #36]	@ 0x24
 8006362:	f89a 3000 	ldrb.w	r3, [sl]
 8006366:	2b00      	cmp	r3, #0
 8006368:	f000 809f 	beq.w	80064aa <_svfiprintf_r+0x1c6>
 800636c:	2300      	movs	r3, #0
 800636e:	f04f 32ff 	mov.w	r2, #4294967295
 8006372:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006376:	f10a 0a01 	add.w	sl, sl, #1
 800637a:	9304      	str	r3, [sp, #16]
 800637c:	9307      	str	r3, [sp, #28]
 800637e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006382:	931a      	str	r3, [sp, #104]	@ 0x68
 8006384:	4654      	mov	r4, sl
 8006386:	2205      	movs	r2, #5
 8006388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800638c:	484e      	ldr	r0, [pc, #312]	@ (80064c8 <_svfiprintf_r+0x1e4>)
 800638e:	f7f9 ff27 	bl	80001e0 <memchr>
 8006392:	9a04      	ldr	r2, [sp, #16]
 8006394:	b9d8      	cbnz	r0, 80063ce <_svfiprintf_r+0xea>
 8006396:	06d0      	lsls	r0, r2, #27
 8006398:	bf44      	itt	mi
 800639a:	2320      	movmi	r3, #32
 800639c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063a0:	0711      	lsls	r1, r2, #28
 80063a2:	bf44      	itt	mi
 80063a4:	232b      	movmi	r3, #43	@ 0x2b
 80063a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063aa:	f89a 3000 	ldrb.w	r3, [sl]
 80063ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80063b0:	d015      	beq.n	80063de <_svfiprintf_r+0xfa>
 80063b2:	9a07      	ldr	r2, [sp, #28]
 80063b4:	4654      	mov	r4, sl
 80063b6:	2000      	movs	r0, #0
 80063b8:	f04f 0c0a 	mov.w	ip, #10
 80063bc:	4621      	mov	r1, r4
 80063be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063c2:	3b30      	subs	r3, #48	@ 0x30
 80063c4:	2b09      	cmp	r3, #9
 80063c6:	d94b      	bls.n	8006460 <_svfiprintf_r+0x17c>
 80063c8:	b1b0      	cbz	r0, 80063f8 <_svfiprintf_r+0x114>
 80063ca:	9207      	str	r2, [sp, #28]
 80063cc:	e014      	b.n	80063f8 <_svfiprintf_r+0x114>
 80063ce:	eba0 0308 	sub.w	r3, r0, r8
 80063d2:	fa09 f303 	lsl.w	r3, r9, r3
 80063d6:	4313      	orrs	r3, r2
 80063d8:	9304      	str	r3, [sp, #16]
 80063da:	46a2      	mov	sl, r4
 80063dc:	e7d2      	b.n	8006384 <_svfiprintf_r+0xa0>
 80063de:	9b03      	ldr	r3, [sp, #12]
 80063e0:	1d19      	adds	r1, r3, #4
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	9103      	str	r1, [sp, #12]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	bfbb      	ittet	lt
 80063ea:	425b      	neglt	r3, r3
 80063ec:	f042 0202 	orrlt.w	r2, r2, #2
 80063f0:	9307      	strge	r3, [sp, #28]
 80063f2:	9307      	strlt	r3, [sp, #28]
 80063f4:	bfb8      	it	lt
 80063f6:	9204      	strlt	r2, [sp, #16]
 80063f8:	7823      	ldrb	r3, [r4, #0]
 80063fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80063fc:	d10a      	bne.n	8006414 <_svfiprintf_r+0x130>
 80063fe:	7863      	ldrb	r3, [r4, #1]
 8006400:	2b2a      	cmp	r3, #42	@ 0x2a
 8006402:	d132      	bne.n	800646a <_svfiprintf_r+0x186>
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	1d1a      	adds	r2, r3, #4
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	9203      	str	r2, [sp, #12]
 800640c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006410:	3402      	adds	r4, #2
 8006412:	9305      	str	r3, [sp, #20]
 8006414:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064d8 <_svfiprintf_r+0x1f4>
 8006418:	7821      	ldrb	r1, [r4, #0]
 800641a:	2203      	movs	r2, #3
 800641c:	4650      	mov	r0, sl
 800641e:	f7f9 fedf 	bl	80001e0 <memchr>
 8006422:	b138      	cbz	r0, 8006434 <_svfiprintf_r+0x150>
 8006424:	9b04      	ldr	r3, [sp, #16]
 8006426:	eba0 000a 	sub.w	r0, r0, sl
 800642a:	2240      	movs	r2, #64	@ 0x40
 800642c:	4082      	lsls	r2, r0
 800642e:	4313      	orrs	r3, r2
 8006430:	3401      	adds	r4, #1
 8006432:	9304      	str	r3, [sp, #16]
 8006434:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006438:	4824      	ldr	r0, [pc, #144]	@ (80064cc <_svfiprintf_r+0x1e8>)
 800643a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800643e:	2206      	movs	r2, #6
 8006440:	f7f9 fece 	bl	80001e0 <memchr>
 8006444:	2800      	cmp	r0, #0
 8006446:	d036      	beq.n	80064b6 <_svfiprintf_r+0x1d2>
 8006448:	4b21      	ldr	r3, [pc, #132]	@ (80064d0 <_svfiprintf_r+0x1ec>)
 800644a:	bb1b      	cbnz	r3, 8006494 <_svfiprintf_r+0x1b0>
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	3307      	adds	r3, #7
 8006450:	f023 0307 	bic.w	r3, r3, #7
 8006454:	3308      	adds	r3, #8
 8006456:	9303      	str	r3, [sp, #12]
 8006458:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800645a:	4433      	add	r3, r6
 800645c:	9309      	str	r3, [sp, #36]	@ 0x24
 800645e:	e76a      	b.n	8006336 <_svfiprintf_r+0x52>
 8006460:	fb0c 3202 	mla	r2, ip, r2, r3
 8006464:	460c      	mov	r4, r1
 8006466:	2001      	movs	r0, #1
 8006468:	e7a8      	b.n	80063bc <_svfiprintf_r+0xd8>
 800646a:	2300      	movs	r3, #0
 800646c:	3401      	adds	r4, #1
 800646e:	9305      	str	r3, [sp, #20]
 8006470:	4619      	mov	r1, r3
 8006472:	f04f 0c0a 	mov.w	ip, #10
 8006476:	4620      	mov	r0, r4
 8006478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800647c:	3a30      	subs	r2, #48	@ 0x30
 800647e:	2a09      	cmp	r2, #9
 8006480:	d903      	bls.n	800648a <_svfiprintf_r+0x1a6>
 8006482:	2b00      	cmp	r3, #0
 8006484:	d0c6      	beq.n	8006414 <_svfiprintf_r+0x130>
 8006486:	9105      	str	r1, [sp, #20]
 8006488:	e7c4      	b.n	8006414 <_svfiprintf_r+0x130>
 800648a:	fb0c 2101 	mla	r1, ip, r1, r2
 800648e:	4604      	mov	r4, r0
 8006490:	2301      	movs	r3, #1
 8006492:	e7f0      	b.n	8006476 <_svfiprintf_r+0x192>
 8006494:	ab03      	add	r3, sp, #12
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	462a      	mov	r2, r5
 800649a:	4b0e      	ldr	r3, [pc, #56]	@ (80064d4 <_svfiprintf_r+0x1f0>)
 800649c:	a904      	add	r1, sp, #16
 800649e:	4638      	mov	r0, r7
 80064a0:	f3af 8000 	nop.w
 80064a4:	1c42      	adds	r2, r0, #1
 80064a6:	4606      	mov	r6, r0
 80064a8:	d1d6      	bne.n	8006458 <_svfiprintf_r+0x174>
 80064aa:	89ab      	ldrh	r3, [r5, #12]
 80064ac:	065b      	lsls	r3, r3, #25
 80064ae:	f53f af2d 	bmi.w	800630c <_svfiprintf_r+0x28>
 80064b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064b4:	e72c      	b.n	8006310 <_svfiprintf_r+0x2c>
 80064b6:	ab03      	add	r3, sp, #12
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	462a      	mov	r2, r5
 80064bc:	4b05      	ldr	r3, [pc, #20]	@ (80064d4 <_svfiprintf_r+0x1f0>)
 80064be:	a904      	add	r1, sp, #16
 80064c0:	4638      	mov	r0, r7
 80064c2:	f000 f879 	bl	80065b8 <_printf_i>
 80064c6:	e7ed      	b.n	80064a4 <_svfiprintf_r+0x1c0>
 80064c8:	080068f8 	.word	0x080068f8
 80064cc:	08006902 	.word	0x08006902
 80064d0:	00000000 	.word	0x00000000
 80064d4:	0800622d 	.word	0x0800622d
 80064d8:	080068fe 	.word	0x080068fe

080064dc <_printf_common>:
 80064dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064e0:	4616      	mov	r6, r2
 80064e2:	4698      	mov	r8, r3
 80064e4:	688a      	ldr	r2, [r1, #8]
 80064e6:	690b      	ldr	r3, [r1, #16]
 80064e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064ec:	4293      	cmp	r3, r2
 80064ee:	bfb8      	it	lt
 80064f0:	4613      	movlt	r3, r2
 80064f2:	6033      	str	r3, [r6, #0]
 80064f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064f8:	4607      	mov	r7, r0
 80064fa:	460c      	mov	r4, r1
 80064fc:	b10a      	cbz	r2, 8006502 <_printf_common+0x26>
 80064fe:	3301      	adds	r3, #1
 8006500:	6033      	str	r3, [r6, #0]
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	0699      	lsls	r1, r3, #26
 8006506:	bf42      	ittt	mi
 8006508:	6833      	ldrmi	r3, [r6, #0]
 800650a:	3302      	addmi	r3, #2
 800650c:	6033      	strmi	r3, [r6, #0]
 800650e:	6825      	ldr	r5, [r4, #0]
 8006510:	f015 0506 	ands.w	r5, r5, #6
 8006514:	d106      	bne.n	8006524 <_printf_common+0x48>
 8006516:	f104 0a19 	add.w	sl, r4, #25
 800651a:	68e3      	ldr	r3, [r4, #12]
 800651c:	6832      	ldr	r2, [r6, #0]
 800651e:	1a9b      	subs	r3, r3, r2
 8006520:	42ab      	cmp	r3, r5
 8006522:	dc26      	bgt.n	8006572 <_printf_common+0x96>
 8006524:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006528:	6822      	ldr	r2, [r4, #0]
 800652a:	3b00      	subs	r3, #0
 800652c:	bf18      	it	ne
 800652e:	2301      	movne	r3, #1
 8006530:	0692      	lsls	r2, r2, #26
 8006532:	d42b      	bmi.n	800658c <_printf_common+0xb0>
 8006534:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006538:	4641      	mov	r1, r8
 800653a:	4638      	mov	r0, r7
 800653c:	47c8      	blx	r9
 800653e:	3001      	adds	r0, #1
 8006540:	d01e      	beq.n	8006580 <_printf_common+0xa4>
 8006542:	6823      	ldr	r3, [r4, #0]
 8006544:	6922      	ldr	r2, [r4, #16]
 8006546:	f003 0306 	and.w	r3, r3, #6
 800654a:	2b04      	cmp	r3, #4
 800654c:	bf02      	ittt	eq
 800654e:	68e5      	ldreq	r5, [r4, #12]
 8006550:	6833      	ldreq	r3, [r6, #0]
 8006552:	1aed      	subeq	r5, r5, r3
 8006554:	68a3      	ldr	r3, [r4, #8]
 8006556:	bf0c      	ite	eq
 8006558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800655c:	2500      	movne	r5, #0
 800655e:	4293      	cmp	r3, r2
 8006560:	bfc4      	itt	gt
 8006562:	1a9b      	subgt	r3, r3, r2
 8006564:	18ed      	addgt	r5, r5, r3
 8006566:	2600      	movs	r6, #0
 8006568:	341a      	adds	r4, #26
 800656a:	42b5      	cmp	r5, r6
 800656c:	d11a      	bne.n	80065a4 <_printf_common+0xc8>
 800656e:	2000      	movs	r0, #0
 8006570:	e008      	b.n	8006584 <_printf_common+0xa8>
 8006572:	2301      	movs	r3, #1
 8006574:	4652      	mov	r2, sl
 8006576:	4641      	mov	r1, r8
 8006578:	4638      	mov	r0, r7
 800657a:	47c8      	blx	r9
 800657c:	3001      	adds	r0, #1
 800657e:	d103      	bne.n	8006588 <_printf_common+0xac>
 8006580:	f04f 30ff 	mov.w	r0, #4294967295
 8006584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006588:	3501      	adds	r5, #1
 800658a:	e7c6      	b.n	800651a <_printf_common+0x3e>
 800658c:	18e1      	adds	r1, r4, r3
 800658e:	1c5a      	adds	r2, r3, #1
 8006590:	2030      	movs	r0, #48	@ 0x30
 8006592:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006596:	4422      	add	r2, r4
 8006598:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800659c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065a0:	3302      	adds	r3, #2
 80065a2:	e7c7      	b.n	8006534 <_printf_common+0x58>
 80065a4:	2301      	movs	r3, #1
 80065a6:	4622      	mov	r2, r4
 80065a8:	4641      	mov	r1, r8
 80065aa:	4638      	mov	r0, r7
 80065ac:	47c8      	blx	r9
 80065ae:	3001      	adds	r0, #1
 80065b0:	d0e6      	beq.n	8006580 <_printf_common+0xa4>
 80065b2:	3601      	adds	r6, #1
 80065b4:	e7d9      	b.n	800656a <_printf_common+0x8e>
	...

080065b8 <_printf_i>:
 80065b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065bc:	7e0f      	ldrb	r7, [r1, #24]
 80065be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065c0:	2f78      	cmp	r7, #120	@ 0x78
 80065c2:	4691      	mov	r9, r2
 80065c4:	4680      	mov	r8, r0
 80065c6:	460c      	mov	r4, r1
 80065c8:	469a      	mov	sl, r3
 80065ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065ce:	d807      	bhi.n	80065e0 <_printf_i+0x28>
 80065d0:	2f62      	cmp	r7, #98	@ 0x62
 80065d2:	d80a      	bhi.n	80065ea <_printf_i+0x32>
 80065d4:	2f00      	cmp	r7, #0
 80065d6:	f000 80d1 	beq.w	800677c <_printf_i+0x1c4>
 80065da:	2f58      	cmp	r7, #88	@ 0x58
 80065dc:	f000 80b8 	beq.w	8006750 <_printf_i+0x198>
 80065e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065e8:	e03a      	b.n	8006660 <_printf_i+0xa8>
 80065ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065ee:	2b15      	cmp	r3, #21
 80065f0:	d8f6      	bhi.n	80065e0 <_printf_i+0x28>
 80065f2:	a101      	add	r1, pc, #4	@ (adr r1, 80065f8 <_printf_i+0x40>)
 80065f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065f8:	08006651 	.word	0x08006651
 80065fc:	08006665 	.word	0x08006665
 8006600:	080065e1 	.word	0x080065e1
 8006604:	080065e1 	.word	0x080065e1
 8006608:	080065e1 	.word	0x080065e1
 800660c:	080065e1 	.word	0x080065e1
 8006610:	08006665 	.word	0x08006665
 8006614:	080065e1 	.word	0x080065e1
 8006618:	080065e1 	.word	0x080065e1
 800661c:	080065e1 	.word	0x080065e1
 8006620:	080065e1 	.word	0x080065e1
 8006624:	08006763 	.word	0x08006763
 8006628:	0800668f 	.word	0x0800668f
 800662c:	0800671d 	.word	0x0800671d
 8006630:	080065e1 	.word	0x080065e1
 8006634:	080065e1 	.word	0x080065e1
 8006638:	08006785 	.word	0x08006785
 800663c:	080065e1 	.word	0x080065e1
 8006640:	0800668f 	.word	0x0800668f
 8006644:	080065e1 	.word	0x080065e1
 8006648:	080065e1 	.word	0x080065e1
 800664c:	08006725 	.word	0x08006725
 8006650:	6833      	ldr	r3, [r6, #0]
 8006652:	1d1a      	adds	r2, r3, #4
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	6032      	str	r2, [r6, #0]
 8006658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800665c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006660:	2301      	movs	r3, #1
 8006662:	e09c      	b.n	800679e <_printf_i+0x1e6>
 8006664:	6833      	ldr	r3, [r6, #0]
 8006666:	6820      	ldr	r0, [r4, #0]
 8006668:	1d19      	adds	r1, r3, #4
 800666a:	6031      	str	r1, [r6, #0]
 800666c:	0606      	lsls	r6, r0, #24
 800666e:	d501      	bpl.n	8006674 <_printf_i+0xbc>
 8006670:	681d      	ldr	r5, [r3, #0]
 8006672:	e003      	b.n	800667c <_printf_i+0xc4>
 8006674:	0645      	lsls	r5, r0, #25
 8006676:	d5fb      	bpl.n	8006670 <_printf_i+0xb8>
 8006678:	f9b3 5000 	ldrsh.w	r5, [r3]
 800667c:	2d00      	cmp	r5, #0
 800667e:	da03      	bge.n	8006688 <_printf_i+0xd0>
 8006680:	232d      	movs	r3, #45	@ 0x2d
 8006682:	426d      	negs	r5, r5
 8006684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006688:	4858      	ldr	r0, [pc, #352]	@ (80067ec <_printf_i+0x234>)
 800668a:	230a      	movs	r3, #10
 800668c:	e011      	b.n	80066b2 <_printf_i+0xfa>
 800668e:	6821      	ldr	r1, [r4, #0]
 8006690:	6833      	ldr	r3, [r6, #0]
 8006692:	0608      	lsls	r0, r1, #24
 8006694:	f853 5b04 	ldr.w	r5, [r3], #4
 8006698:	d402      	bmi.n	80066a0 <_printf_i+0xe8>
 800669a:	0649      	lsls	r1, r1, #25
 800669c:	bf48      	it	mi
 800669e:	b2ad      	uxthmi	r5, r5
 80066a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80066a2:	4852      	ldr	r0, [pc, #328]	@ (80067ec <_printf_i+0x234>)
 80066a4:	6033      	str	r3, [r6, #0]
 80066a6:	bf14      	ite	ne
 80066a8:	230a      	movne	r3, #10
 80066aa:	2308      	moveq	r3, #8
 80066ac:	2100      	movs	r1, #0
 80066ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066b2:	6866      	ldr	r6, [r4, #4]
 80066b4:	60a6      	str	r6, [r4, #8]
 80066b6:	2e00      	cmp	r6, #0
 80066b8:	db05      	blt.n	80066c6 <_printf_i+0x10e>
 80066ba:	6821      	ldr	r1, [r4, #0]
 80066bc:	432e      	orrs	r6, r5
 80066be:	f021 0104 	bic.w	r1, r1, #4
 80066c2:	6021      	str	r1, [r4, #0]
 80066c4:	d04b      	beq.n	800675e <_printf_i+0x1a6>
 80066c6:	4616      	mov	r6, r2
 80066c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80066cc:	fb03 5711 	mls	r7, r3, r1, r5
 80066d0:	5dc7      	ldrb	r7, [r0, r7]
 80066d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066d6:	462f      	mov	r7, r5
 80066d8:	42bb      	cmp	r3, r7
 80066da:	460d      	mov	r5, r1
 80066dc:	d9f4      	bls.n	80066c8 <_printf_i+0x110>
 80066de:	2b08      	cmp	r3, #8
 80066e0:	d10b      	bne.n	80066fa <_printf_i+0x142>
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	07df      	lsls	r7, r3, #31
 80066e6:	d508      	bpl.n	80066fa <_printf_i+0x142>
 80066e8:	6923      	ldr	r3, [r4, #16]
 80066ea:	6861      	ldr	r1, [r4, #4]
 80066ec:	4299      	cmp	r1, r3
 80066ee:	bfde      	ittt	le
 80066f0:	2330      	movle	r3, #48	@ 0x30
 80066f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066fa:	1b92      	subs	r2, r2, r6
 80066fc:	6122      	str	r2, [r4, #16]
 80066fe:	f8cd a000 	str.w	sl, [sp]
 8006702:	464b      	mov	r3, r9
 8006704:	aa03      	add	r2, sp, #12
 8006706:	4621      	mov	r1, r4
 8006708:	4640      	mov	r0, r8
 800670a:	f7ff fee7 	bl	80064dc <_printf_common>
 800670e:	3001      	adds	r0, #1
 8006710:	d14a      	bne.n	80067a8 <_printf_i+0x1f0>
 8006712:	f04f 30ff 	mov.w	r0, #4294967295
 8006716:	b004      	add	sp, #16
 8006718:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	f043 0320 	orr.w	r3, r3, #32
 8006722:	6023      	str	r3, [r4, #0]
 8006724:	4832      	ldr	r0, [pc, #200]	@ (80067f0 <_printf_i+0x238>)
 8006726:	2778      	movs	r7, #120	@ 0x78
 8006728:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800672c:	6823      	ldr	r3, [r4, #0]
 800672e:	6831      	ldr	r1, [r6, #0]
 8006730:	061f      	lsls	r7, r3, #24
 8006732:	f851 5b04 	ldr.w	r5, [r1], #4
 8006736:	d402      	bmi.n	800673e <_printf_i+0x186>
 8006738:	065f      	lsls	r7, r3, #25
 800673a:	bf48      	it	mi
 800673c:	b2ad      	uxthmi	r5, r5
 800673e:	6031      	str	r1, [r6, #0]
 8006740:	07d9      	lsls	r1, r3, #31
 8006742:	bf44      	itt	mi
 8006744:	f043 0320 	orrmi.w	r3, r3, #32
 8006748:	6023      	strmi	r3, [r4, #0]
 800674a:	b11d      	cbz	r5, 8006754 <_printf_i+0x19c>
 800674c:	2310      	movs	r3, #16
 800674e:	e7ad      	b.n	80066ac <_printf_i+0xf4>
 8006750:	4826      	ldr	r0, [pc, #152]	@ (80067ec <_printf_i+0x234>)
 8006752:	e7e9      	b.n	8006728 <_printf_i+0x170>
 8006754:	6823      	ldr	r3, [r4, #0]
 8006756:	f023 0320 	bic.w	r3, r3, #32
 800675a:	6023      	str	r3, [r4, #0]
 800675c:	e7f6      	b.n	800674c <_printf_i+0x194>
 800675e:	4616      	mov	r6, r2
 8006760:	e7bd      	b.n	80066de <_printf_i+0x126>
 8006762:	6833      	ldr	r3, [r6, #0]
 8006764:	6825      	ldr	r5, [r4, #0]
 8006766:	6961      	ldr	r1, [r4, #20]
 8006768:	1d18      	adds	r0, r3, #4
 800676a:	6030      	str	r0, [r6, #0]
 800676c:	062e      	lsls	r6, r5, #24
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	d501      	bpl.n	8006776 <_printf_i+0x1be>
 8006772:	6019      	str	r1, [r3, #0]
 8006774:	e002      	b.n	800677c <_printf_i+0x1c4>
 8006776:	0668      	lsls	r0, r5, #25
 8006778:	d5fb      	bpl.n	8006772 <_printf_i+0x1ba>
 800677a:	8019      	strh	r1, [r3, #0]
 800677c:	2300      	movs	r3, #0
 800677e:	6123      	str	r3, [r4, #16]
 8006780:	4616      	mov	r6, r2
 8006782:	e7bc      	b.n	80066fe <_printf_i+0x146>
 8006784:	6833      	ldr	r3, [r6, #0]
 8006786:	1d1a      	adds	r2, r3, #4
 8006788:	6032      	str	r2, [r6, #0]
 800678a:	681e      	ldr	r6, [r3, #0]
 800678c:	6862      	ldr	r2, [r4, #4]
 800678e:	2100      	movs	r1, #0
 8006790:	4630      	mov	r0, r6
 8006792:	f7f9 fd25 	bl	80001e0 <memchr>
 8006796:	b108      	cbz	r0, 800679c <_printf_i+0x1e4>
 8006798:	1b80      	subs	r0, r0, r6
 800679a:	6060      	str	r0, [r4, #4]
 800679c:	6863      	ldr	r3, [r4, #4]
 800679e:	6123      	str	r3, [r4, #16]
 80067a0:	2300      	movs	r3, #0
 80067a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067a6:	e7aa      	b.n	80066fe <_printf_i+0x146>
 80067a8:	6923      	ldr	r3, [r4, #16]
 80067aa:	4632      	mov	r2, r6
 80067ac:	4649      	mov	r1, r9
 80067ae:	4640      	mov	r0, r8
 80067b0:	47d0      	blx	sl
 80067b2:	3001      	adds	r0, #1
 80067b4:	d0ad      	beq.n	8006712 <_printf_i+0x15a>
 80067b6:	6823      	ldr	r3, [r4, #0]
 80067b8:	079b      	lsls	r3, r3, #30
 80067ba:	d413      	bmi.n	80067e4 <_printf_i+0x22c>
 80067bc:	68e0      	ldr	r0, [r4, #12]
 80067be:	9b03      	ldr	r3, [sp, #12]
 80067c0:	4298      	cmp	r0, r3
 80067c2:	bfb8      	it	lt
 80067c4:	4618      	movlt	r0, r3
 80067c6:	e7a6      	b.n	8006716 <_printf_i+0x15e>
 80067c8:	2301      	movs	r3, #1
 80067ca:	4632      	mov	r2, r6
 80067cc:	4649      	mov	r1, r9
 80067ce:	4640      	mov	r0, r8
 80067d0:	47d0      	blx	sl
 80067d2:	3001      	adds	r0, #1
 80067d4:	d09d      	beq.n	8006712 <_printf_i+0x15a>
 80067d6:	3501      	adds	r5, #1
 80067d8:	68e3      	ldr	r3, [r4, #12]
 80067da:	9903      	ldr	r1, [sp, #12]
 80067dc:	1a5b      	subs	r3, r3, r1
 80067de:	42ab      	cmp	r3, r5
 80067e0:	dcf2      	bgt.n	80067c8 <_printf_i+0x210>
 80067e2:	e7eb      	b.n	80067bc <_printf_i+0x204>
 80067e4:	2500      	movs	r5, #0
 80067e6:	f104 0619 	add.w	r6, r4, #25
 80067ea:	e7f5      	b.n	80067d8 <_printf_i+0x220>
 80067ec:	08006909 	.word	0x08006909
 80067f0:	0800691a 	.word	0x0800691a

080067f4 <memcpy>:
 80067f4:	440a      	add	r2, r1
 80067f6:	4291      	cmp	r1, r2
 80067f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80067fc:	d100      	bne.n	8006800 <memcpy+0xc>
 80067fe:	4770      	bx	lr
 8006800:	b510      	push	{r4, lr}
 8006802:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006806:	f803 4f01 	strb.w	r4, [r3, #1]!
 800680a:	4291      	cmp	r1, r2
 800680c:	d1f9      	bne.n	8006802 <memcpy+0xe>
 800680e:	bd10      	pop	{r4, pc}

08006810 <_realloc_r>:
 8006810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006814:	4607      	mov	r7, r0
 8006816:	4614      	mov	r4, r2
 8006818:	460d      	mov	r5, r1
 800681a:	b921      	cbnz	r1, 8006826 <_realloc_r+0x16>
 800681c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006820:	4611      	mov	r1, r2
 8006822:	f7ff baf9 	b.w	8005e18 <_malloc_r>
 8006826:	b92a      	cbnz	r2, 8006834 <_realloc_r+0x24>
 8006828:	f7ff fcb6 	bl	8006198 <_free_r>
 800682c:	4625      	mov	r5, r4
 800682e:	4628      	mov	r0, r5
 8006830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006834:	f000 f81a 	bl	800686c <_malloc_usable_size_r>
 8006838:	4284      	cmp	r4, r0
 800683a:	4606      	mov	r6, r0
 800683c:	d802      	bhi.n	8006844 <_realloc_r+0x34>
 800683e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006842:	d8f4      	bhi.n	800682e <_realloc_r+0x1e>
 8006844:	4621      	mov	r1, r4
 8006846:	4638      	mov	r0, r7
 8006848:	f7ff fae6 	bl	8005e18 <_malloc_r>
 800684c:	4680      	mov	r8, r0
 800684e:	b908      	cbnz	r0, 8006854 <_realloc_r+0x44>
 8006850:	4645      	mov	r5, r8
 8006852:	e7ec      	b.n	800682e <_realloc_r+0x1e>
 8006854:	42b4      	cmp	r4, r6
 8006856:	4622      	mov	r2, r4
 8006858:	4629      	mov	r1, r5
 800685a:	bf28      	it	cs
 800685c:	4632      	movcs	r2, r6
 800685e:	f7ff ffc9 	bl	80067f4 <memcpy>
 8006862:	4629      	mov	r1, r5
 8006864:	4638      	mov	r0, r7
 8006866:	f7ff fc97 	bl	8006198 <_free_r>
 800686a:	e7f1      	b.n	8006850 <_realloc_r+0x40>

0800686c <_malloc_usable_size_r>:
 800686c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006870:	1f18      	subs	r0, r3, #4
 8006872:	2b00      	cmp	r3, #0
 8006874:	bfbc      	itt	lt
 8006876:	580b      	ldrlt	r3, [r1, r0]
 8006878:	18c0      	addlt	r0, r0, r3
 800687a:	4770      	bx	lr

0800687c <_init>:
 800687c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687e:	bf00      	nop
 8006880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006882:	bc08      	pop	{r3}
 8006884:	469e      	mov	lr, r3
 8006886:	4770      	bx	lr

08006888 <_fini>:
 8006888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688a:	bf00      	nop
 800688c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800688e:	bc08      	pop	{r3}
 8006890:	469e      	mov	lr, r3
 8006892:	4770      	bx	lr
