package core

import chisel3._
import chisel3.util._

class MemoryReq extends Bundle {
    val addr = UInt(32.W)
    val data = UInt(32.W)
    val mask = UInt(4.W) //one hot encoded?
}

class MemoryResp extends Bundle {
    val data = UInt(32.W)
}

class MemoryIO extends Bundle {
    val req = Flipped(Valid(new MemoryReq))
    val resp = Valid(new MemoryResp)
}

class Memory extends Module {
    // https://www.chisel-lang.org/api/latest/chisel3/SyncReadMem.html  read and write is undefined --> this will do as no reads and writes in 1 instruction
    // https://www.chisel-lang.org/api/3.4.3/chisel3/Mem.html           read and write is fine 

    //chapter 14
    val io = IO(new MemoryIO)

    // val mem = SyncReadMem(256, Vec(4, UInt(8.W)))
    val mem = SyncReadMem(1, Vec(4, UInt(8.W)))

    val aligned_addr = (io.req.bits.addr >> 2.U).asUInt
    val valid_addr = aligned_addr(7,0)
    //val data = VecInit(io.req.bits.data(31,24), io.req.bits.data(23,16), io.req.bits.data(15,8), io.req.bits.data(7,0))
    val data = VecInit(io.req.bits.data(7,0), io.req.bits.data(15,8), io.req.bits.data(23,16), io.req.bits.data(31,24))
    val wen = io.req.bits.mask.orR && io.req.valid
    val ren = io.req.valid && !wen

    io.resp.valid := false.B
    io.resp.bits.data := DontCare

    

    //only write when wen is true
    when(wen){
        mem.write(valid_addr, data, io.req.bits.mask.asBools)
    }.elsewhen(ren) {
        val data = mem.read(valid_addr,ren)
        //io.resp.bits.data := Cat(data(0), data(1), data(2), data(3))    //.reverse wasnt working?
        io.resp.bits.data := Cat(data(3), data(2), data(1), data(0))
        io.resp.valid := true.B
    }
}