[0m[[0m[0mdebug[0m] [0m[0m[zinc] IncrementalCompile -----------[0m
[0m[[0m[0mdebug[0m] [0m[0mIncrementalCompile.incrementalCompile[0m
[0m[[0m[0mdebug[0m] [0m[0mprevious = Stamps for: 51 products, 12 sources, 3 libraries[0m
[0m[[0m[0mdebug[0m] [0m[0mcurrent source = Set(${BASE}/1-single-cycle/src/main/scala/riscv/CPUBundle.scala, ${BASE}/1-single-cycle/src/main/scala/peripheral/InstructionROM.scala, ${BASE}/1-single-cycle/src/main/scala/riscv/core/CPU.scala, ${BASE}/1-single-cycle/src/main/scala/riscv/core/Execute.scala, ${BASE}/1-single-cycle/src/main/scala/riscv/core/ALUControl.scala, ${BASE}/1-single-cycle/src/main/scala/peripheral/ROMLoader.scala, ${BASE}/1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala, ${BASE}/1-single-cycle/src/main/scala/peripheral/Memory.scala, ${BASE}/1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala, ${BASE}/1-single-cycle/src/main/scala/board/verilator/Top.scala, ${BASE}/1-single-cycle/src/main/scala/riscv/core/WriteBack.scala, ${BASE}/1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala)[0m
[0m[[0m[0mdebug[0m] [0m[0m> initialChanges = InitialChanges(Changes(added = Set(), removed = Set(), changed = Set(), unmodified = ...),Set(),Set(),API Changes: Set())[0m
[0m[[0m[0mdebug[0m] [0m[0mNo changes[0m
