{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679283356130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679283356131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 21:35:56 2023 " "Processing started: Sun Mar 19 21:35:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679283356131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283356131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283356131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679283356550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679283356550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU_Aux.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "Mux.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Mux.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/flags.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file display7segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sieteSeg " "Found entity 1: sieteSeg" {  } { { "display7segments.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/display7segments.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUMA_op " "Found entity 1: SUMA_op" {  } { { "Suma.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Suma.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement2 " "Found entity 1: complement2" {  } { { "Comp2.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Comp2.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RESTA_op " "Found entity 1: RESTA_op" {  } { { "Resta.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Resta.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaand.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_op " "Found entity 1: AND_op" {  } { { "CompuertaAND.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaAND.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OR_op " "Found entity 1: OR_op" {  } { { "CompuertaOR.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaOR.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertanot.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertanot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_op " "Found entity 1: NOT_op" {  } { { "CompuertaNOT.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaNOT.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaxor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaxor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_op " "Found entity 1: XOR_op" {  } { { "CompuertaXOR.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/CompuertaXOR.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ashiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file ashiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AShiftLeft " "Found entity 1: AShiftLeft" {  } { { "AShiftLeft.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/AShiftLeft.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ashiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file ashiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AShiftRight " "Found entity 1: AShiftRight" {  } { { "AShiftRight.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/AShiftRight.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file lshiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LShiftLeft " "Found entity 1: LShiftLeft" {  } { { "LShiftLeft.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/LShiftLeft.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file lshiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LShiftRight " "Found entity 1: LShiftRight" {  } { { "LShiftRight.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/LShiftRight.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registroalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file registroalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroALU " "Found entity 1: RegistroALU" {  } { { "RegistroALU.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegistroCargaIn.sv(21) " "Verilog HDL information at RegistroCargaIn.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "RegistroCargaIn.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroCargaIn.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679283367517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargain.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaIn " "Found entity 1: RegistroCargaIn" {  } { { "RegistroCargaIn.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroCargaIn.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegistroCargaOut.sv(24) " "Verilog HDL information at RegistroCargaOut.sv(24): always construct contains both blocking and non-blocking assignments" {  } { { "RegistroCargaOut.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroCargaOut.sv" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679283367519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargaout.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargaout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaOut " "Found entity 1: RegistroCargaOut" {  } { { "RegistroCargaOut.sv" "" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroCargaOut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679283367519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283367519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegistroALU " "Elaborating entity \"RegistroALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679283367560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroCargaIn RegistroCargaIn:registroIn " "Elaborating entity \"RegistroCargaIn\" for hierarchy \"RegistroCargaIn:registroIn\"" {  } { { "RegistroALU.sv" "registroIn" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_m " "Elaborating entity \"alu\" for hierarchy \"alu:alu_m\"" {  } { { "RegistroALU.sv" "alu_m" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroALU.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMA_op alu:alu_m\|SUMA_op:g1 " "Elaborating entity \"SUMA_op\" for hierarchy \"alu:alu_m\|SUMA_op:g1\"" {  } { { "ALU_Aux.sv" "g1" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESTA_op alu:alu_m\|RESTA_op:g2 " "Elaborating entity \"RESTA_op\" for hierarchy \"alu:alu_m\|RESTA_op:g2\"" {  } { { "ALU_Aux.sv" "g2" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement2 alu:alu_m\|RESTA_op:g2\|complement2:comp2 " "Elaborating entity \"complement2\" for hierarchy \"alu:alu_m\|RESTA_op:g2\|complement2:comp2\"" {  } { { "Resta.sv" "comp2" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/Resta.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_op alu:alu_m\|AND_op:g3 " "Elaborating entity \"AND_op\" for hierarchy \"alu:alu_m\|AND_op:g3\"" {  } { { "ALU_Aux.sv" "g3" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_op alu:alu_m\|OR_op:g4 " "Elaborating entity \"OR_op\" for hierarchy \"alu:alu_m\|OR_op:g4\"" {  } { { "ALU_Aux.sv" "g4" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_op alu:alu_m\|NOT_op:g5 " "Elaborating entity \"NOT_op\" for hierarchy \"alu:alu_m\|NOT_op:g5\"" {  } { { "ALU_Aux.sv" "g5" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_op alu:alu_m\|XOR_op:g7 " "Elaborating entity \"XOR_op\" for hierarchy \"alu:alu_m\|XOR_op:g7\"" {  } { { "ALU_Aux.sv" "g7" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AShiftLeft alu:alu_m\|AShiftLeft:g8 " "Elaborating entity \"AShiftLeft\" for hierarchy \"alu:alu_m\|AShiftLeft:g8\"" {  } { { "ALU_Aux.sv" "g8" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AShiftRight alu:alu_m\|AShiftRight:g9 " "Elaborating entity \"AShiftRight\" for hierarchy \"alu:alu_m\|AShiftRight:g9\"" {  } { { "ALU_Aux.sv" "g9" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LShiftLeft alu:alu_m\|LShiftLeft:g10 " "Elaborating entity \"LShiftLeft\" for hierarchy \"alu:alu_m\|LShiftLeft:g10\"" {  } { { "ALU_Aux.sv" "g10" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LShiftRight alu:alu_m\|LShiftRight:g11 " "Elaborating entity \"LShiftRight\" for hierarchy \"alu:alu_m\|LShiftRight:g11\"" {  } { { "ALU_Aux.sv" "g11" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:alu_m\|mux4:g12 " "Elaborating entity \"mux4\" for hierarchy \"alu:alu_m\|mux4:g12\"" {  } { { "ALU_Aux.sv" "g12" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags alu:alu_m\|flags:g13 " "Elaborating entity \"flags\" for hierarchy \"alu:alu_m\|flags:g13\"" {  } { { "ALU_Aux.sv" "g13" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteSeg alu:alu_m\|sieteSeg:g14 " "Elaborating entity \"sieteSeg\" for hierarchy \"alu:alu_m\|sieteSeg:g14\"" {  } { { "ALU_Aux.sv" "g14" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/ALU_Aux.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroCargaOut RegistroCargaOut:registroOut " "Elaborating entity \"RegistroCargaOut\" for hierarchy \"RegistroCargaOut:registroOut\"" {  } { { "RegistroALU.sv" "registroOut" { Text "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/RegistroALU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283367791 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679283368397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679283368855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/output_files/ALU.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/emadrigal_acambronero_hespinoza_digital_design_lab_2023-experimento1-Lab3/Experimento 1/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283369706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679283369868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679283369868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "345 " "Implemented 345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679283369980 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679283369980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679283369980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679283369980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679283370009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 21:36:10 2023 " "Processing ended: Sun Mar 19 21:36:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679283370009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679283370009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679283370009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679283370009 ""}
