\hypertarget{group__RCC__APB2LPENR__Bit__Positions}{}\doxysection{RCC\+\_\+\+APB2\+LPENR Bit Position Definitions}
\label{group__RCC__APB2LPENR__Bit__Positions}\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+APB2\+LPENR register.  


Collaboration diagram for RCC\+\_\+\+APB2\+LPENR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB2LPENR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gad9570ba4efde9d8e285987233a9f2f31}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADCLPEN}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga7a740fdf8313fbdd00dd97eb73afc4dc}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}}~11
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}~14
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}}~17
\item 
\#define \mbox{\hyperlink{group__RCC__APB2LPENR__Bit__Positions_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}~18
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+APB2\+LPENR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_gad9570ba4efde9d8e285987233a9f2f31}\label{group__RCC__APB2LPENR__Bit__Positions_gad9570ba4efde9d8e285987233a9f2f31}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_ADCLPEN@{RCC\_APB2LPENR\_ADCLPEN}}
\index{RCC\_APB2LPENR\_ADCLPEN@{RCC\_APB2LPENR\_ADCLPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_ADCLPEN}{RCC\_APB2LPENR\_ADCLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADCLPEN~8}

ADC Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_ga7a740fdf8313fbdd00dd97eb73afc4dc}\label{group__RCC__APB2LPENR__Bit__Positions_ga7a740fdf8313fbdd00dd97eb73afc4dc}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_SDIOLPEN@{RCC\_APB2LPENR\_SDIOLPEN}}
\index{RCC\_APB2LPENR\_SDIOLPEN@{RCC\_APB2LPENR\_SDIOLPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_SDIOLPEN}{RCC\_APB2LPENR\_SDIOLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN~11}

SDIO Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_ga2c6729058e54f4b8f8ae01d5b3586aaa}\label{group__RCC__APB2LPENR__Bit__Positions_ga2c6729058e54f4b8f8ae01d5b3586aaa}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_SPI1LPEN@{RCC\_APB2LPENR\_SPI1LPEN}}
\index{RCC\_APB2LPENR\_SPI1LPEN@{RCC\_APB2LPENR\_SPI1LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_SPI1LPEN}{RCC\_APB2LPENR\_SPI1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN~12}

SPI1 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_gaaa82cfc33f0cf71220398bbe1c4b412e}\label{group__RCC__APB2LPENR__Bit__Positions_gaaa82cfc33f0cf71220398bbe1c4b412e}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_SYSCFGLPEN@{RCC\_APB2LPENR\_SYSCFGLPEN}}
\index{RCC\_APB2LPENR\_SYSCFGLPEN@{RCC\_APB2LPENR\_SYSCFGLPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_SYSCFGLPEN}{RCC\_APB2LPENR\_SYSCFGLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN~14}

System Configuration Controller Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_gae7999e2ebeb1300d0cf6a59ad92c41b6}\label{group__RCC__APB2LPENR__Bit__Positions_gae7999e2ebeb1300d0cf6a59ad92c41b6}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_TIM10LPEN@{RCC\_APB2LPENR\_TIM10LPEN}}
\index{RCC\_APB2LPENR\_TIM10LPEN@{RCC\_APB2LPENR\_TIM10LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM10LPEN}{RCC\_APB2LPENR\_TIM10LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN~17}

TIM10 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_gad43fcaa4f4d6fb2b590a6ffee31f8c94}\label{group__RCC__APB2LPENR__Bit__Positions_gad43fcaa4f4d6fb2b590a6ffee31f8c94}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_TIM11LPEN@{RCC\_APB2LPENR\_TIM11LPEN}}
\index{RCC\_APB2LPENR\_TIM11LPEN@{RCC\_APB2LPENR\_TIM11LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM11LPEN}{RCC\_APB2LPENR\_TIM11LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN~18}

TIM11 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_ga82580245686c32761e8354fb174ba5dd}\label{group__RCC__APB2LPENR__Bit__Positions_ga82580245686c32761e8354fb174ba5dd}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_TIM1LPEN@{RCC\_APB2LPENR\_TIM1LPEN}}
\index{RCC\_APB2LPENR\_TIM1LPEN@{RCC\_APB2LPENR\_TIM1LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM1LPEN}{RCC\_APB2LPENR\_TIM1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN~0}

TIM1 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_ga8a1a808f511ff563f05f32ad3ae6d7c1}\label{group__RCC__APB2LPENR__Bit__Positions_ga8a1a808f511ff563f05f32ad3ae6d7c1}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_TIM8LPEN@{RCC\_APB2LPENR\_TIM8LPEN}}
\index{RCC\_APB2LPENR\_TIM8LPEN@{RCC\_APB2LPENR\_TIM8LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM8LPEN}{RCC\_APB2LPENR\_TIM8LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN~1}

TIM8 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_ga91b882f3dc2b939a53ed3f4caa537de1}\label{group__RCC__APB2LPENR__Bit__Positions_ga91b882f3dc2b939a53ed3f4caa537de1}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_TIM9LPEN@{RCC\_APB2LPENR\_TIM9LPEN}}
\index{RCC\_APB2LPENR\_TIM9LPEN@{RCC\_APB2LPENR\_TIM9LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM9LPEN}{RCC\_APB2LPENR\_TIM9LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN~16}

TIM9 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_gab8b429bc8d52abd1ba3818a82542bb98}\label{group__RCC__APB2LPENR__Bit__Positions_gab8b429bc8d52abd1ba3818a82542bb98}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_USART1LPEN@{RCC\_APB2LPENR\_USART1LPEN}}
\index{RCC\_APB2LPENR\_USART1LPEN@{RCC\_APB2LPENR\_USART1LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_USART1LPEN}{RCC\_APB2LPENR\_USART1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN~4}

USART1 Peripheral Clock in Low Power Mode Enable \mbox{\Hypertarget{group__RCC__APB2LPENR__Bit__Positions_ga2b82eb1986da9ed32e6701d01fffe55d}\label{group__RCC__APB2LPENR__Bit__Positions_ga2b82eb1986da9ed32e6701d01fffe55d}} 
\index{RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}!RCC\_APB2LPENR\_USART6LPEN@{RCC\_APB2LPENR\_USART6LPEN}}
\index{RCC\_APB2LPENR\_USART6LPEN@{RCC\_APB2LPENR\_USART6LPEN}!RCC\_APB2LPENR Bit Position Definitions@{RCC\_APB2LPENR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2LPENR\_USART6LPEN}{RCC\_APB2LPENR\_USART6LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN~5}

USART6 Peripheral Clock in Low Power Mode Enable 