
*** Running vivado
    with args -log bd_d10d_phy_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_d10d_phy_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jun 16 22:32:55 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_d10d_phy_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 629.516 ; gain = 199.273
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_d10d_phy_0
Command: synth_design -top bd_d10d_phy_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.539 ; gain = 399.652
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'multi_intf_lock_sync', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:482]
INFO: [Synth 8-11241] undeclared symbol 'locked', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:522]
INFO: [Synth 8-11241] undeclared symbol 'dl0_rxskewcalhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:841]
INFO: [Synth 8-11241] undeclared symbol 'dl1_rxskewcalhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:878]
INFO: [Synth 8-11241] undeclared symbol 'dl2_rxskewcalhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:915]
INFO: [Synth 8-11241] undeclared symbol 'dl3_rxskewcalhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:951]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxvalidhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:993]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxactivehs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:994]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:996]
INFO: [Synth 8-11241] undeclared symbol 'dl4_stopstate', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1001]
INFO: [Synth 8-11241] undeclared symbol 'dl4_ulpsactivenot', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1003]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxclkesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1007]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxlpdtesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1008]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxulpsesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1009]
INFO: [Synth 8-11241] undeclared symbol 'dl4_rxvalidesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1012]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errsoths', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1016]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errsotsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1017]
INFO: [Synth 8-11241] undeclared symbol 'dl4_erresc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1018]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errsyncesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1019]
INFO: [Synth 8-11241] undeclared symbol 'dl4_errcontrol', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1020]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxvalidhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1043]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxactivehs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1044]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1046]
INFO: [Synth 8-11241] undeclared symbol 'dl5_stopstate', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1051]
INFO: [Synth 8-11241] undeclared symbol 'dl5_ulpsactivenot', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1053]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxclkesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1057]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxlpdtesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1058]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxulpsesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1059]
INFO: [Synth 8-11241] undeclared symbol 'dl5_rxvalidesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1062]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errsoths', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1066]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errsotsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1067]
INFO: [Synth 8-11241] undeclared symbol 'dl5_erresc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1068]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errsyncesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1069]
INFO: [Synth 8-11241] undeclared symbol 'dl5_errcontrol', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1070]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxvalidhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1092]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxactivehs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1093]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1095]
INFO: [Synth 8-11241] undeclared symbol 'dl6_stopstate', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1100]
INFO: [Synth 8-11241] undeclared symbol 'dl6_ulpsactivenot', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1102]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxclkesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1106]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxlpdtesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1107]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxulpsesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1108]
INFO: [Synth 8-11241] undeclared symbol 'dl6_rxvalidesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1111]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errsoths', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1115]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errsotsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1116]
INFO: [Synth 8-11241] undeclared symbol 'dl6_erresc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1117]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errsyncesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1118]
INFO: [Synth 8-11241] undeclared symbol 'dl6_errcontrol', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1119]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxvalidhs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1141]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxactivehs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1142]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1144]
INFO: [Synth 8-11241] undeclared symbol 'dl7_stopstate', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1149]
INFO: [Synth 8-11241] undeclared symbol 'dl7_ulpsactivenot', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1151]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxclkesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1155]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxlpdtesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1156]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxulpsesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1157]
INFO: [Synth 8-11241] undeclared symbol 'dl7_rxvalidesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1160]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errsoths', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1164]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errsotsynchs', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1165]
INFO: [Synth 8-11241] undeclared symbol 'dl7_erresc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1166]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errsyncesc', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1167]
INFO: [Synth 8-11241] undeclared symbol 'dl7_errcontrol', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1168]
INFO: [Synth 8-11241] undeclared symbol 's_axi_awready', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1193]
INFO: [Synth 8-11241] undeclared symbol 's_axi_arready', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1196]
INFO: [Synth 8-11241] undeclared symbol 's_axi_wready', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1200]
INFO: [Synth 8-11241] undeclared symbol 's_axi_rvalid', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1205]
INFO: [Synth 8-11241] undeclared symbol 's_axi_bvalid', assumed default net type 'wire' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1208]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.v:90]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_core' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_core.v:92]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_c1' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_c1.v:98]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_support' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:102]
WARNING: [Synth 8-7071] port 'lane0_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'lane1_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'lane2_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'lane3_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'lane4_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'lane5_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'lane6_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'lane7_tap' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'tap_val_dyn_out' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'alt_skew_calb' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7071] port 'init_periodic_skew_calb' of module 'mipi_dphy_v4_3_11_rx_fab_top' is unconnected for instance 'dphy_rx_fab_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
WARNING: [Synth 8-7023] instance 'dphy_rx_fab_top' of module 'mipi_dphy_v4_3_11_rx_fab_top' has 320 connections declared, but only 309 given [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:753]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/synth/bd_d10d_phy_0_hssio_rx.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:49]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx_hssio_wiz_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:47]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:48]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_DPHY' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73774]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_DPHY' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73774]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:48]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_bs_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:17012]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_tx_bs' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:14411]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_tx_bs' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:14411]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_tx_bs_tri' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:9980]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_tx_bs_tri' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:9980]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_rx_bs' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:10387]
INFO: [Synth 8-6157] synthesizing module 'RX_BITSLICE' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137108]
INFO: [Synth 8-6155] done synthesizing module 'RX_BITSLICE' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137108]
INFO: [Synth 8-6157] synthesizing module 'RX_BITSLICE__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137108]
INFO: [Synth 8-6155] done synthesizing module 'RX_BITSLICE__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137108]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_rx_bs' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:10387]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_rxtx_bs' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:5396]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_rxtx_bs' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:5396]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_bs_top' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:17012]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_bs_ctrl_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1649]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1608]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1608]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized0' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1608]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1608]
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:136908]
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:136908]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_bs_ctrl_top' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1649]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_clk_rst_top' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1434]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_clk_scheme' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1000]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114993]
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114993]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_clk_scheme' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1000]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_rst_scheme' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:357]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_6_9_sync_cell' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:49]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_sync_cell' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:49]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_rst_scheme' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:357]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_6_9_clk_rst_top' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1434]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx_hssio_wiz_top' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:47]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:49]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/synth/bd_d10d_phy_0_hssio_rx.v:53]
WARNING: [Synth 8-7071] port 'pll0_clkout0' of module 'bd_d10d_phy_0_hssio_rx' is unconnected for instance 'bd_d10d_phy_0_rx_hssio_i' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1233]
WARNING: [Synth 8-7023] instance 'bd_d10d_phy_0_rx_hssio_i' of module 'bd_d10d_phy_0_hssio_rx' has 69 connections declared, but only 68 given [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:1233]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_clock_module' [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_clock_module.v:87]
	Parameter C_DPHY_LANES bound to: 4 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 1440 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: double 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 5.556000 - type: double 
	Parameter EN_DPHY_IO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_clock_module' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_clock_module.v:87]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_support' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:102]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_c1' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_c1.v:98]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_core' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_core.v:92]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0' (0#1) [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.v:90]
WARNING: [Synth 8-3848] Net data_to_bs_n_out in module/entity bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:78]
WARNING: [Synth 8-3848] Net data_to_pins in module/entity bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:79]
WARNING: [Synth 8-3848] Net w_rxtx_rx_fifo_wrclk_out in module/entity high_speed_selectio_wiz_v3_6_9_rxtx_bs does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:8877]
WARNING: [Synth 8-3848] Net pll1_clkout0_out in module/entity high_speed_selectio_wiz_v3_6_9_clk_scheme does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:1041]
WARNING: [Synth 8-6014] Unused sequential element wait_bsc_dly_rdy_timeout_reg was removed.  [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:584]
WARNING: [Synth 8-6014] Unused sequential element wait_bsc_vtc_rdy_timeout_reg was removed.  [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ipshared/1aa5/hdl/high_speed_selectio_wiz_v3_6_rfs.v:585]
WARNING: [Synth 8-3848] Net intf_rdy in module/entity bd_d10d_phy_0_hssio_rx_hssio_wiz_top does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:504]
WARNING: [Synth 8-3848] Net pll0_clkout1 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:494]
WARNING: [Synth 8-3848] Net pll1_clkout0 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:495]
WARNING: [Synth 8-3848] Net pll1_locked in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:496]
WARNING: [Synth 8-3848] Net clk_from_ibuf in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:509]
WARNING: [Synth 8-3848] Net dly_rdy_bsc2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:529]
WARNING: [Synth 8-3848] Net vtc_rdy_bsc2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:530]
WARNING: [Synth 8-3848] Net dly_rdy_bsc3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:533]
WARNING: [Synth 8-3848] Net vtc_rdy_bsc3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:534]
WARNING: [Synth 8-3848] Net dly_rdy_bsc4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:537]
WARNING: [Synth 8-3848] Net vtc_rdy_bsc4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:538]
WARNING: [Synth 8-3848] Net dly_rdy_bsc5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:541]
WARNING: [Synth 8-3848] Net vtc_rdy_bsc5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:542]
WARNING: [Synth 8-3848] Net dly_rdy_bsc6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:545]
WARNING: [Synth 8-3848] Net vtc_rdy_bsc6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:546]
WARNING: [Synth 8-3848] Net dly_rdy_bsc7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:549]
WARNING: [Synth 8-3848] Net vtc_rdy_bsc7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:550]
WARNING: [Synth 8-3848] Net riu_rd_data_bg1 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:575]
WARNING: [Synth 8-3848] Net riu_valid_bg1 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:576]
WARNING: [Synth 8-3848] Net riu_rd_data_bg1_bs2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:581]
WARNING: [Synth 8-3848] Net riu_valid_bg1_bs2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:582]
WARNING: [Synth 8-3848] Net riu_rd_data_bg1_bs3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:587]
WARNING: [Synth 8-3848] Net riu_valid_bg1_bs3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:588]
WARNING: [Synth 8-3848] Net riu_rd_data_bg2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:593]
WARNING: [Synth 8-3848] Net riu_valid_bg2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:594]
WARNING: [Synth 8-3848] Net riu_rd_data_bg2_bs4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:599]
WARNING: [Synth 8-3848] Net riu_valid_bg2_bs4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:600]
WARNING: [Synth 8-3848] Net riu_rd_data_bg2_bs5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:605]
WARNING: [Synth 8-3848] Net riu_valid_bg2_bs5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:606]
WARNING: [Synth 8-3848] Net riu_rd_data_bg3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:611]
WARNING: [Synth 8-3848] Net riu_valid_bg3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:612]
WARNING: [Synth 8-3848] Net riu_rd_data_bg3_bs6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:617]
WARNING: [Synth 8-3848] Net riu_valid_bg3_bs6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:618]
WARNING: [Synth 8-3848] Net riu_rd_data_bg3_bs7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:623]
WARNING: [Synth 8-3848] Net riu_valid_bg3_bs7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:624]
WARNING: [Synth 8-3848] Net tx_cntvalueout_0 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:648]
WARNING: [Synth 8-3848] Net rx_cntvalueout_0 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:653]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_0 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:659]
WARNING: [Synth 8-3848] Net bitslip_error_0 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:668]
WARNING: [Synth 8-3848] Net tx_cntvalueout_1 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:675]
WARNING: [Synth 8-3848] Net rx_cntvalueout_1 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:680]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_1 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:686]
WARNING: [Synth 8-3848] Net bitslip_error_1 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:695]
WARNING: [Synth 8-3848] Net tx_cntvalueout_2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:702]
WARNING: [Synth 8-3848] Net rx_cntvalueout_2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:707]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:713]
WARNING: [Synth 8-3848] Net bitslip_error_2 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:722]
WARNING: [Synth 8-3848] Net tx_cntvalueout_3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:729]
WARNING: [Synth 8-3848] Net rx_cntvalueout_3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:734]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:740]
WARNING: [Synth 8-3848] Net bitslip_error_3 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:749]
WARNING: [Synth 8-3848] Net tx_cntvalueout_4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:756]
WARNING: [Synth 8-3848] Net rx_cntvalueout_4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:761]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:767]
WARNING: [Synth 8-3848] Net bitslip_error_4 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:776]
WARNING: [Synth 8-3848] Net tx_cntvalueout_5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:783]
WARNING: [Synth 8-3848] Net rx_cntvalueout_5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:788]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:794]
WARNING: [Synth 8-3848] Net bitslip_error_5 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:803]
WARNING: [Synth 8-3848] Net tx_cntvalueout_6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:810]
WARNING: [Synth 8-3848] Net rx_cntvalueout_6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:815]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:821]
WARNING: [Synth 8-3848] Net bitslip_error_6 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:830]
WARNING: [Synth 8-3848] Net tx_cntvalueout_7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:837]
WARNING: [Synth 8-3848] Net rx_cntvalueout_7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:842]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:848]
WARNING: [Synth 8-3848] Net bitslip_error_7 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:857]
WARNING: [Synth 8-3848] Net tx_cntvalueout_8 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:864]
WARNING: [Synth 8-3848] Net rx_cntvalueout_8 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:869]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_8 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:875]
WARNING: [Synth 8-3848] Net bitslip_error_8 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:884]
WARNING: [Synth 8-3848] Net tx_cntvalueout_9 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:891]
WARNING: [Synth 8-3848] Net rx_cntvalueout_9 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:896]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_9 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:902]
WARNING: [Synth 8-3848] Net bitslip_error_9 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:911]
WARNING: [Synth 8-3848] Net tx_cntvalueout_10 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:915]
WARNING: [Synth 8-3848] Net rx_cntvalueout_10 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:920]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_10 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:926]
WARNING: [Synth 8-3848] Net fifo_empty_10 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:932]
WARNING: [Synth 8-3848] Net bitslip_error_10 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:935]
WARNING: [Synth 8-3848] Net tx_cntvalueout_11 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:939]
WARNING: [Synth 8-3848] Net rx_cntvalueout_11 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:944]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_11 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:950]
WARNING: [Synth 8-3848] Net fifo_empty_11 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:956]
WARNING: [Synth 8-3848] Net bitslip_error_11 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:959]
WARNING: [Synth 8-3848] Net tx_cntvalueout_12 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:963]
WARNING: [Synth 8-3848] Net rx_cntvalueout_12 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:968]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_12 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:974]
WARNING: [Synth 8-3848] Net fifo_empty_12 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:980]
WARNING: [Synth 8-3848] Net bitslip_error_12 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:983]
WARNING: [Synth 8-3848] Net tx_cntvalueout_13 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:987]
WARNING: [Synth 8-3848] Net rx_cntvalueout_13 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:992]
WARNING: [Synth 8-3848] Net rx_cntvalueout_ext_13 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:998]
WARNING: [Synth 8-3848] Net fifo_empty_13 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:1004]
WARNING: [Synth 8-3848] Net bitslip_error_13 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:1007]
WARNING: [Synth 8-3848] Net tx_cntvalueout_14 in module/entity bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9 does not have driver. [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_6_9.v:1011]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port clkoutphy_out in module bd_d10d_phy_0_clock_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll_locked in module bd_d10d_phy_0_clock_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmcm_clk_in in module bd_d10d_phy_0_clock_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port cl_rxclkactivehs in module bd_d10d_phy_0_clock_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll_clk_in in module bd_d10d_phy_0_clock_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll_reset in module bd_d10d_phy_0_clock_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port mmcm_reset in module bd_d10d_phy_0_clock_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll0_clkout1 in module high_speed_selectio_wiz_v3_6_9_rst_scheme is either unconnected or has no load
WARNING: [Synth 8-7129] Port fab_clk_pll1_in in module high_speed_selectio_wiz_v3_6_9_rst_scheme is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll1_locked_in in module high_speed_selectio_wiz_v3_6_9_rst_scheme is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll1_clkout0_out in module high_speed_selectio_wiz_v3_6_9_clk_scheme is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll1_rst_in in module high_speed_selectio_wiz_v3_6_9_clk_scheme is either unconnected or has no load
WARNING: [Synth 8-7129] Port pll1_clkoutphy_en_in in module high_speed_selectio_wiz_v3_6_9_clk_scheme is either unconnected or has no load
WARNING: [Synth 8-7129] Port shared_pll0_clkout0_in in module high_speed_selectio_wiz_v3_6_9_clk_rst_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port shared_pll1_clkout0_in in module high_speed_selectio_wiz_v3_6_9_clk_rst_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port shared_pll0_locked_in in module high_speed_selectio_wiz_v3_6_9_clk_rst_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port shared_pll1_locked_in in module high_speed_selectio_wiz_v3_6_9_clk_rst_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_addr_in[5] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_addr_in[4] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_addr_in[3] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_addr_in[2] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_addr_in[1] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_addr_in[0] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_nibble_sel_in in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[15] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[14] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[13] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[12] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[11] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[10] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[9] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[8] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[7] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[6] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[5] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[4] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[3] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[2] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[1] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_data_in[0] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n0_riu_wr_en_in in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_addr_in[5] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_addr_in[4] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_addr_in[3] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_addr_in[2] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_addr_in[1] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_addr_in[0] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_nibble_sel_in in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[15] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[14] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[13] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[12] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[11] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[10] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[9] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[8] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[7] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[6] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[5] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[4] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[3] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[2] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[1] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_data_in[0] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n1_riu_wr_en_in in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_addr_in[5] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_addr_in[4] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_addr_in[3] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_addr_in[2] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_addr_in[1] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_addr_in[0] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_nibble_sel_in in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[15] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[14] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[13] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[12] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[11] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[10] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[9] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[8] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[7] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[6] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[5] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[4] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[3] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[2] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[1] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_data_in[0] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n2_riu_wr_en_in in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_addr_in[5] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_addr_in[4] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_addr_in[3] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_addr_in[2] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_addr_in[1] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_addr_in[0] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_nibble_sel_in in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_wr_data_in[15] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_wr_data_in[14] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_wr_data_in[13] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port n3_riu_wr_data_in[12] in module high_speed_selectio_wiz_v3_6_9_bs_ctrl_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.043 ; gain = 594.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.043 ; gain = 594.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2265.043 ; gain = 594.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2265.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_ooc.xdc] for cell 'inst'
Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx.xdc] for cell 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst'
Finished Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx.xdc] for cell 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.xdc] for cell 'inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2358.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2358.648 ; gain = 0.168
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2358.648 ; gain = 687.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2358.648 ; gain = 687.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/bd_d10d_phy_0_rx_support_i/\slave_rx.bd_d10d_phy_0_rx_hssio_i /inst. (constraint file  F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst/inst/bd_d10d_phy_0_rx_support_i/\slave_rx.bd_d10d_phy_0_rx_hssio_i . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2358.648 ; gain = 687.762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_11_rx_rst_logic'
INFO: [Synth 8-802] inferred FSM for state register 'dl_rx_state_reg' in module 'mipi_dphy_v4_3_11_csi_rx_data_lane_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' in module 'mipi_dphy_v4_3_11_rx_data_lane'
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_3_11_rx_support_rst_logic'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_RIU_NOT_FROM_PLL.hssio_state_reg' in module 'high_speed_selectio_wiz_v3_6_9_rst_scheme'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
      RELEASE_MMCM_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              101
         WAIT_FOR_ENABLE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_11_rx_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DL_RX_BEGIN |                             0000 |                             0000
        DL_WO_INIT_LP_11 |                             0001 |                             0001
                  iSTATE |                             0010 |                             1111
*
         DL_RX_INIT_DONE |                             0011 |                             0010
              DL_RX_STOP |                             0100 |                             0011
           DL_RX_HS_RQST |                             0101 |                             0100
           DL_RX_HS_TERM |                             0110 |                             0101
           DL_RX_HS_SYNC |                             0111 |                             0110
            DL_RX_HS_RUN |                             1000 |                             0111
          DL_RX_HS_ABORT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dl_rx_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_11_csi_rx_data_lane_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DL_START |                               00 |                               00
                 DL_STOP |                               01 |                               01
               DL_ACTIVE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_11_rx_data_lane'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
       RELEASE_PHY_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              100
              CHECK_SRST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_3_11_rx_support_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
       ASSERT_ALL_RESETS |                        000000001 |                        000000001
      DEASSERT_PLL_RESET |                        000000010 |                        000000010
       WAIT_FOR_PLL_LOCK |                        000000100 |                        000000100
      DEASSERT_BS_RESETS |                        000001000 |                        000001000
  ASSERT_PLL_CLKOUTPHYEN |                        000010000 |                        000010000
    WAIT_FOR_BSC_DLY_RDY |                        000100000 |                        000100000
       ASSERT_BSC_EN_VTC |                        001000000 |                        001000000
    WAIT_FOR_BSC_VTC_RDY |                        010000000 |                        010000000
          RESET_SEQ_DONE |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'GEN_RIU_NOT_FROM_PLL.hssio_state_reg' in module 'high_speed_selectio_wiz_v3_6_9_rst_scheme'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2358.648 ; gain = 687.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 538   
+---Muxes : 
	   2 Input   15 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 10    
	  18 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 212   
	   5 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 58    
	   3 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2358.648 ; gain = 687.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2727.391 ; gain = 1056.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2776.664 ; gain = 1105.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 2780.027 ; gain = 1109.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2794.793 ; gain = 1123.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2794.793 ; gain = 1123.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2794.793 ; gain = 1123.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2794.793 ; gain = 1123.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 2794.793 ; gain = 1123.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 2794.793 ; gain = 1123.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BITSLICE_CONTROL |     2|
|3     |BUFG             |     1|
|4     |BUFGCE           |     2|
|5     |CARRY8           |    18|
|6     |LUT1             |   555|
|7     |LUT2             |   106|
|8     |LUT3             |   110|
|9     |LUT4             |    98|
|10    |LUT5             |   191|
|11    |LUT6             |   461|
|12    |MUXF7            |     1|
|13    |PLLE4_ADV        |     1|
|14    |RX_BITSLICE      |     5|
|16    |FDCE             |    65|
|17    |FDPE             |    13|
|18    |FDRE             |   937|
|19    |FDSE             |    57|
|20    |IBUFDS_DPHY      |     5|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 2794.793 ; gain = 1123.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5072 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2794.793 ; gain = 1030.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2794.793 ; gain = 1123.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2794.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2794.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 5 instances

Synth Design complete | Checksum: c2631a71
INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 2794.793 ; gain = 2108.488
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2794.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_phy_0_synth_1/bd_d10d_phy_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_d10d_phy_0, cache-ID = 64f45b3a1cfebef5
INFO: [Coretcl 2-1174] Renamed 60 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2794.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Projects/Vivado/project_Scratch/project_Scratch.runs/bd_d10d_phy_0_synth_1/bd_d10d_phy_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_d10d_phy_0_utilization_synth.rpt -pb bd_d10d_phy_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 16 22:34:10 2024...
