<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>Multirate_v2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.408</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>9</Average-caseLatency>
            <Worst-caseLatency>16</Worst-caseLatency>
            <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
            <Interval-min>8</Interval-min>
            <Interval-max>17</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>FIR_HLS.cpp:14</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>59</DSP>
            <FF>7981</FF>
            <LUT>6465</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Multirate_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Multirate_v2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TDATA</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TVALID</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_TREADY</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>Multirate_v2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_FIR_filter_fu_405</InstName>
                    <ModuleName>FIR_filter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>405</ID>
                    <BindInstances>mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_fu_425</InstName>
                    <ModuleName>FIR_filter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>425</ID>
                    <BindInstances>mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_1_fu_462</InstName>
                    <ModuleName>FIR_filter_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>462</ID>
                    <BindInstances>am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_FIR_filter_transposed_fu_473</InstName>
                    <ModuleName>FIR_filter_transposed</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>473</ID>
                    <BindInstances>sub_ln84_fu_433_p2 add_ln84_fu_2014_p2 mul_16s_9s_25_1_1_U31 add_ln87_fu_2036_p2 sub_ln87_fu_452_p2 mul_16s_8ns_24_1_1_U32 sub_ln87_1_fu_491_p2 mul_16s_8s_24_1_1_U33 mul_16s_6ns_22_1_1_U34 mul_16s_8ns_24_1_1_U35 mul_16s_7s_23_1_1_U36 sub_ln87_2_fu_549_p2 sub_ln87_3_fu_566_p2 mul_16s_9ns_25_1_1_U37 mul_16s_8s_24_1_1_U38 mul_16s_9s_25_1_1_U39 mul_16s_9ns_25_1_1_U40 mul_16s_9s_25_1_1_U41 mul_16s_9s_25_1_1_U42 mul_16s_9ns_25_1_1_U43 mul_16s_9ns_25_1_1_U44 mul_16s_9s_25_1_1_U45 sub_ln87_4_fu_688_p2 mul_16s_10ns_26_1_1_U46 sub_ln87_5_fu_716_p2 mul_16s_10s_26_1_1_U47 mul_16s_8s_24_1_1_U48 mul_16s_10ns_26_1_1_U49 mul_16s_10s_26_1_1_U50 mul_16s_11ns_27_1_1_U51 mul_16s_11s_27_1_1_U52 sub_ln87_8_fu_821_p2 mul_16s_11ns_27_1_1_U53 mul_16s_9s_25_1_1_U54 mul_16s_11s_27_1_1_U55 mul_16s_10ns_26_1_1_U56 mul_16s_11ns_27_1_1_U57 mul_16s_10s_26_1_1_U58 mul_16s_11s_27_1_1_U59 mul_16s_11ns_27_1_1_U60 mul_16s_11ns_27_1_1_U61 mul_16s_11s_27_1_1_U62 mul_16s_11s_27_1_1_U63 mul_16s_12ns_28_1_1_U64 mul_16s_11ns_27_1_1_U65 mul_16s_12s_28_1_1_U66 mul_16s_12s_28_1_1_U67 mul_16s_12ns_28_1_1_U68 mul_16s_12ns_28_1_1_U69 mul_16s_13s_29_1_1_U70 mul_16s_12s_28_1_1_U71 mul_16s_13ns_29_1_1_U72 mul_16s_14s_30_1_1_U73 mul_16s_12s_28_1_1_U74 mul_16s_16ns_32_1_1_U75 mac_muladd_16s_16ns_32ns_32_4_1_U76 add_ln87_1_fu_2067_p2 add_ln87_2_fu_2077_p2 add_ln87_3_fu_2087_p2 add_ln87_4_fu_2097_p2 add_ln87_5_fu_2107_p2 add_ln87_6_fu_2117_p2 add_ln87_7_fu_2127_p2 add_ln87_8_fu_2136_p2 add_ln87_9_fu_2146_p2 add_ln87_10_fu_2155_p2 add_ln87_11_fu_2164_p2 add_ln87_12_fu_2173_p2 add_ln87_13_fu_2182_p2 add_ln87_14_fu_2191_p2 add_ln87_15_fu_2200_p2 add_ln87_16_fu_2209_p2 add_ln87_17_fu_2218_p2 add_ln87_18_fu_2227_p2 add_ln87_19_fu_2236_p2 add_ln87_20_fu_2245_p2 add_ln87_21_fu_2254_p2 add_ln87_22_fu_2263_p2 add_ln87_23_fu_2272_p2 add_ln87_24_fu_2281_p2 add_ln87_25_fu_2290_p2 add_ln87_26_fu_2299_p2 add_ln87_27_fu_2308_p2 add_ln87_28_fu_2317_p2 add_ln87_29_fu_2326_p2 add_ln87_30_fu_2335_p2 add_ln87_31_fu_2344_p2 add_ln87_32_fu_2353_p2 add_ln87_33_fu_2362_p2 add_ln87_34_fu_2371_p2 add_ln87_35_fu_2380_p2 add_ln87_36_fu_2389_p2 add_ln87_37_fu_2398_p2 add_ln87_38_fu_2407_p2 add_ln87_39_fu_2416_p2 add_ln87_40_fu_2425_p2 add_ln87_41_fu_2434_p2 add_ln87_42_fu_2443_p2 add_ln87_43_fu_2452_p2 add_ln87_44_fu_2461_p2 add_ln87_45_fu_2470_p2 add_ln87_46_fu_2479_p2 add_ln87_47_fu_2488_p2 add_ln87_48_fu_2497_p2 add_ln87_49_fu_2506_p2 add_ln87_50_fu_2515_p2 add_ln87_51_fu_2524_p2 add_ln87_52_fu_2533_p2 add_ln87_53_fu_2542_p2 add_ln87_54_fu_2551_p2 add_ln87_55_fu_2560_p2 add_ln87_56_fu_2569_p2 mac_muladd_16s_16ns_32ns_32_4_1_U76 add_ln87_58_fu_1064_p2 add_ln87_59_fu_1074_p2 add_ln87_60_fu_1084_p2 add_ln87_61_fu_1094_p2 add_ln87_62_fu_1104_p2 add_ln87_63_fu_1114_p2 add_ln87_64_fu_1124_p2 add_ln87_65_fu_1134_p2 add_ln87_66_fu_1144_p2 add_ln87_67_fu_1154_p2 add_ln87_68_fu_1164_p2 add_ln87_69_fu_1174_p2 add_ln87_70_fu_1184_p2 add_ln87_71_fu_1194_p2 add_ln87_72_fu_1204_p2 add_ln87_73_fu_1214_p2 add_ln87_74_fu_1224_p2 add_ln87_75_fu_1234_p2 add_ln87_76_fu_1244_p2 add_ln87_77_fu_1254_p2 add_ln87_78_fu_1264_p2 add_ln87_79_fu_1274_p2 add_ln87_80_fu_1284_p2 add_ln87_81_fu_1294_p2 add_ln87_82_fu_1304_p2 add_ln87_83_fu_1314_p2 add_ln87_84_fu_1324_p2 add_ln87_85_fu_1334_p2 add_ln87_86_fu_1344_p2 add_ln87_87_fu_1354_p2 add_ln87_88_fu_1364_p2 add_ln87_89_fu_1374_p2 add_ln87_90_fu_1384_p2 add_ln87_91_fu_1394_p2 add_ln87_92_fu_1404_p2 add_ln87_93_fu_1414_p2 add_ln87_94_fu_1424_p2 add_ln87_95_fu_1434_p2 add_ln87_96_fu_1444_p2 add_ln87_97_fu_1454_p2 add_ln87_98_fu_1464_p2 add_ln87_99_fu_1474_p2 add_ln87_100_fu_1484_p2 add_ln87_101_fu_1494_p2 add_ln87_102_fu_1504_p2 add_ln87_103_fu_1514_p2 add_ln87_104_fu_1524_p2 add_ln87_105_fu_1538_p2 add_ln87_106_fu_1552_p2 add_ln87_107_fu_1566_p2 add_ln87_108_fu_1580_p2 add_ln87_109_fu_1594_p2 add_ln87_110_fu_1608_p2 add_ln87_111_fu_1618_p2 add_ln87_112_fu_1632_p2 add_ln87_113_fu_1642_p2 add_ln87_114_fu_1656_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln32_1_fu_1105_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>FIR_filter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>668</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>277</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U4" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U4" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_0_U2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_28s_30_4_0_U5" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_0_U1" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U3" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U3" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U4" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_28s_28_4_0_U3" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_28s_30_4_0_U5" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_154_p2" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>609</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>244</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_16s_16s_14ns_31_4_0_U19" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="am_addmul_16s_16s_14ns_31_4_0_U19" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_16s_16s_14ns_31_4_0_U19" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="sext" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_16s_16s_13s_31s_31_4_0_U21" SOURCE="FIR_HLS.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FIR_filter_transposed</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.396</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>4</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:80</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>46</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>5392</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4956</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln84_fu_433_p2" SOURCE="FIR_HLS.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_2014_p2" SOURCE="FIR_HLS.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U31" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_2036_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_fu_452_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U32" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_1_fu_491_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U33" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U34" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U35" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U36" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_2_fu_549_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln87_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_3_fu_566_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln87_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U37" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U38" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U39" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U40" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U41" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U42" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U43" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U44" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U45" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_4_fu_688_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln87_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U46" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_5_fu_716_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln87_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U47" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U48" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U49" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U50" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U51" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U52" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_8_fu_821_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln87_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U53" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U54" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U55" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U56" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U57" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U58" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U59" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U60" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U61" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U62" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U63" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U64" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U65" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U66" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U67" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U68" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U69" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_29_1_1_U70" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U71" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_29_1_1_U72" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_30_1_1_U73" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U74" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16ns_32_1_1_U75" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16ns_32ns_32_4_1_U76" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_2067_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_2077_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_2087_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_4_fu_2097_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_5_fu_2107_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_6_fu_2117_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_7_fu_2127_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_8_fu_2136_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_9_fu_2146_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_10_fu_2155_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_11_fu_2164_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_12_fu_2173_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_13_fu_2182_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_14_fu_2191_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_15_fu_2200_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_16_fu_2209_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_17_fu_2218_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_18_fu_2227_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_19_fu_2236_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_20_fu_2245_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_21_fu_2254_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_22_fu_2263_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_23_fu_2272_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_24_fu_2281_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_25_fu_2290_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_26_fu_2299_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_27_fu_2308_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_28_fu_2317_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_29_fu_2326_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_30_fu_2335_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_31_fu_2344_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_32_fu_2353_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_33_fu_2362_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_34_fu_2371_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_35_fu_2380_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_36_fu_2389_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_37_fu_2398_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_38_fu_2407_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_39_fu_2416_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_40_fu_2425_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_41_fu_2434_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_42_fu_2443_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_43_fu_2452_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_44_fu_2461_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_45_fu_2470_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_46_fu_2479_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_47_fu_2488_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_48_fu_2497_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_49_fu_2506_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_50_fu_2515_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_51_fu_2524_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_52_fu_2533_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_53_fu_2542_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_54_fu_2551_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_55_fu_2560_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_56_fu_2569_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16ns_32ns_32_4_1_U76" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_58_fu_1064_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_59_fu_1074_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_60_fu_1084_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_61_fu_1094_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_62_fu_1104_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_63_fu_1114_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_64_fu_1124_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_65_fu_1134_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_66_fu_1144_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_67_fu_1154_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_68_fu_1164_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_69_fu_1174_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_70_fu_1184_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_71_fu_1194_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_72_fu_1204_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_73_fu_1214_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_74_fu_1224_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_75_fu_1234_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_76_fu_1244_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_77_fu_1254_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_78_fu_1264_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_79_fu_1274_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_80_fu_1284_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_81_fu_1294_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_82_fu_1304_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_83_fu_1314_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_84_fu_1324_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_85_fu_1334_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_86_fu_1344_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_87_fu_1354_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_88_fu_1364_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_89_fu_1374_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_90_fu_1384_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_91_fu_1394_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_92_fu_1404_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_93_fu_1414_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_94_fu_1424_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_95_fu_1434_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_96_fu_1444_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_97_fu_1454_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_98_fu_1464_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_99_fu_1474_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_100_fu_1484_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_101_fu_1494_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_102_fu_1504_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_103_fu_1514_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_104_fu_1524_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_105_fu_1538_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_106_fu_1552_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_107_fu_1566_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_108_fu_1580_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_109_fu_1594_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_110_fu_1608_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_111_fu_1618_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_112_fu_1632_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_113_fu_1642_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_114_fu_1656_p2" SOURCE="FIR_HLS.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_114" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multirate_v2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 17</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>FIR_HLS.cpp:14</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>59</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>7981</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>6465</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_1105_p2" SOURCE="FIR_HLS.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export display_name="Multirate_v2"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="output_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">input_r:output_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="16" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TREADY</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="16" portPrefix="output_r_">
            <ports>
                <port>output_r_TDATA</port>
                <port>output_r_TREADY</port>
                <port>output_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="input_r">in, both, 16, 1, 1</column>
                    <column name="output_r">out, both, 16, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="output">out, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">input_r, interface</column>
                    <column name="output">output_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="FIR_HLS.cpp:15" status="valid" parentFunction="multirate_v2" variable="input" isDirective="0" options="mode=axis port=input"/>
        <Pragma type="interface" location="FIR_HLS.cpp:16" status="valid" parentFunction="multirate_v2" variable="output" isDirective="0" options="mode=axis port=output"/>
        <Pragma type="interface" location="FIR_HLS.cpp:17" status="valid" parentFunction="multirate_v2" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="FIR_HLS.cpp:61" status="valid" parentFunction="fir_filter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="FIR_HLS.cpp:81" status="valid" parentFunction="fir_filter_transposed" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

