#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun  2 12:17:03 2024
# Process ID: 16780
# Current directory: C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19808 C:\Users\Half Blood Prince\Desktop\MIPS_BasicIO\MIPS_BasicIO.xpr
# Log file: C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/vivado.log
# Journal file: C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 728.430 ; gain = 61.258
update_compile_order -fileset sources_1
set_property top test_Top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol Add_Overflow, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv:36]
INFO: [VRFC 10-2458] undeclared symbol Add_Sign, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv:36]
INFO: [VRFC 10-2458] undeclared symbol Add_Carry, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALUCONTROL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCONTROL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/CLA4_Marked.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4_Marked
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/EXTENDER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXTENDER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MIPS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX2X5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX6X32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX6X32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCadder
INFO: [VRFC 10-2458] undeclared symbol Null1, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol Null2, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol Null3, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv:38]
INFO: [VRFC 10-2458] undeclared symbol Null4, assumed default net type wire [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/PCadder.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/SHIFTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sim_1/imports/new/test_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
"xelab -wto 4205ba5d90544a34bff79befecea8387 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Top_behav xil_defaultlib.test_Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4205ba5d90544a34bff79befecea8387 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Top_behav xil_defaultlib.test_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Shifter> not found while processing module instance <getY_shift> [C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/ALU.sv:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 835.672 ; gain = 19.906
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/SHIFTER.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/SHIFTER.sv}}
file delete -force {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/SHIFTER.sv}
close [ open {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/Shifter.sv} w ]
add_files {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/Shifter.sv}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/Shifter.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/Shifter.sv}}
file delete -force {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/new/Shifter.sv}
add_files -norecurse {{C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_Top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/Multi-Cycle-MIPS-Basic-IO/Multi-Cycle-MIPS-Basic-IO.srcs/sources_1/imports/Multi Cycle MIPS Processor.srcs/sources_1/new/Shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
"xelab -wto 4205ba5d90544a34bff79befecea8387 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Top_behav xil_defaultlib.test_Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4205ba5d90544a34bff79befecea8387 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Top_behav xil_defaultlib.test_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.PCadder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.EXTENDER
Compiling module xil_defaultlib.ALUCONTROL
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.test_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_Top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Half -notrace
invalid command name "[1028:4010][2023-06-15T18:36:18]i001:"
    while executing
"[1028:4010][2023-06-15T18:36:18]i001: Burn v3.10.4.4718, Windows v10.0 (Build 22000: Service Pack 0), path: C:\WINDOWS\Temp\{20909DB1-EEE9-4163-A0E7-9..."
    (file "C:/Users/Half" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 12:22:21 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_Top_behav -key {Behavioral:sim_1:Functional:test_Top} -tclbatch {test_Top.tcl} -view {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_behav.wcfg}} -view {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_IO_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_behav.wcfg}
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/clk was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/Write was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/addr was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/WriteData was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/ReadData was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/reset was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/buttonL was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/buttonR was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/switch was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/AN was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/A2G was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/DMReadData was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/DMWriteEn was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/pReadData was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/led was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/pRead was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/pWrite was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/DP was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/clk was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/reset was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/digit was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/AN was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/DP was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/A2G was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/current_digit was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/refresh_counter was not found in the design.
open_wave_config {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_IO_behav.wcfg}
WARNING: Simulation object /test_Top_IO/clk was not found in the design.
WARNING: Simulation object /test_Top_IO/reset was not found in the design.
WARNING: Simulation object /test_Top_IO/buttonL was not found in the design.
WARNING: Simulation object /test_Top_IO/buttonR was not found in the design.
WARNING: Simulation object /test_Top_IO/switch was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/digit was not found in the design.
WARNING: Simulation object /test_Top_IO/AN was not found in the design.
WARNING: Simulation object /test_Top_IO/A2G was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/current_digit was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/DMdecoder/mux7seg/refresh_counter was not found in the design.
WARNING: Simulation object /test_Top_IO/top_IO/mips/PC was not found in the design.
source test_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation succeeded
$stop called at time : 255 ns : File "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sim_1/imports/new/test_Top.sv" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.586 ; gain = 43.914
set_property top test_Top_IO [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_Top_IO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/TestIO.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim/ProgramFile2.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_Top_IO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/DMDecoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMDecoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/InstructionMemory_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/MUX7SEG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX7SEG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sources_1/imports/new/Top_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.srcs/sim_1/imports/new/test_Top_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Top_IO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
"xelab -wto 4205ba5d90544a34bff79befecea8387 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Top_IO_behav xil_defaultlib.test_Top_IO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4205ba5d90544a34bff79befecea8387 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Top_IO_behav xil_defaultlib.test_Top_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_DMDecoder_sv
Compiling module xil_defaultlib.InstructionMemory_IO
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA4_Marked
Compiling module xil_defaultlib.CLA32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.PCadder
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.EXTENDER
Compiling module xil_defaultlib.ALUCONTROL
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.MUX6X32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.MUX7SEG
Compiling module xil_defaultlib.DMDecoder
Compiling module xil_defaultlib.Top_IO
Compiling module xil_defaultlib.test_Top_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_Top_IO_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Half -notrace
invalid command name "[1028:4010][2023-06-15T18:36:18]i001:"
    while executing
"[1028:4010][2023-06-15T18:36:18]i001: Burn v3.10.4.4718, Windows v10.0 (Build 22000: Service Pack 0), path: C:\WINDOWS\Temp\{20909DB1-EEE9-4163-A0E7-9..."
    (file "C:/Users/Half" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  2 12:23:13 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/MIPS_BasicIO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_Top_IO_behav -key {Behavioral:sim_1:Functional:test_Top_IO} -tclbatch {test_Top_IO.tcl} -view {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_behav.wcfg}} -view {{C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_IO_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_behav.wcfg}
open_wave_config {C:/Users/Half Blood Prince/Desktop/MIPS_BasicIO/test_Top_IO_behav.wcfg}
source test_Top_IO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_Top_IO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 12:24:59 2024...
