# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do four_bit_register_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_register {C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:22 on Oct 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_register" C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register.v 
# -- Compiling module four_bit_register
# 
# Top level modules:
# 	four_bit_register
# End time: 19:41:22 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:30 on Oct 20,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v 
# -- Compiling module four_bit_register_tb
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v(3): near "reg": syntax error, unexpected reg, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 19:41:30 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:47 on Oct 20,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v 
# -- Compiling module four_bit_register_tb
# 
# Top level modules:
# 	four_bit_register_tb
# End time: 19:41:47 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_register_tb
# vsim work.four_bit_register_tb 
# Start time: 19:41:51 on Oct 20,2019
# Loading work.four_bit_register_tb
# Loading work.four_bit_register
add wave -position insertpoint  \
sim:/four_bit_register_tb/rstn \
sim:/four_bit_register_tb/clk \
sim:/four_bit_register_tb/load \
sim:/four_bit_register_tb/I \
sim:/four_bit_register_tb/A
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v(21)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_register_tb
# 1
# Break in Module four_bit_register_tb at C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v line 21
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:43:09 on Oct 20,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v 
# -- Compiling module four_bit_register_tb
# 
# Top level modules:
# 	four_bit_register_tb
# End time: 19:43:09 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_register_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_register_tb
# 1
# Break in Module four_bit_register_tb at C:/Users/home/Documents/Fpga_proj/four_bit_register/four_bit_register_tb.v line 22
# End time: 19:44:34 on Oct 20,2019, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
