{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526720648473 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "OV7725_Sdram_VGA_Disp EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"OV7725_Sdram_VGA_Disp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526720648490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526720648528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526720648528 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1526720648582 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] 25 24 0 0 " "Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1526720648582 ""}  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1526720648582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526720648626 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526720648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526720648863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526720648863 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526720648863 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 3032 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526720648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 3034 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526720648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 3036 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526720648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 3038 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526720648866 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 3040 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526720648866 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526720648866 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526720648867 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526720648869 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1526720649446 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_rof1 " "Entity dcfifo_rof1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_b09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_b09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526720649448 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_a09:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_a09:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1526720649448 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1526720649448 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1526720649448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "OV7725_Sdram_VGA_Disp.sdc " "Synopsys Design Constraints File file not found: 'OV7725_Sdram_VGA_Disp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526720649454 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526720649454 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526720649455 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1526720649465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1526720649465 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526720649466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526720649512 ""}  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526720649512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526720649512 ""}  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526720649512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_pclk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node cmos_pclk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526720649512 ""}  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 31 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_pclk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 3016 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526720649512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|Selector14~0  " "Automatically promoted node Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|Selector14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526720649512 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1773 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526720649512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|Selector15~0  " "Automatically promoted node Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|Selector15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526720649513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.00001~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.00001~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 52 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.00001~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.10000~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.10000~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 52 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.10000~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.01000~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.01000~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 52 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.01000~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_cmd\[1\]~1 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_cmd\[1\]~1" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 159 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_cmd[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_cmd~6 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_cmd~6" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 49 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_cmd~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_cmd~7 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_cmd~7" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 49 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_cmd~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_addr~4 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_addr~4" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 34 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_addr~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|next_state.00100~0 " "Destination node Sdram_Top:Sdram_Top_inst\|next_state.00100~0" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 52 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|next_state.00100~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_addr~8 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_addr~8" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 34 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_addr~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Top:Sdram_Top_inst\|sdram_addr~10 " "Destination node Sdram_Top:Sdram_Top_inst\|sdram_addr~10" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 34 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sdram_Top:Sdram_Top_inst|sdram_addr~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1526720649513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1526720649513 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1526720649513 ""}  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 25 0 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 0 { 0 ""} 0 3015 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526720649513 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526720649903 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526720649904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526720649904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526720649907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526720649910 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526720649911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526720649911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526720649913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526720650315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1526720650317 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526720650317 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1 clk\[0\] sdram_clk~output " "PLL \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v" 98 0 0 } } { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 96 0 0 } } { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1526720650349 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1 clk\[2\] lcd_dclk~output " "PLL \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"lcd_dclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v" 98 0 0 } } { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 96 0 0 } } { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1526720650351 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526720650367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526720650959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526720651307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526720651320 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526720652467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526720652467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526720652924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1526720654213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526720654213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526720655705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1526720655707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526720655707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1526720655738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526720655795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526720656033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526720656078 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526720656389 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526720656935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/output_files/OV7725_Sdram_VGA_Disp.fit.smsg " "Generated suppressed messages file F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/output_files/OV7725_Sdram_VGA_Disp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526720657345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1272 " "Peak virtual memory: 1272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526720657887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 17:04:17 2018 " "Processing ended: Sat May 19 17:04:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526720657887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526720657887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526720657887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526720657887 ""}
