Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Tue Dec 17 15:03:47 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 188 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.028        0.000                      0                  443        0.011        0.000                      0                  443        3.000        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final          7.028        0.000                      0                  443        0.143        0.000                      0                  443        7.192        0.000                       0                   190  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1        7.030        0.000                      0                  443        0.143        0.000                      0                  443        7.192        0.000                       0                   190  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final          7.028        0.000                      0                  443        0.011        0.000                      0                  443  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1        7.028        0.000                      0                  443        0.011        0.000                      0                  443  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        7.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 3.558ns (46.282%)  route 4.130ns (53.718%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.924 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.734     5.658    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.295     5.953 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.911     6.864    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.544    13.908    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.674ns (47.970%)  route 3.985ns (52.030%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.707     5.736    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.306     6.042 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.793     6.835    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.904    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.193ns (42.937%)  route 4.243ns (57.063%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.050 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.673     5.723    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.325     6.048 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.564     6.613    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    13.695    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 3.674ns (48.417%)  route 3.914ns (51.583%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.711     5.740    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.306     6.046 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.718     6.765    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 2.746ns (38.028%)  route 4.475ns (61.972%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.469     6.397    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.592    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.304ns (45.185%)  route 4.008ns (54.815%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.331     6.000 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.489     6.488    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    13.695    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 2.901ns (40.653%)  route 4.235ns (59.347%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.562 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.750     6.312    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.604    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 3.279ns (44.088%)  route 4.158ns (55.912%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.306     5.975 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.639     6.614    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.559    13.923    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.907    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.746ns (39.895%)  route 4.137ns (60.105%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.131     6.059    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.597    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.681ns (38.988%)  route 4.195ns (61.012%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.863 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.190     6.053    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.603    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  7.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X9Y97          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.356    xvga1/p2_pixel[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    xvga1_n_101
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X8Y97          FDSE (Hold_fdse_C_D)         0.121    -0.454    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[2]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.063    -0.494    move_player_1/game/FSM_onehot_player_1_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_1/p1_blob/clk_out1
    SLICE_X8Y90          FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.316    xvga1/rgb_reg[10][6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    xvga1_n_103
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.453    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X8Y99          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.342    xvga1/p2_pixel[3]
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    xvga1_n_100
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X9Y99          FDSE (Hold_fdse_C_D)         0.091    -0.484    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X8Y92          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.344    xvga1/p2_pixel[8]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.045    -0.299 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    xvga1_n_105
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.091    -0.486    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_2/p2_blob/clk_out1
    SLICE_X8Y101         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_2/p2_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.347    xvga1/p2_pixel[0]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    xvga1_n_97
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.489    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.052    -0.505    move_player_1/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X9Y91          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.311    xvga1/p2_pixel[7]
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.266 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_104
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.456    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.913%)  route 0.173ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X4Y83          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.173    -0.252    hsync
    SLICE_X1Y85          FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    clk_65mhz
    SLICE_X1Y85          FDRE                                         r  hs_reg/C
                         clock pessimism              0.275    -0.526    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.075    -0.451    hs_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_1/p1_blob/clk_out1
    SLICE_X8Y100         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_1/p1_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.325    xvga1/rgb_reg[10][1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    xvga1_n_98
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.486    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y89      b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y85      db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y85      db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y87      db1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y87      db1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y90      db1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y79      move_player_1/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y79      move_player_1/x_in_p1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y79      move_player_1/x_in_p1_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y78      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y78      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y83      xvga1/hcount_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y79      xvga1/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y80      xvga1/hcount_out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        7.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 3.558ns (46.282%)  route 4.130ns (53.718%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.924 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.734     5.658    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.295     5.953 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.911     6.864    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.544    13.908    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.674ns (47.970%)  route 3.985ns (52.030%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.707     5.736    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.306     6.042 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.793     6.835    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.130    14.349    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.906    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.193ns (42.937%)  route 4.243ns (57.063%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.050 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.673     5.723    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.325     6.048 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.564     6.613    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.130    14.343    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    13.697    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 3.674ns (48.417%)  route 3.914ns (51.583%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.711     5.740    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.306     6.046 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.718     6.765    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.130    14.343    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.900    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 2.746ns (38.028%)  route 4.475ns (61.972%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.469     6.397    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.130    14.343    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.594    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.304ns (45.185%)  route 4.008ns (54.815%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.331     6.000 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.489     6.488    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.130    14.348    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    13.697    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 2.901ns (40.653%)  route 4.235ns (59.347%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.562 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.750     6.312    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.130    14.349    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.606    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  7.294    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 3.279ns (44.088%)  route 4.158ns (55.912%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.306     5.975 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.639     6.614    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.559    13.923    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.130    14.352    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.909    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.746ns (39.895%)  route 4.137ns (60.105%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.131     6.059    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.130    14.348    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.599    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.681ns (38.988%)  route 4.195ns (61.012%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.863 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.190     6.053    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.130    14.348    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.605    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  7.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X9Y97          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.356    xvga1/p2_pixel[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    xvga1_n_101
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X8Y97          FDSE (Hold_fdse_C_D)         0.121    -0.454    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[2]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.063    -0.494    move_player_1/game/FSM_onehot_player_1_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_1/p1_blob/clk_out1
    SLICE_X8Y90          FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.316    xvga1/rgb_reg[10][6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    xvga1_n_103
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.453    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X8Y99          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.342    xvga1/p2_pixel[3]
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    xvga1_n_100
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X9Y99          FDSE (Hold_fdse_C_D)         0.091    -0.484    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X8Y92          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.344    xvga1/p2_pixel[8]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.045    -0.299 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    xvga1_n_105
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.091    -0.486    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_2/p2_blob/clk_out1
    SLICE_X8Y101         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_2/p2_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.347    xvga1/p2_pixel[0]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    xvga1_n_97
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.489    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.052    -0.505    move_player_1/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X9Y91          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.311    xvga1/p2_pixel[7]
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.266 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_104
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.456    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.913%)  route 0.173ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X4Y83          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.173    -0.252    hsync
    SLICE_X1Y85          FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    clk_65mhz
    SLICE_X1Y85          FDRE                                         r  hs_reg/C
                         clock pessimism              0.275    -0.526    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.075    -0.451    hs_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_1/p1_blob/clk_out1
    SLICE_X8Y100         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_1/p1_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.325    xvga1/rgb_reg[10][1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    xvga1_n_98
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.486    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y41     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y14     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y38     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y89      b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y85      db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y85      db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y87      db1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y87      db1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y89      db1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y90      db1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y79      move_player_1/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y79      move_player_1/x_in_p1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y79      move_player_1/x_in_p1_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y72      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y78      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y78      move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y83      xvga1/hcount_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y79      xvga1/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y80      xvga1/hcount_out_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        7.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 3.558ns (46.282%)  route 4.130ns (53.718%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.924 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.734     5.658    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.295     5.953 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.911     6.864    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.544    13.908    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.674ns (47.970%)  route 3.985ns (52.030%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.707     5.736    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.306     6.042 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.793     6.835    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.904    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.193ns (42.937%)  route 4.243ns (57.063%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.050 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.673     5.723    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.325     6.048 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.564     6.613    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    13.695    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 3.674ns (48.417%)  route 3.914ns (51.583%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.711     5.740    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.306     6.046 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.718     6.765    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 2.746ns (38.028%)  route 4.475ns (61.972%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.469     6.397    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.592    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.304ns (45.185%)  route 4.008ns (54.815%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.331     6.000 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.489     6.488    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    13.695    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 2.901ns (40.653%)  route 4.235ns (59.347%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.562 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.750     6.312    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.604    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 3.279ns (44.088%)  route 4.158ns (55.912%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.306     5.975 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.639     6.614    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.559    13.923    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.907    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.746ns (39.895%)  route 4.137ns (60.105%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.131     6.059    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.597    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.681ns (38.988%)  route 4.195ns (61.012%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.863 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.190     6.053    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.603    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  7.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X9Y97          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.356    xvga1/p2_pixel[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    xvga1_n_101
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X8Y97          FDSE (Hold_fdse_C_D)         0.121    -0.322    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[2]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.063    -0.362    move_player_1/game/FSM_onehot_player_1_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_1/p1_blob/clk_out1
    SLICE_X8Y90          FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.316    xvga1/rgb_reg[10][6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    xvga1_n_103
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.321    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X8Y99          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.342    xvga1/p2_pixel[3]
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    xvga1_n_100
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X9Y99          FDSE (Hold_fdse_C_D)         0.091    -0.352    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X8Y92          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.344    xvga1/p2_pixel[8]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.045    -0.299 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    xvga1_n_105
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.091    -0.354    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_2/p2_blob/clk_out1
    SLICE_X8Y101         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_2/p2_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.347    xvga1/p2_pixel[0]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    xvga1_n_97
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.357    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.052    -0.373    move_player_1/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X9Y91          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.311    xvga1/p2_pixel[7]
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.266 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_104
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.324    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.913%)  route 0.173ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X4Y83          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.173    -0.252    hsync
    SLICE_X1Y85          FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    clk_65mhz
    SLICE_X1Y85          FDRE                                         r  hs_reg/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.075    -0.319    hs_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_1/p1_blob/clk_out1
    SLICE_X8Y100         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_1/p1_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.325    xvga1/rgb_reg[10][1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    xvga1_n_98
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.354    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        7.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 3.558ns (46.282%)  route 4.130ns (53.718%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.924 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.734     5.658    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.295     5.953 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.911     6.864    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.544    13.908    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 3.674ns (47.970%)  route 3.985ns (52.030%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.707     5.736    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.306     6.042 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.793     6.835    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.904    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.193ns (42.937%)  route 4.243ns (57.063%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.050 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[0]
                         net (fo=4, routed)           0.673     5.723    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.325     6.048 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.564     6.613    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    13.695    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 3.674ns (48.417%)  route 3.914ns (51.583%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.692 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.029 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.711     5.740    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.306     6.046 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.718     6.765    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 2.746ns (38.028%)  route 4.475ns (61.972%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.469     6.397    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.592    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.397    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.304ns (45.185%)  route 4.008ns (54.815%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.331     6.000 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.489     6.488    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    13.695    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 2.901ns (40.653%)  route 4.235ns (59.347%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.478    -0.346 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=21, routed)          1.048     0.702    xvga1/Q[1]
    SLICE_X10Y80         LUT1 (Prop_lut1_I0_O)        0.301     1.003 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     1.003    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.646 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.766     2.412    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X9Y78          LUT4 (Prop_lut4_I2_O)        0.307     2.719 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.719    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X9Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.120 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.120    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.342 r  move_player_1/p1_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.671     4.013    move_player_1/p1_blob/PCOUT[10]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.299     4.312 r  move_player_1/p1_blob/i__carry__1_i_3__3/O
                         net (fo=1, routed)           0.000     4.312    move_player_1/p1_blob/i__carry__1_i_3__3_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.562 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.750     6.312    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.604    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.293ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 3.279ns (44.088%)  route 4.158ns (55.912%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.818 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.818    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.155 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.514     5.669    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.306     5.975 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.639     6.614    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.559    13.923    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.907    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                  7.293    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.746ns (39.895%)  route 4.137ns (60.105%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.928 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.131     6.059    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    13.597    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 2.681ns (38.988%)  route 4.195ns (61.012%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X6Y83          FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518    -0.306 f  xvga1/vcount_out_reg[0]/Q
                         net (fo=25, routed)          1.336     1.030    xvga1/Q[0]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.124     1.154 r  xvga1/i__carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.154    move_player_1/p1_blob/S[0]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.401 r  move_player_1/p1_blob/p_1_out_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           1.152     2.553    move_player_1/p1_blob/O[0]
    SLICE_X10Y82         LUT2 (Prop_lut2_I0_O)        0.299     2.852 r  move_player_1/p1_blob/image_addr__1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     2.852    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X10Y82         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.460 r  move_player_2/p2_blob/image_addr__1_carry/O[3]
                         net (fo=2, routed)           0.518     3.978    move_player_2/p2_blob/PCOUT[9]
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.307     4.285 r  move_player_2/p2_blob/i__carry__1_i_4__6/O
                         net (fo=1, routed)           0.000     4.285    move_player_2/p2_blob/i__carry__1_i_4__6_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.863 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.190     6.053    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    13.603    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  7.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X9Y97          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  move_player_2/p2_blob/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.356    xvga1/p2_pixel[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    xvga1_n_101
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X8Y97          FDSE                                         r  rgb_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X8Y97          FDSE (Hold_fdse_C_D)         0.121    -0.322    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[2]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[2]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[2]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.063    -0.362    move_player_1/game/FSM_onehot_player_1_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_1/p1_blob/clk_out1
    SLICE_X8Y90          FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_1/p1_blob/pixel_out_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.316    xvga1/rgb_reg[10][6]
    SLICE_X8Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    xvga1_n_103
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.132    -0.442    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.321    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.576    -0.588    move_player_2/p2_blob/clk_out1
    SLICE_X8Y99          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  move_player_2/p2_blob/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.082    -0.342    xvga1/p2_pixel[3]
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.297 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    xvga1_n_100
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.847    -0.826    clk_65mhz
    SLICE_X9Y99          FDSE                                         r  rgb_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.132    -0.443    
    SLICE_X9Y99          FDSE (Hold_fdse_C_D)         0.091    -0.352    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X8Y92          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  move_player_2/p2_blob/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.082    -0.344    xvga1/p2_pixel[8]
    SLICE_X9Y92          LUT5 (Prop_lut5_I4_O)        0.045    -0.299 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    xvga1_n_105
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X9Y92          FDSE                                         r  rgb_reg[10]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.091    -0.354    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_2/p2_blob/clk_out1
    SLICE_X8Y101         FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_2/p2_blob/pixel_out_reg[0]/Q
                         net (fo=1, routed)           0.083    -0.347    xvga1/p2_pixel[0]
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  xvga1/rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    xvga1_n_97
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[0]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.357    rgb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593    -0.571    move_player_1/game/clk_out1
    SLICE_X5Y78          FDRE                                         r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  move_player_1/game/FSM_onehot_p1_next_state_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.317    move_player_1/game/FSM_onehot_p1_next_state_reg_n_0_[1]
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862    -0.811    move_player_1/game/clk_out1
    SLICE_X6Y78          FDRE                                         r  move_player_1/game/FSM_onehot_player_1_state_reg[1]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.052    -0.373    move_player_1/game/FSM_onehot_player_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/pixel_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.574    -0.590    move_player_2/p2_blob/clk_out1
    SLICE_X9Y91          FDRE                                         r  move_player_2/p2_blob/pixel_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  move_player_2/p2_blob/pixel_out_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.311    xvga1/p2_pixel[7]
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.266 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    xvga1_n_104
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.845    -0.828    clk_65mhz
    SLICE_X8Y91          FDSE                                         r  rgb_reg[9]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.121    -0.324    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.913%)  route 0.173ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X4Y83          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.173    -0.252    hsync
    SLICE_X1Y85          FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.872    -0.801    clk_65mhz
    SLICE_X1Y85          FDRE                                         r  hs_reg/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.075    -0.319    hs_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 move_player_1/p1_blob/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.524%)  route 0.105ns (33.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.570    -0.594    move_player_1/p1_blob/clk_out1
    SLICE_X8Y100         FDRE                                         r  move_player_1/p1_blob/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  move_player_1/p1_blob/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.325    xvga1/rgb_reg[10][1]
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    xvga1_n_98
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=188, routed)         0.841    -0.832    clk_65mhz
    SLICE_X9Y101         FDSE                                         r  rgb_reg[1]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X9Y101         FDSE (Hold_fdse_C_D)         0.092    -0.354    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.074    





