Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Reading design: fumiga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fumiga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fumiga"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fumiga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/watto/Documents/ISE Projects/Avaliacao1watto-update/fumiga.vhd" into library work
Parsing entity <fumiga>.
Parsing architecture <Behavioral> of entity <fumiga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <fumiga> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fumiga>.
    Related source file is "/home/watto/Documents/ISE Projects/Avaliacao1watto-update/fumiga.vhd".
    Found 20-bit register for signal <muxcont>.
    Found 4-bit register for signal <sel>.
    Found 7-bit register for signal <disp>.
    Found 29-bit register for signal <cont>.
    Found 29-bit adder for signal <cont[28]_GND_3_o_add_1_OUT> created at line 47.
    Found 20-bit adder for signal <muxcont[19]_GND_3_o_add_10_OUT> created at line 59.
    Found 29-bit subtractor for signal <GND_3_o_GND_3_o_sub_8_OUT<28:0>> created at line 56.
    Found 29-bit comparator greater for signal <cont[28]_PWR_3_o_LessThan_1_o> created at line 47
    Found 29-bit comparator greater for signal <cont[28]_GND_3_o_LessThan_7_o> created at line 55
    Found 20-bit comparator greater for signal <muxcont[19]_PWR_3_o_LessThan_10_o> created at line 59
    Found 20-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_15_o> created at line 63
    Found 29-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_16_o> created at line 66
    Found 29-bit comparator greater for signal <GND_3_o_PWR_3_o_LessThan_18_o> created at line 68
    Found 29-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_24_o> created at line 74
    Found 29-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_25_o> created at line 77
    Found 29-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_26_o> created at line 80
    Found 29-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_27_o> created at line 83
    Found 29-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_28_o> created at line 86
    Found 29-bit comparator greater for signal <GND_3_o_GND_3_o_LessThan_29_o> created at line 89
    Found 29-bit comparator greater for signal <GND_3_o_PWR_3_o_LessThan_30_o> created at line 92
    Found 29-bit comparator greater for signal <GND_3_o_PWR_3_o_LessThan_31_o> created at line 95
    Found 29-bit comparator greater for signal <GND_3_o_PWR_3_o_LessThan_32_o> created at line 98
    Found 29-bit comparator greater for signal <GND_3_o_PWR_3_o_LessThan_33_o> created at line 101
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <fumiga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 29-bit addsub                                         : 1
# Registers                                            : 4
 20-bit register                                       : 1
 29-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 16
 20-bit comparator greater                             : 2
 29-bit comparator greater                             : 14
# Multiplexers                                         : 28
 20-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 9
 7-bit 2-to-1 multiplexer                              : 12

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fumiga>.
The following registers are absorbed into counter <muxcont>: 1 register on signal <muxcont>.
Unit <fumiga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 29-bit addsub                                         : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 16
 20-bit comparator greater                             : 2
 29-bit comparator greater                             : 14
# Multiplexers                                         : 28
 20-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 9
 7-bit 2-to-1 multiplexer                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fumiga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fumiga, actual ratio is 2.
FlipFlop cont_27 has been replicated 1 time(s)
FlipFlop cont_28 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fumiga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 379
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 35
#      LUT3                        : 17
#      LUT4                        : 17
#      LUT5                        : 31
#      LUT6                        : 106
#      MUXCY                       : 84
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 62
#      FD                          : 52
#      FDR                         : 2
#      FDS                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  18224     0%  
 Number of Slice LUTs:                  228  out of   9112     2%  
    Number used as Logic:               228  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    254
   Number with an unused Flip Flop:     192  out of    254    75%  
   Number with an unused LUT:            26  out of    254    10%  
   Number of fully used LUT-FF pairs:    36  out of    254    14%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.715ns (Maximum Frequency: 102.938MHz)
   Minimum input arrival time before clock: 9.251ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.715ns (frequency: 102.938MHz)
  Total number of paths / destination ports: 6103245 / 71
-------------------------------------------------------------------------
Delay:               9.715ns (Levels of Logic = 24)
  Source:            cont_21 (FF)
  Destination:       disp_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_21 to disp_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.118  cont_21 (cont_21)
     LUT5:I0->O            1   0.203   0.000  Mcompar_cont[28]_GND_3_o_LessThan_7_o_lut<4> (Mcompar_cont[28]_GND_3_o_LessThan_7_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_cont[28]_GND_3_o_LessThan_7_o_cy<4> (Mcompar_cont[28]_GND_3_o_LessThan_7_o_cy<4>)
     MUXCY:CI->O          57   0.019   1.698  Mcompar_cont[28]_GND_3_o_LessThan_7_o_cy<5> (Mcompar_cont[28]_GND_3_o_LessThan_7_o_cy<5>)
     LUT6:I4->O            1   0.203   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_lut<0>1 (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<0> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<1> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<2> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<3> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<4> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<5> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<6> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<7> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<8> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<9> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<10> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<11> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<12> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<12>)
     XORCY:CI->O          13   0.180   1.161  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_xor<13> (GND_3_o_GND_3_o_mux_12_OUT<13>)
     LUT3:I0->O            1   0.205   0.580  GND_3_o_PWR_3_o_LessThan_31_o23 (GND_3_o_PWR_3_o_LessThan_31_o22)
     LUT6:I5->O            1   0.205   0.580  GND_3_o_PWR_3_o_LessThan_31_o24 (GND_3_o_PWR_3_o_LessThan_31_o23)
     LUT6:I5->O            6   0.205   1.109  GND_3_o_PWR_3_o_LessThan_31_o25 (GND_3_o_PWR_3_o_LessThan_31_o)
     LUT6:I0->O            1   0.203   0.000  Mmux_PWR_3_o_GND_3_o_mux_54_OUT72_SW0_G (N70)
     MUXF7:I1->O           1   0.140   0.580  Mmux_PWR_3_o_GND_3_o_mux_54_OUT72_SW0 (N23)
     LUT6:I5->O            1   0.205   0.000  Mmux_PWR_3_o_GND_3_o_mux_54_OUT73 (PWR_3_o_GND_3_o_mux_54_OUT<6>)
     FDR:D                     0.102          disp_6
    ----------------------------------------
    Total                      9.715ns (2.889ns logic, 6.826ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 83551 / 47
-------------------------------------------------------------------------
Offset:              9.251ns (Levels of Logic = 22)
  Source:            orientation (PAD)
  Destination:       disp_6 (FF)
  Destination Clock: clk rising

  Data Path: orientation to disp_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.971  orientation_IBUF (orientation_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_lut<0>1 (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<0> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<1> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<2> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<3> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<4> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<5> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<6> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<7> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<8> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<9> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<10> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<11> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<12> (Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_cy<12>)
     XORCY:CI->O          13   0.180   1.161  Mmux_GND_3_o_GND_3_o_mux_12_OUT_rs_xor<13> (GND_3_o_GND_3_o_mux_12_OUT<13>)
     LUT3:I0->O            1   0.205   0.580  GND_3_o_PWR_3_o_LessThan_31_o23 (GND_3_o_PWR_3_o_LessThan_31_o22)
     LUT6:I5->O            1   0.205   0.580  GND_3_o_PWR_3_o_LessThan_31_o24 (GND_3_o_PWR_3_o_LessThan_31_o23)
     LUT6:I5->O            6   0.205   1.109  GND_3_o_PWR_3_o_LessThan_31_o25 (GND_3_o_PWR_3_o_LessThan_31_o)
     LUT6:I0->O            1   0.203   0.000  Mmux_PWR_3_o_GND_3_o_mux_54_OUT72_SW0_G (N70)
     MUXF7:I1->O           1   0.140   0.580  Mmux_PWR_3_o_GND_3_o_mux_54_OUT72_SW0 (N23)
     LUT6:I5->O            1   0.205   0.000  Mmux_PWR_3_o_GND_3_o_mux_54_OUT73 (PWR_3_o_GND_3_o_mux_54_OUT<6>)
     FDR:D                     0.102          disp_6
    ----------------------------------------
    Total                      9.251ns (3.270ns logic, 5.981ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            disp_6 (FF)
  Destination:       disp<6> (PAD)
  Source Clock:      clk rising

  Data Path: disp_6 to disp<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  disp_6 (disp_6)
     OBUF:I->O                 2.571          disp_6_OBUF (disp<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.715|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 16.92 secs
 
--> 


Total memory usage is 371152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

