Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May  6 15:20:16 2025
| Host         : DESKTOP-TO0RVHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.134        0.000                      0                   53        0.179        0.000                      0                   53        2.100        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_i  {0.000 2.600}        5.200           192.308         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               0.134        0.000                      0                   53        0.179        0.000                      0                   53        2.100        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 c_valid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage1_result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.333ns (46.179%)  route 2.719ns (53.821%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 9.613 - 5.200 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     4.777    clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  c_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.233 r  c_valid_reg[0]/Q
                         net (fo=3, routed)           0.300     5.533    c_valid[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     5.904 r  stage1_result_reg[2]_i_10/O[0]
                         net (fo=18, routed)          0.967     6.871    stage1_result_reg[2]_i_10_n_7
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.299     7.170 f  stage1_result[2]_i_11/O
                         net (fo=3, routed)           0.331     7.501    stage1_result[2]_i_11_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     7.625 r  stage1_result[5]_i_6/O
                         net (fo=2, routed)           0.582     8.207    stage1_result[5]_i_6_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.124     8.331 r  stage1_result[5]_i_8/O
                         net (fo=1, routed)           0.000     8.331    stage1_result[5]_i_8_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.578 r  stage1_result_reg[5]_i_2/O[0]
                         net (fo=2, routed)           0.539     9.117    stage1_result_reg[5]_i_2_n_7
    SLICE_X3Y65          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     9.829 r  stage1_result_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.829    stage1_result_reg[5]_i_1_n_5
    SLICE_X3Y65          FDCE                                         r  stage1_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.596     9.613    clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  stage1_result_reg[5]/C
                         clock pessimism              0.323     9.936    
                         clock uncertainty           -0.035     9.900    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)        0.062     9.962    stage1_result_reg[5]
  -------------------------------------------------------------------
                         required time                          9.962    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 c_valid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage1_result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 2.147ns (46.281%)  route 2.492ns (53.719%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 9.613 - 5.200 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     4.777    clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  c_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.233 r  c_valid_reg[0]/Q
                         net (fo=3, routed)           0.300     5.533    c_valid[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     5.904 r  stage1_result_reg[2]_i_10/O[0]
                         net (fo=18, routed)          0.967     6.871    stage1_result_reg[2]_i_10_n_7
    SLICE_X5Y63          LUT5 (Prop_lut5_I2_O)        0.299     7.170 f  stage1_result[2]_i_11/O
                         net (fo=3, routed)           0.331     7.501    stage1_result[2]_i_11_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.124     7.625 r  stage1_result[5]_i_6/O
                         net (fo=2, routed)           0.582     8.207    stage1_result[5]_i_6_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I0_O)        0.124     8.331 r  stage1_result[5]_i_8/O
                         net (fo=1, routed)           0.000     8.331    stage1_result[5]_i_8_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.578 r  stage1_result_reg[5]_i_2/O[0]
                         net (fo=2, routed)           0.312     8.890    stage1_result_reg[5]_i_2_n_7
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.299     9.189 r  stage1_result[5]_i_4/O
                         net (fo=1, routed)           0.000     9.189    stage1_result[5]_i_4_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.416 r  stage1_result_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.416    stage1_result_reg[5]_i_1_n_6
    SLICE_X3Y65          FDCE                                         r  stage1_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.596     9.613    clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  stage1_result_reg[4]/C
                         clock pessimism              0.323     9.936    
                         clock uncertainty           -0.035     9.900    
    SLICE_X3Y65          FDCE (Setup_fdce_C_D)        0.062     9.962    stage1_result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.962    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 c_valid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage1_result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 2.051ns (48.475%)  route 2.180ns (51.525%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 9.611 - 5.200 ) 
    Source Clock Delay      (SCD):    4.777ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.717     4.777    clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  c_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.233 r  c_valid_reg[0]/Q
                         net (fo=3, routed)           0.300     5.533    c_valid[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     6.081 r  stage1_result_reg[2]_i_10/O[1]
                         net (fo=16, routed)          0.953     7.034    stage1_result_reg[2]_i_10_n_6
    SLICE_X0Y63          LUT4 (Prop_lut4_I1_O)        0.303     7.337 r  stage1_result[2]_i_3/O
                         net (fo=1, routed)           0.323     7.660    stage1_result[2]_i_3_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.098 r  stage1_result_reg[2]_i_1/O[3]
                         net (fo=3, routed)           0.604     8.702    stage1_result_reg[2]_i_1_n_4
    SLICE_X4Y65          LUT2 (Prop_lut2_I0_O)        0.306     9.008 r  stage1_result[3]_i_1/O
                         net (fo=1, routed)           0.000     9.008    stage1_result[3]_i_1_n_0
    SLICE_X4Y65          FDCE                                         r  stage1_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.594     9.611    clk_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  stage1_result_reg[3]/C
                         clock pessimism              0.340     9.951    
                         clock uncertainty           -0.035     9.915    
    SLICE_X4Y65          FDCE (Setup_fdce_C_D)        0.029     9.944    stage1_result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 a_valid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage1_result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.706ns (53.750%)  route 1.468ns (46.250%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 9.614 - 5.200 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  a_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  a_valid_reg[0]/Q
                         net (fo=2, routed)           0.587     5.820    a_valid[0]
    SLICE_X1Y64          LUT2 (Prop_lut2_I0_O)        0.124     5.944 r  stage1_result[2]_i_15/O
                         net (fo=1, routed)           0.000     5.944    stage1_result[2]_i_15_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.191 r  stage1_result_reg[2]_i_9/O[0]
                         net (fo=7, routed)           0.881     7.073    stage1_result10_out[0]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.299     7.372 r  stage1_result[2]_i_7/O
                         net (fo=1, routed)           0.000     7.372    stage1_result[2]_i_7_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  stage1_result_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.952    stage1_result_reg[2]_i_1_n_5
    SLICE_X3Y63          FDCE                                         r  stage1_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.597     9.614    clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  stage1_result_reg[2]/C
                         clock pessimism              0.339     9.953    
                         clock uncertainty           -0.035     9.917    
    SLICE_X3Y63          FDCE (Setup_fdce_C_D)        0.062     9.979    stage1_result_reg[2]
  -------------------------------------------------------------------
                         required time                          9.979    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 a_valid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage1_result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.353ns (47.962%)  route 1.468ns (52.038%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 9.614 - 5.200 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  a_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  a_valid_reg[0]/Q
                         net (fo=2, routed)           0.587     5.820    a_valid[0]
    SLICE_X1Y64          LUT2 (Prop_lut2_I0_O)        0.124     5.944 r  stage1_result[2]_i_15/O
                         net (fo=1, routed)           0.000     5.944    stage1_result[2]_i_15_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.191 r  stage1_result_reg[2]_i_9/O[0]
                         net (fo=7, routed)           0.881     7.073    stage1_result10_out[0]
    SLICE_X3Y63          LUT4 (Prop_lut4_I0_O)        0.299     7.372 r  stage1_result[2]_i_7/O
                         net (fo=1, routed)           0.000     7.372    stage1_result[2]_i_7_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.599 r  stage1_result_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.599    stage1_result_reg[2]_i_1_n_6
    SLICE_X3Y63          FDCE                                         r  stage1_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.597     9.614    clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  stage1_result_reg[1]/C
                         clock pessimism              0.339     9.953    
                         clock uncertainty           -0.035     9.917    
    SLICE_X3Y63          FDCE (Setup_fdce_C_D)        0.062     9.979    stage1_result_reg[1]
  -------------------------------------------------------------------
                         required time                          9.979    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 stage1_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage2_result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.332ns (58.493%)  route 0.945ns (41.507%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 9.611 - 5.200 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  stage1_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  stage1_result_reg[2]/Q
                         net (fo=2, routed)           0.945     6.179    stage1_result[2]
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  stage2_result[4]_i_4/O
                         net (fo=1, routed)           0.000     6.303    stage2_result[4]_i_4_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.836 r  stage2_result_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.836    stage2_result_reg[4]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.055 r  stage2_result_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.055    stage2_result00_out[5]
    SLICE_X2Y67          FDCE                                         r  stage2_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.594     9.611    clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  stage2_result_reg[5]/C
                         clock pessimism              0.339     9.950    
                         clock uncertainty           -0.035     9.914    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.109    10.023    stage2_result_reg[5]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 stage1_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage2_result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 1.223ns (56.407%)  route 0.945ns (43.593%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 9.612 - 5.200 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  stage1_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  stage1_result_reg[2]/Q
                         net (fo=2, routed)           0.945     6.179    stage1_result[2]
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  stage2_result[4]_i_4/O
                         net (fo=1, routed)           0.000     6.303    stage2_result[4]_i_4_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.946 r  stage2_result_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.946    stage2_result00_out[4]
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.595     9.612    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[4]/C
                         clock pessimism              0.339     9.951    
                         clock uncertainty           -0.035     9.915    
    SLICE_X2Y66          FDCE (Setup_fdce_C_D)        0.109    10.024    stage2_result_reg[4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 stage1_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage2_result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 1.158ns (55.060%)  route 0.945ns (44.940%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 9.612 - 5.200 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X3Y63          FDCE                                         r  stage1_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  stage1_result_reg[2]/Q
                         net (fo=2, routed)           0.945     6.179    stage1_result[2]
    SLICE_X2Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.303 r  stage2_result[4]_i_4/O
                         net (fo=1, routed)           0.000     6.303    stage2_result[4]_i_4_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.881 r  stage2_result_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.881    stage2_result00_out[3]
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.595     9.612    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[3]/C
                         clock pessimism              0.339     9.951    
                         clock uncertainty           -0.035     9.915    
    SLICE_X2Y66          FDCE (Setup_fdce_C_D)        0.109    10.024    stage2_result_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 valid_in_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            c_valid_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.518%)  route 1.264ns (73.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 9.612 - 5.200 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.712     4.772    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  valid_in_reg/Q
                         net (fo=20, routed)          1.264     6.491    valid_in
    SLICE_X7Y63          FDCE                                         r  c_valid_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.595     9.612    clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  c_valid_reg[1]/C
                         clock pessimism              0.323     9.935    
                         clock uncertainty           -0.035     9.899    
    SLICE_X7Y63          FDCE (Setup_fdce_C_CE)      -0.205     9.694    c_valid_reg[1]
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 valid_in_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            c_valid_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk_i rise@5.200ns - clk_i rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.456ns (26.518%)  route 1.264ns (73.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 9.612 - 5.200 ) 
    Source Clock Delay      (SCD):    4.772ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.712     4.772    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  valid_in_reg/Q
                         net (fo=20, routed)          1.264     6.491    valid_in
    SLICE_X7Y63          FDCE                                         r  c_valid_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.200     5.200 r  
    N15                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.014 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.016 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.595     9.612    clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  c_valid_reg[2]/C
                         clock pessimism              0.323     9.935    
                         clock uncertainty           -0.035     9.899    
    SLICE_X7Y63          FDCE (Setup_fdce_C_CE)      -0.205     9.694    c_valid_reg[2]
  -------------------------------------------------------------------
                         required time                          9.694    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  3.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 stage2_result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  stage2_result_reg[4]/Q
                         net (fo=1, routed)           0.101     1.704    stage2_result[4]
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[3]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.072     1.525    q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 stage2_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  stage2_result_reg[2]/Q
                         net (fo=1, routed)           0.101     1.704    stage2_result[2]
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[1]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.066     1.519    q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 d_valid_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage2_result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.250ns (67.447%)  route 0.121ns (32.553%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  d_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  d_valid_reg[1]/Q
                         net (fo=3, routed)           0.121     1.701    d_valid[1]
    SLICE_X2Y66          LUT4 (Prop_lut4_I2_O)        0.045     1.746 r  stage2_result[4]_i_2/O
                         net (fo=1, routed)           0.000     1.746    stage2_result[4]_i_2_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.810 r  stage2_result_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    stage2_result00_out[4]
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[4]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.134     1.587    stage2_result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 d_valid_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage2_result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.173%)  route 0.123ns (32.827%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  d_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  d_valid_reg[1]/Q
                         net (fo=3, routed)           0.123     1.703    d_valid[1]
    SLICE_X2Y66          LUT3 (Prop_lut3_I1_O)        0.045     1.748 r  stage2_result[4]_i_3/O
                         net (fo=1, routed)           0.000     1.748    stage2_result[4]_i_3_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.813 r  stage2_result_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    stage2_result00_out[3]
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[3]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.134     1.587    stage2_result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 stage1_result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            stage2_result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.741%)  route 0.116ns (31.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  stage1_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  stage1_result_reg[5]/Q
                         net (fo=1, routed)           0.116     1.698    stage1_result[5]
    SLICE_X2Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.743 r  stage2_result[5]_i_2/O
                         net (fo=1, routed)           0.000     1.743    stage2_result[5]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.813 r  stage2_result_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    stage2_result00_out[5]
    SLICE_X2Y67          FDCE                                         r  stage2_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     1.956    clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  stage2_result_reg[5]/C
                         clock pessimism             -0.503     1.452    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134     1.586    stage2_result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 stage2_result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  stage2_result_reg[1]/Q
                         net (fo=1, routed)           0.153     1.756    stage2_result[1]
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[0]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.070     1.523    q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 stage2_result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  stage2_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  stage2_result_reg[3]/Q
                         net (fo=1, routed)           0.153     1.756    stage2_result[3]
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[2]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.070     1.523    q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 valid_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            q_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  valid_o_reg/Q
                         net (fo=5, routed)           0.113     1.694    valid_o_OBUF
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[0]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X1Y66          FDCE (Hold_fdce_C_CE)       -0.039     1.414    q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 valid_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            q_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  valid_o_reg/Q
                         net (fo=5, routed)           0.113     1.694    valid_o_OBUF
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[1]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X1Y66          FDCE (Hold_fdce_C_CE)       -0.039     1.414    q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 valid_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            q_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  valid_o_reg/Q
                         net (fo=5, routed)           0.113     1.694    valid_o_OBUF
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  q_reg_reg[2]/C
                         clock pessimism             -0.503     1.453    
    SLICE_X1Y66          FDCE (Hold_fdce_C_CE)       -0.039     1.414    q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 2.600 }
Period(ns):         5.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.200       3.045      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X0Y64    a_valid_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X0Y64    a_valid_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X1Y64    a_valid_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X1Y63    a_valid_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X1Y65    a_valid_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X0Y64    b_valid_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X0Y64    b_valid_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X3Y64    b_valid_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.200       4.200      SLICE_X1Y64    b_valid_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y64    a_valid_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y64    a_valid_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y64    a_valid_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y64    a_valid_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y64    a_valid_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y64    a_valid_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y63    a_valid_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y63    a_valid_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y64    b_valid_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y64    b_valid_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y65    a_valid_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y65    d_valid_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X0Y66    d_valid_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y66    q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y66    q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y66    q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X1Y66    q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X4Y65    stage1_result_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X3Y65    stage1_result_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.600       2.100      SLICE_X3Y65    stage1_result_reg[5]/C



