{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595798857797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595798857805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 27 09:27:37 2020 " "Processing started: Mon Jul 27 09:27:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595798857805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595798857805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_counter -c led_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_counter -c led_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595798857805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595798858444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595798858444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_counter " "Found entity 1: led_counter" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595798869760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595798869760 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_counter.sv(46) " "Verilog HDL Instantiation warning at led_counter.sv(46): instance has no name" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1595798869761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_counter " "Elaborating entity \"led_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595798869802 ""}
{ "Warning" "WSGN_SEARCH_FILE" "next_digit.sv 1 1 " "Using design file next_digit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 next_digit " "Found entity 1: next_digit" {  } { { "next_digit.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/next_digit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595798869851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595798869851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_digit next_digit:calc_next " "Elaborating entity \"next_digit\" for hierarchy \"next_digit:calc_next\"" {  } { { "led_counter.sv" "calc_next" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595798869852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode_seven_segment.sv 1 1 " "Using design file decode_seven_segment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_seven_segment " "Found entity 1: decode_seven_segment" {  } { { "decode_seven_segment.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/decode_seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595798869869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595798869869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seven_segment decode_seven_segment:comb_126 " "Elaborating entity \"decode_seven_segment\" for hierarchy \"decode_seven_segment:comb_126\"" {  } { { "led_counter.sv" "comb_126" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595798869870 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[0\]\[7\] VCC " "Pin \"seven_segment\[0\]\[7\]\" is stuck at VCC" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595798870413 "|led_counter|seven_segment[0][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[1\]\[7\] VCC " "Pin \"seven_segment\[1\]\[7\]\" is stuck at VCC" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595798870413 "|led_counter|seven_segment[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[2\]\[7\] VCC " "Pin \"seven_segment\[2\]\[7\]\" is stuck at VCC" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595798870413 "|led_counter|seven_segment[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[3\]\[7\] VCC " "Pin \"seven_segment\[3\]\[7\]\" is stuck at VCC" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595798870413 "|led_counter|seven_segment[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[4\]\[7\] VCC " "Pin \"seven_segment\[4\]\[7\]\" is stuck at VCC" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595798870413 "|led_counter|seven_segment[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment\[5\]\[7\] VCC " "Pin \"seven_segment\[5\]\[7\]\" is stuck at VCC" {  } { { "led_counter.sv" "" { Text "D:/GitHub/FAccel-CNN/QuartusProjects/Development_Kits/Terasic_DE10_Lite/seven_segment_counter/led_counter.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595798870413 "|led_counter|seven_segment[5][7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1595798870413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595798870481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595798870961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595798870961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595798871032 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595798871032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595798871032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595798871032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595798871070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 27 09:27:51 2020 " "Processing ended: Mon Jul 27 09:27:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595798871070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595798871070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595798871070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595798871070 ""}
