##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock       | N/A                   | Target: 0.00 MHz   | 
Clock: Clock(FFB)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1     | Frequency: 41.52 MHz  | Target: 0.00 MHz   | 
Clock: CyHFClk     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO       | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO       | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk     | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1   | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk    | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+009           999975915   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
A(0)_PAD   21710         Clock_1:R         
B(0)_PAD   23733         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
LED_1(0)_PAD  25439         CyHFClk:R         
LED_2(0)_PAD  27879         CyHFClk:R         
LED_3(0)_PAD  27486         CyHFClk:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 41.52 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999975915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12565
-------------------------------------   ----- 
End-of-path arrival time (ps)           12565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb    datapathcell1   4260   4260  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/main_2               macrocell1      2646   6906  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/q                    macrocell1      3350  10256  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2309  12565  999975915  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999975915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12565
-------------------------------------   ----- 
End-of-path arrival time (ps)           12565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb    datapathcell1   4260   4260  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/main_2               macrocell1      2646   6906  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/q                    macrocell1      3350  10256  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2309  12565  999975915  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999975915p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12565
-------------------------------------   ----- 
End-of-path arrival time (ps)           12565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb    datapathcell1   4260   4260  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/main_2               macrocell1      2646   6906  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:reload\/q                    macrocell1      3350  10256  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell1   2309  12565  999975915  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999977923p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10557
-------------------------------------   ----- 
End-of-path arrival time (ps)           10557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell2               0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell2    2580   2580  999977923  RISE       1
\QuadDec:Cnt8:CounterUDB:count_enable\/main_0         macrocell5      2336   4916  999977923  RISE       1
\QuadDec:Cnt8:CounterUDB:count_enable\/q              macrocell5      3350   8266  999977923  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell1   2292  10557  999977923  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999983072p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15358
-------------------------------------   ----- 
End-of-path arrival time (ps)           15358
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   3850   3850  999976668  RISE       1
\QuadDec:Cnt8:CounterUDB:status_3\/main_0           macrocell4      4142   7992  999983072  RISE       1
\QuadDec:Cnt8:CounterUDB:status_3\/q                macrocell4      3350  11342  999983072  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_3   statusicell1    4016  15358  999983072  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 999983584p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Net_1251\/q                                  macrocell10     1250   1250  999983584  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell1   3646   4896  999983584  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_7
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999984470p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12020
-------------------------------------   ----- 
End-of-path arrival time (ps)           12020
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell8                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell8    1250   1250  999984470  RISE       1
\QuadDec:Net_1251_split\/main_2   macrocell15   4553   5803  999984470  RISE       1
\QuadDec:Net_1251_split\/q        macrocell15   3350   9153  999984470  RISE       1
\QuadDec:Net_1251\/main_7         macrocell10   2867  12020  999984470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999984596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13834
-------------------------------------   ----- 
End-of-path arrival time (ps)           13834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell1   5030   5030  999984596  RISE       1
\QuadDec:Cnt8:CounterUDB:status_0\/main_0            macrocell2      3206   8236  999984596  RISE       1
\QuadDec:Cnt8:CounterUDB:status_0\/q                 macrocell2      3350  11586  999984596  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_0    statusicell1    2248  13834  999984596  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999984882p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13548
-------------------------------------   ----- 
End-of-path arrival time (ps)           13548
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell1   4260   4260  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:status_2\/main_0           macrocell3      3694   7954  999984882  RISE       1
\QuadDec:Cnt8:CounterUDB:status_2\/q                macrocell3      3350  11304  999984882  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_2   statusicell1    2243  13548  999984882  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Net_1276\/main_0
Capture Clock  : \QuadDec:Net_1276\/clock_0
Path slack     : 999987318p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9172
-------------------------------------   ---- 
End-of-path arrival time (ps)           9172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   3850   3850  999976668  RISE       1
\QuadDec:Net_1276\/main_0                           macrocell13     5322   9172  999987318  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1276\/clock_0                                macrocell13                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \QuadDec:Cnt8:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:prevCompare\/clock_0
Path slack     : 999988247p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8243
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell1   5030   5030  999984596  RISE       1
\QuadDec:Cnt8:CounterUDB:prevCompare\/main_0         macrocell14     3213   8243  999988247  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:prevCompare\/clock_0             macrocell14                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1251\/main_4
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999988487p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell19   1250   1250  999984788  RISE       1
\QuadDec:Net_1251\/main_4   macrocell10   6753   8003  999988487  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 999988510p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   3850   3850  999976668  RISE       1
\QuadDec:Cnt8:CounterUDB:underflow_reg_i\/main_0    macrocell12     4130   7980  999988510  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:underflow_reg_i\/clock_0         macrocell12                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 999988522p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell1   4260   4260  999975915  RISE       1
\QuadDec:Cnt8:CounterUDB:overflow_reg_i\/main_0     macrocell11     3708   7968  999988522  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:overflow_reg_i\/clock_0          macrocell11                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:prevCompare\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 999988577p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9853
-------------------------------------   ---- 
End-of-path arrival time (ps)           9853
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:prevCompare\/clock_0             macrocell14                0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:prevCompare\/q  macrocell14    1250   1250  999988577  RISE       1
\QuadDec:Net_530\/main_2                 macrocell6     2990   4240  999988577  RISE       1
\QuadDec:Net_530\/q                      macrocell6     3350   7590  999988577  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_0       statusicell2   2263   9853  999988577  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:prevCompare\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 999988591p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:prevCompare\/clock_0             macrocell14                0      0  RISE       1

Data path
pin name                                 model name    delay     AT      slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:prevCompare\/q  macrocell14    1250   1250  999988577  RISE       1
\QuadDec:Net_611\/main_2                 macrocell7     2985   4235  999988591  RISE       1
\QuadDec:Net_611\/q                      macrocell7     3350   7585  999988591  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_1       statusicell2   2254   9839  999988591  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \QuadDec:Net_1276\/main_1
Capture Clock  : \QuadDec:Net_1276\/clock_0
Path slack     : 999988837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell1   4260   4260  999975915  RISE       1
\QuadDec:Net_1276\/main_1                           macrocell13     3393   7653  999988837  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1276\/clock_0                                macrocell13                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 999989135p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9295
-------------------------------------   ---- 
End-of-path arrival time (ps)           9295
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                            model name    delay     AT      slack  edge  Fanout
----------------------------------  ------------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:error\/q          macrocell19    1250   1250  999984788  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_3  statusicell2   8045   9295  999989135  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999989278p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9152
-------------------------------------   ---- 
End-of-path arrival time (ps)           9152
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/clock          datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT      slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell1   3850   3850  999976668  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/status_1   statusicell1    5302   9152  999989278  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1203\/main_3
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 999989883p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell9                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell9    1250   1250  999984903  RISE       1
\QuadDec:Net_1203\/main_3         macrocell17   5357   6607  999989883  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 999989900p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell9                 0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell9    1250   1250  999984903  RISE       1
\QuadDec:bQuadDec:state_1\/main_2  macrocell20   5340   6590  999989900  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 999989900p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell9                 0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell9    1250   1250  999984903  RISE       1
\QuadDec:bQuadDec:state_0\/main_2  macrocell21   5340   6590  999989900  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_1
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 999990130p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell8                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell8    1250   1250  999984470  RISE       1
\QuadDec:bQuadDec:error\/main_1   macrocell19   5110   6360  999990130  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_1
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999990143p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                   model name   delay     AT      slack  edge  Fanout
-------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q       macrocell18   1250   1250  999978143  RISE       1
\QuadDec:Net_1251\/main_1  macrocell10   5097   6347  999990143  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 999990451p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell19   1250   1250  999984788  RISE       1
\QuadDec:bQuadDec:state_1\/main_3  macrocell20   4789   6039  999990451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 999990451p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell19   1250   1250  999984788  RISE       1
\QuadDec:bQuadDec:state_0\/main_3  macrocell21   4789   6039  999990451  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 999990453p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell21   1250   1250  999985467  RISE       1
\QuadDec:bQuadDec:state_1\/main_5  macrocell20   4787   6037  999990453  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 999990453p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell21   1250   1250  999985467  RISE       1
\QuadDec:bQuadDec:state_0\/main_5  macrocell21   4787   6037  999990453  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_2
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 999990581p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell9                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell9    1250   1250  999984903  RISE       1
\QuadDec:bQuadDec:error\/main_2   macrocell19   4659   5909  999990581  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1251\/main_6
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999990808p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5682
-------------------------------------   ---- 
End-of-path arrival time (ps)           5682
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell21   1250   1250  999985467  RISE       1
\QuadDec:Net_1251\/main_6     macrocell10   4432   5682  999990808  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1260\/main_3
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 999990995p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell21   1250   1250  999985467  RISE       1
\QuadDec:Net_1260\/main_3     macrocell18   4245   5495  999990995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:error\/main_5
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 999990995p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_0\/q     macrocell21   1250   1250  999985467  RISE       1
\QuadDec:bQuadDec:error\/main_5  macrocell19   4245   5495  999990995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1203\/main_2
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 999991092p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell8                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell8    1250   1250  999984470  RISE       1
\QuadDec:Net_1203\/main_2         macrocell17   4148   5398  999991092  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 999991133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell8                 0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell8    1250   1250  999984470  RISE       1
\QuadDec:bQuadDec:state_1\/main_1  macrocell20   4107   5357  999991133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 999991133p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell8                 0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell8    1250   1250  999984470  RISE       1
\QuadDec:bQuadDec:state_0\/main_1  macrocell21   4107   5357  999991133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1251\/main_5
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999991273p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell20   1250   1250  999985923  RISE       1
\QuadDec:Net_1251\/main_5     macrocell10   3967   5217  999991273  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_4
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 999991419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell19   1250   1250  999984788  RISE       1
\QuadDec:Net_1203\/main_4   macrocell17   3821   5071  999991419  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1260\/main_1
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 999991436p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell19   1250   1250  999984788  RISE       1
\QuadDec:Net_1260\/main_1   macrocell18   3804   5054  999991436  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:error\/main_3
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 999991436p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell19   1250   1250  999984788  RISE       1
\QuadDec:bQuadDec:error\/main_3  macrocell19   3804   5054  999991436  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1203\/main_0
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 999991646p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                   model name   delay     AT      slack  edge  Fanout
-------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q       macrocell18   1250   1250  999978143  RISE       1
\QuadDec:Net_1203\/main_0  macrocell17   3594   4844  999991646  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1203\/main_6
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 999991683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell21   1250   1250  999985467  RISE       1
\QuadDec:Net_1203\/main_6     macrocell17   3557   4807  999991683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 999991715p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -1570
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                            model name    delay     AT      slack  edge  Fanout
----------------------------------  ------------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q                macrocell18    1250   1250  999978143  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_2  statusicell2   5465   6715  999991715  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                           statusicell2               0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 999991793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q               macrocell18   1250   1250  999978143  RISE       1
\QuadDec:bQuadDec:state_1\/main_0  macrocell20   3447   4697  999991793  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 999991793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q               macrocell18   1250   1250  999978143  RISE       1
\QuadDec:bQuadDec:state_0\/main_0  macrocell21   3447   4697  999991793  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1260\/main_0
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 999991812p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                   model name   delay     AT      slack  edge  Fanout
-------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q       macrocell18   1250   1250  999978143  RISE       1
\QuadDec:Net_1260\/main_0  macrocell18   3428   4678  999991812  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:error\/main_0
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 999991812p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q             macrocell18   1250   1250  999978143  RISE       1
\QuadDec:bQuadDec:error\/main_0  macrocell19   3428   4678  999991812  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1203\/main_5
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 999991868p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell20   1250   1250  999985923  RISE       1
\QuadDec:Net_1203\/main_5     macrocell17   3372   4622  999991868  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1260\/main_2
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 999991868p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell20   1250   1250  999985923  RISE       1
\QuadDec:Net_1260\/main_2     macrocell18   3372   4622  999991868  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:error\/main_4
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 999991868p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_1\/q     macrocell20   1250   1250  999985923  RISE       1
\QuadDec:bQuadDec:error\/main_4  macrocell19   3372   4622  999991868  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                          macrocell19                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 999991869p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell20   1250   1250  999985923  RISE       1
\QuadDec:bQuadDec:state_1\/main_4  macrocell20   3371   4621  999991869  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 999991869p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell20   1250   1250  999985923  RISE       1
\QuadDec:bQuadDec:state_0\/main_4  macrocell21   3371   4621  999991869  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                        macrocell21                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Net_1251\/main_0
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999992683p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1

Data path
pin name                   model name   delay     AT      slack  edge  Fanout
-------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1251\/q       macrocell10   1250   1250  999983584  RISE       1
\QuadDec:Net_1251\/main_0  macrocell10   2557   3807  999992683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_2
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999992687p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                    macrocell8                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell8    1250   1250  999984470  RISE       1
\QuadDec:Net_1251\/main_2         macrocell10   2553   3803  999992687  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1251\/main_3
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 999992705p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                    macrocell9                 0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell9    1250   1250  999984903  RISE       1
\QuadDec:Net_1251\/main_3         macrocell10   2535   3785  999992705  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                                macrocell10                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999992752p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Recovery time                                         0
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                                macrocell18                0      0  RISE       1

Data path
pin name                                        model name    delay     AT      slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ---------  ----  ------
\QuadDec:Net_1260\/q                            macrocell18    1250   1250  999978143  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   5998   7248  999992752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\/clock            statusicell1               0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt8:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec:Cnt8:CounterUDB:count_stored_i\/clock_0
Path slack     : 999992946p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1

Data path
pin name                                         model name   delay     AT      slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1203\/q                             macrocell17   1250   1250  999979294  RISE       1
\QuadDec:Cnt8:CounterUDB:count_stored_i\/main_0  macrocell16   2294   3544  999992946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Cnt8:CounterUDB:count_stored_i\/clock_0          macrocell16                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Net_1203\/main_1
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 999992946p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1

Data path
pin name                   model name   delay     AT      slack  edge  Fanout
-------------------------  -----------  -----  -----  ---------  ----  ------
\QuadDec:Net_1203\/q       macrocell17   1250   1250  999979294  RISE       1
\QuadDec:Net_1203\/main_1  macrocell17   2294   3544  999992946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                                macrocell17                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

