# Reading pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:07 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:41:07 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:07 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:41:07 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:07 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:41:07 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:07 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:41:07 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:07 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:41:07 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:07 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# ** Error: ./Control_Unit.sv(81): (vlog-2730) Undefined variable: 'State'.
# ./Control_Unit.sv(214): Verilog Compiler exiting
# End time: 15:41:07 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Control_Unit.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:35 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:41:35 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:35 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:41:35 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:35 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:41:35 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:35 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:41:36 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:36 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:41:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:36 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:41:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:41:36 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** UI-Msg: (vish-4014) No objects found matching '/Control_Unit_tb/OutState'.
# Executing ONERROR command at macro ./wave.do line 12
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect state.  Expected 0, actual: x
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 81
# ** Error: Failed to initialize PC.  PC val:   x
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 82
# ** Error: Failed to initialize IR.  IR val: xxxx
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 83
# ** Error: Incorrect IR value.	Expected 0000, actual: xxxx
#    Time: 45 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 107
# ** Error: Incorrect state.  Expected 9, actual: 3
#    Time: 65 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 109
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 85 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 113
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 105 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 115
# ** Error: Incorrect PC.	Expected 2, actual:   1
#    Time: 105 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 116
# ** Error: Incorrect IR value.	Expected 20B1, actual: xxxx
#    Time: 105 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 117
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 145 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 123
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 165 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 125
# ** Error: Incorrect PC.	Expected 3, actual:   1
#    Time: 165 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 126
# ** Error: Incorrect IR value.	Expected 21B2, actual: xxxx
#    Time: 165 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 127
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 205 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 133
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 225 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 135
# ** Error: Incorrect PC.	Expected 4, actual:   1
#    Time: 225 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 136
# ** Error: Incorrect IR value.	Expected 2063, actual: xxxx
#    Time: 225 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 137
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 265 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 143
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 285 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 145
# ** Error: Incorrect PC.	Expected 5, actual:   1
#    Time: 285 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 146
# ** Error: Incorrect IR value.	Expected 28A4, actual: xxxx
#    Time: 285 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 147
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 325 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 153
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 345 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 155
# ** Error: Incorrect PC.	Expected 6, actual:   1
#    Time: 345 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 156
# ** Error: Incorrect IR value.	Expected 4125, actual: xxxx
#    Time: 345 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 157
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 385 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 163
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 405 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 165
# ** Error: Incorrect PC.	Expected 7, actual:   1
#    Time: 405 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 166
# ** Error: Incorrect IR value.	Expected 4346, actual: xxxx
#    Time: 405 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 167
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 445 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 173
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 465 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 175
# ** Error: Incorrect PC.	Expected 8, actual:   1
#    Time: 465 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 176
# ** Error: Incorrect IR value.	Expected 3560, actual: xxxx
#    Time: 465 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 177
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 525 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 185
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 545 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 187
# ** Error: Incorrect PC.	Expected 9, actual:   1
#    Time: 545 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 188
# ** Error: Incorrect IR value.	Expected 10CD, actual: xxxx
#    Time: 545 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 189
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 585 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 195
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 605 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 197
# ** Error: Incorrect PC.	Expected 10, actual:   1
#    Time: 605 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 198
# ** Error: Incorrect IR value.	Expected 5000, actual: xxxx
#    Time: 605 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 199
# ** Note: $stop    : ./Control_Unit.sv(212)
#    Time: 805 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 212
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:22 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:48:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:22 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:48:22 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:22 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:48:23 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:23 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:48:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:23 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:48:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:48:23 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:48:23 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:48:27 on Jun 05,2021, Elapsed time: 0:06:51
# Errors: 41, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:48:27 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) Port 'State' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /Control_Unit_tb/DUT File: ./Control_Unit.sv Line: 68
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:08 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:49:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:08 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:49:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:08 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:49:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:08 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:49:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:08 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:49:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:49:08 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:49:08 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:48:27 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** UI-Msg: (vish-4014) No objects found matching '/Control_Unit_tb/OutState'.
# Executing ONERROR command at macro ./wave.do line 12
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect state.  Expected 0, actual: 1
#    Time: 20 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 82
# ** Error: Failed to initialize IR.  IR val: xxxx
#    Time: 20 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 84
# ** Error: Incorrect state.  Expected 1, actual: 2
#    Time: 45 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 103
# ** Error: Incorrect PC.	Expected 0, actual:   1
#    Time: 45 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 104
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 65 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 106
# ** Error: Incorrect IR value.	Expected 0000, actual: xxxx
#    Time: 65 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 108
# ** Error: Incorrect state.  Expected 9, actual: 3
#    Time: 85 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 110
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 105 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 114
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 125 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 116
# ** Error: Incorrect PC.	Expected 2, actual:   1
#    Time: 125 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 117
# ** Error: Incorrect IR value.	Expected 20B1, actual: xxxx
#    Time: 125 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 118
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 165 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 124
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 185 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 126
# ** Error: Incorrect PC.	Expected 3, actual:   1
#    Time: 185 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 127
# ** Error: Incorrect IR value.	Expected 21B2, actual: xxxx
#    Time: 185 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 128
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 225 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 134
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 245 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 136
# ** Error: Incorrect PC.	Expected 4, actual:   1
#    Time: 245 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 137
# ** Error: Incorrect IR value.	Expected 2063, actual: xxxx
#    Time: 245 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 138
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 285 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 144
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 305 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 146
# ** Error: Incorrect PC.	Expected 5, actual:   1
#    Time: 305 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 147
# ** Error: Incorrect IR value.	Expected 28A4, actual: xxxx
#    Time: 305 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 148
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 345 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 154
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 365 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 156
# ** Error: Incorrect PC.	Expected 6, actual:   1
#    Time: 365 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 157
# ** Error: Incorrect IR value.	Expected 4125, actual: xxxx
#    Time: 365 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 158
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 405 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 164
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 425 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 166
# ** Error: Incorrect PC.	Expected 7, actual:   1
#    Time: 425 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 167
# ** Error: Incorrect IR value.	Expected 4346, actual: xxxx
#    Time: 425 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 168
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 465 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 174
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 485 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 176
# ** Error: Incorrect PC.	Expected 8, actual:   1
#    Time: 485 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 177
# ** Error: Incorrect IR value.	Expected 3560, actual: xxxx
#    Time: 485 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 178
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 545 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 186
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 565 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 188
# ** Error: Incorrect PC.	Expected 9, actual:   1
#    Time: 565 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 189
# ** Error: Incorrect IR value.	Expected 10CD, actual: xxxx
#    Time: 565 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 190
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 605 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 196
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 625 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 198
# ** Error: Incorrect PC.	Expected 10, actual:   1
#    Time: 625 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 199
# ** Error: Incorrect IR value.	Expected 5000, actual: xxxx
#    Time: 625 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 200
# ** Note: $stop    : ./Control_Unit.sv(213)
#    Time: 825 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 213
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:13 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:50:13 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:13 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:50:13 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:13 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:50:14 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:14 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:50:14 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:14 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:50:14 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:14 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:50:14 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:16 on Jun 05,2021, Elapsed time: 0:01:49
# Errors: 44, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:50:16 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** UI-Msg: (vish-4014) No objects found matching '/Control_Unit_tb/OutState'.
# Executing ONERROR command at macro ./wave.do line 12
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect state.  Expected 0, actual: x
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 81
# ** Error: Failed to initialize PC.  PC val:   x
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 82
# ** Error: Failed to initialize IR.  IR val: xxxx
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 83
# ** Error: Incorrect IR value.	Expected 0000, actual: xxxx
#    Time: 40 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 107
# ** Error: Incorrect state.  Expected 9, actual: 3
#    Time: 60 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 109
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 80 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 113
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 100 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 115
# ** Error: Incorrect PC.	Expected 2, actual:   1
#    Time: 100 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 116
# ** Error: Incorrect IR value.	Expected 20B1, actual: xxxx
#    Time: 100 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 117
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 140 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 123
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 160 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 125
# ** Error: Incorrect PC.	Expected 3, actual:   1
#    Time: 160 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 126
# ** Error: Incorrect IR value.	Expected 21B2, actual: xxxx
#    Time: 160 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 127
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 200 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 133
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 220 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 135
# ** Error: Incorrect PC.	Expected 4, actual:   1
#    Time: 220 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 136
# ** Error: Incorrect IR value.	Expected 2063, actual: xxxx
#    Time: 220 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 137
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 260 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 143
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 145
# ** Error: Incorrect PC.	Expected 5, actual:   1
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 146
# ** Error: Incorrect IR value.	Expected 28A4, actual: xxxx
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 147
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 320 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 153
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 340 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 155
# ** Error: Incorrect PC.	Expected 6, actual:   1
#    Time: 340 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 156
# ** Error: Incorrect IR value.	Expected 4125, actual: xxxx
#    Time: 340 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 157
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 380 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 163
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 165
# ** Error: Incorrect PC.	Expected 7, actual:   1
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 166
# ** Error: Incorrect IR value.	Expected 4346, actual: xxxx
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 167
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 440 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 173
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 175
# ** Error: Incorrect PC.	Expected 8, actual:   1
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 176
# ** Error: Incorrect IR value.	Expected 3560, actual: xxxx
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 177
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 520 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 185
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 187
# ** Error: Incorrect PC.	Expected 9, actual:   1
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 188
# ** Error: Incorrect IR value.	Expected 10CD, actual: xxxx
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 189
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 580 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 195
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 600 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 197
# ** Error: Incorrect PC.	Expected 10, actual:   1
#    Time: 600 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 198
# ** Error: Incorrect IR value.	Expected 5000, actual: xxxx
#    Time: 600 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 199
# ** Note: $stop    : ./Control_Unit.sv(212)
#    Time: 800 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 212
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:58 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:51:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:58 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:51:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:58 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:51:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:58 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:51:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:58 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:51:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:58 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:51:58 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:52:01 on Jun 05,2021, Elapsed time: 0:01:45
# Errors: 41, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:52:01 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect state.  Expected 0, actual: x
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 81
# ** Error: Failed to initialize PC.  PC val:   x
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 82
# ** Error: Failed to initialize IR.  IR val: xxxx
#    Time: 0 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 83
# ** Error: Incorrect IR value.	Expected 0000, actual: xxxx
#    Time: 40 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 107
# ** Error: Incorrect state.  Expected 9, actual: 3
#    Time: 60 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 109
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 80 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 113
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 100 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 115
# ** Error: Incorrect PC.	Expected 2, actual:   1
#    Time: 100 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 116
# ** Error: Incorrect IR value.	Expected 20B1, actual: xxxx
#    Time: 100 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 117
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 140 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 123
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 160 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 125
# ** Error: Incorrect PC.	Expected 3, actual:   1
#    Time: 160 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 126
# ** Error: Incorrect IR value.	Expected 21B2, actual: xxxx
#    Time: 160 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 127
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 200 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 133
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 220 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 135
# ** Error: Incorrect PC.	Expected 4, actual:   1
#    Time: 220 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 136
# ** Error: Incorrect IR value.	Expected 2063, actual: xxxx
#    Time: 220 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 137
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 260 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 143
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 145
# ** Error: Incorrect PC.	Expected 5, actual:   1
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 146
# ** Error: Incorrect IR value.	Expected 28A4, actual: xxxx
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 147
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 320 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 153
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 340 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 155
# ** Error: Incorrect PC.	Expected 6, actual:   1
#    Time: 340 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 156
# ** Error: Incorrect IR value.	Expected 4125, actual: xxxx
#    Time: 340 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 157
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 380 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 163
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 165
# ** Error: Incorrect PC.	Expected 7, actual:   1
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 166
# ** Error: Incorrect IR value.	Expected 4346, actual: xxxx
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 167
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 440 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 173
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 175
# ** Error: Incorrect PC.	Expected 8, actual:   1
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 176
# ** Error: Incorrect IR value.	Expected 3560, actual: xxxx
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 177
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 520 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 185
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 187
# ** Error: Incorrect PC.	Expected 9, actual:   1
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 188
# ** Error: Incorrect IR value.	Expected 10CD, actual: xxxx
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 189
# ** Error: Incorrect state.  Expected 1, actual: 3
#    Time: 580 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 195
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 600 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 197
# ** Error: Incorrect PC.	Expected 10, actual:   1
#    Time: 600 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 198
# ** Error: Incorrect IR value.	Expected 5000, actual: xxxx
#    Time: 600 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 199
# ** Note: $stop    : ./Control_Unit.sv(212)
#    Time: 800 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 212
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:36 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:54:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:36 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:54:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:36 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:54:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:36 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:54:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:36 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:54:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:36 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:54:36 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:54:39 on Jun 05,2021, Elapsed time: 0:02:38
# Errors: 41, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:54:39 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Failed to initialize IR.  IR val: xxxx
#    Time: 20 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 84
# ** Error: Incorrect state.  Expected 1, actual: 8
#    Time: 160 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 124
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 180 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 126
# ** Error: Incorrect PC.	Expected 3, actual:   2
#    Time: 180 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 127
# ** Error: Incorrect IR value.	Expected 21B2, actual: 20b1
#    Time: 180 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 128
# ** Error: Incorrect state.  Expected 1, actual: 7
#    Time: 220 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 134
# ** Error: Incorrect state.  Expected 2, actual: 8
#    Time: 240 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 136
# ** Error: Incorrect IR value.	Expected 2063, actual: 21b2
#    Time: 240 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 138
# ** Error: Incorrect state.  Expected 1, actual: 2
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 144
# ** Error: Incorrect state.  Expected 2, actual: 7
#    Time: 300 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 146
# ** Error: Incorrect PC.	Expected 5, actual:   4
#    Time: 300 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 147
# ** Error: Incorrect IR value.	Expected 28A4, actual: 2063
#    Time: 300 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 148
# ** Error: Incorrect PC.	Expected 6, actual:   5
#    Time: 360 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 157
# ** Error: Incorrect IR value.	Expected 4125, actual: 28a4
#    Time: 360 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 158
# ** Error: Incorrect state.  Expected 1, actual: 8
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 164
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 166
# ** Error: Incorrect PC.	Expected 7, actual:   5
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 167
# ** Error: Incorrect IR value.	Expected 4346, actual: 28a4
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 168
# ** Error: Incorrect state.  Expected 1, actual: 4
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 174
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 176
# ** Error: Incorrect PC.	Expected 8, actual:   6
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 177
# ** Error: Incorrect IR value.	Expected 3560, actual: 4125
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 178
# ** Error: Incorrect PC.	Expected 9, actual:   8
#    Time: 560 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 189
# ** Error: Incorrect IR value.	Expected 10CD, actual: 3560
#    Time: 560 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 190
# ** Error: Incorrect PC.	Expected 10, actual:   9
#    Time: 620 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 199
# ** Error: Incorrect IR value.	Expected 5000, actual: 10cd
#    Time: 620 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 200
# ** Error: Incorrect state.  Expected 3, actual: 6
#    Time: 640 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 202
# ** Note: $stop    : ./Control_Unit.sv(213)
#    Time: 820 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 213
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:56 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:56:56 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:56 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:56:56 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:56 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:56:56 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:56 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:56:56 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:56 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:56:56 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:56:56 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:56:56 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:56:59 on Jun 05,2021, Elapsed time: 0:02:20
# Errors: 27, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:56:59 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Failed to initialize IR.  IR val: xxxx
#    Time: 20 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 84
# ** Error: Incorrect PC.	Expected 4, actual:   4
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 141
# ** Error: Incorrect state.  Expected 1, actual: 8
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 160
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 162
# ** Error: Incorrect PC.	Expected 6, actual:   5
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 163
# ** Error: Incorrect IR value.	Expected 4125, actual: 28a4
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 164
# ** Error: Incorrect state.  Expected 1, actual: 4
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 170
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 172
# ** Error: Incorrect PC.	Expected 7, actual:   6
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 173
# ** Error: Incorrect IR value.	Expected 4346, actual: 4125
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 174
# ** Error: Incorrect state.  Expected 1, actual: 4
#    Time: 520 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 180
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 182
# ** Error: Incorrect PC.	Expected 8, actual:   7
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 183
# ** Error: Incorrect IR value.	Expected 3560, actual: 4346
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 184
# ** Note: $stop    : ./Control_Unit.sv(219)
#    Time: 880 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 219
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:30 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:57:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:30 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:57:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:30 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:57:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:30 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:57:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:30 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:57:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:30 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:57:30 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:57:33 on Jun 05,2021, Elapsed time: 0:00:34
# Errors: 14, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:57:33 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect PC.	Expected 4, actual:   4
#    Time: 280 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 140
# ** Error: Incorrect state.  Expected 1, actual: 8
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 159
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 161
# ** Error: Incorrect PC.	Expected 6, actual:   5
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 162
# ** Error: Incorrect IR value.	Expected 4125, actual: 28a4
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 163
# ** Error: Incorrect state.  Expected 1, actual: 4
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 169
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 171
# ** Error: Incorrect PC.	Expected 7, actual:   6
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 172
# ** Error: Incorrect IR value.	Expected 4346, actual: 4125
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 173
# ** Error: Incorrect state.  Expected 1, actual: 4
#    Time: 520 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 179
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 181
# ** Error: Incorrect PC.	Expected 8, actual:   7
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 182
# ** Error: Incorrect IR value.	Expected 3560, actual: 4346
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 183
# ** Note: $stop    : ./Control_Unit.sv(218)
#    Time: 880 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 218
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:05 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:58:05 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:05 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:58:05 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:05 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:58:05 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:05 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:58:05 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:05 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:58:05 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:58:05 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:58:05 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:58:08 on Jun 05,2021, Elapsed time: 0:00:35
# Errors: 13, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:58:08 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect state.  Expected 1, actual: 8
#    Time: 400 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 159
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 161
# ** Error: Incorrect PC.	Expected 6, actual:   5
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 162
# ** Error: Incorrect IR value.	Expected 4125, actual: 28a4
#    Time: 420 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 163
# ** Error: Incorrect state.  Expected 1, actual: 4
#    Time: 460 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 169
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 171
# ** Error: Incorrect PC.	Expected 7, actual:   6
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 172
# ** Error: Incorrect IR value.	Expected 4346, actual: 4125
#    Time: 480 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 173
# ** Error: Incorrect state.  Expected 1, actual: 4
#    Time: 520 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 179
# ** Error: Incorrect state.  Expected 2, actual: 1
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 181
# ** Error: Incorrect PC.	Expected 8, actual:   7
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 182
# ** Error: Incorrect IR value.	Expected 3560, actual: 4346
#    Time: 540 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 183
# ** Note: $stop    : ./Control_Unit.sv(218)
#    Time: 880 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 218
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:19 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 15:59:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:19 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 15:59:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:19 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 15:59:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:19 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:59:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:19 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 15:59:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:59:19 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 15:59:19 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:59:22 on Jun 05,2021, Elapsed time: 0:01:14
# Errors: 12, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 15:59:22 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect state.  Expected 1, actual: 2
#    Time: 360 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 151
# ** Error: Incorrect state.  Expected 2, actual: 7
#    Time: 380 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 153
# ** Error: Incorrect state.  Expected 1, actual: 2
#    Time: 620 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 193
# ** Error: Incorrect state.  Expected 2, actual: 6
#    Time: 640 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 195
# ** Error: Incorrect state.  Expected 1, actual: 2
#    Time: 680 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 203
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 700 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 205
# ** Note: $stop    : ./Control_Unit.sv(220)
#    Time: 900 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 220
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:00 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 16:00:00 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:00 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 16:00:01 on Jun 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:01 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 16:00:01 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:01 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 16:00:01 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:01 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 16:00:01 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:01 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 16:00:01 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:00:03 on Jun 05,2021, Elapsed time: 0:00:41
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 16:00:03 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Incorrect state.  Expected 1, actual: 2
#    Time: 620 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 194
# ** Error: Incorrect state.  Expected 2, actual: 6
#    Time: 640 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 196
# ** Error: Incorrect state.  Expected 1, actual: 2
#    Time: 680 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 204
# ** Error: Incorrect state.  Expected 2, actual: 3
#    Time: 700 ps  Scope: Control_Unit_tb File: ./Control_Unit.sv Line: 206
# ** Note: $stop    : ./Control_Unit.sv(221)
#    Time: 900 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 221
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:24 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 16:00:24 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:24 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 16:00:24 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:24 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 16:00:24 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:24 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 16:00:24 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:24 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 16:00:24 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:00:24 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 16:00:24 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:00:27 on Jun 05,2021, Elapsed time: 0:00:24
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 16:00:27 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Control_Unit.sv(220)
#    Time: 880 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 220
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:55 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 16:01:55 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:55 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 16:01:55 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:55 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 16:01:55 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:55 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 16:01:55 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:55 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 16:01:55 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:01:55 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 16:01:55 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:01:58 on Jun 05,2021, Elapsed time: 0:01:31
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 16:01:58 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# If no errors in console, all tests succeeded.
# ** Note: $stop    : ./Control_Unit.sv(222)
#    Time: 880 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 222
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:45 on Jun 05,2021
# vlog -reportprogress 300 ./AlteraROM.v 
# -- Compiling module AlteraROM
# 
# Top level modules:
# 	AlteraROM
# End time: 16:19:45 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:46 on Jun 05,2021
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 16:19:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:46 on Jun 05,2021
# vlog -reportprogress 300 ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 16:19:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:46 on Jun 05,2021
# vlog -reportprogress 300 ./InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 16:19:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:46 on Jun 05,2021
# vlog -reportprogress 300 ./FSM.sv 
# -- Compiling module FSM
# -- Compiling module FSM_tb
# 
# Top level modules:
# 	FSM_tb
# End time: 16:19:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:46 on Jun 05,2021
# vlog -reportprogress 300 ./Control_Unit.sv 
# -- Compiling module Control_Unit
# -- Compiling module Control_Unit_tb
# 
# Top level modules:
# 	Control_Unit_tb
# End time: 16:19:46 on Jun 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:19:49 on Jun 05,2021, Elapsed time: 0:17:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L altera_mf_ver -t 1ps -lib work Control_Unit_tb 
# Start time: 16:19:49 on Jun 05,2021
# Loading sv_std.std
# Loading work.Control_Unit_tb
# Loading work.Control_Unit
# Loading work.InstructionMemory
# Loading work.AlteraROM
# Loading altera_mf_ver.altsyncram
# Loading work.PC
# Loading work.IR
# Loading work.FSM
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# If no errors in console, all tests succeeded.
# ** Note: $stop    : ./Control_Unit.sv(227)
#    Time: 880 ps  Iteration: 0  Instance: /Control_Unit_tb
# Break in Module Control_Unit_tb at ./Control_Unit.sv line 227
# End time: 16:21:32 on Jun 05,2021, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
