// Seed: 3079408964
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  type_7(
      id_2, id_3 - 1'b0
  );
  assign id_1 = 1;
  type_8(
      id_3, 1 + 1, 1'h0, id_4
  );
  assign id_1 = id_3;
  logic id_4;
  assign id_4 = id_1;
  type_10(
      (id_2), id_1 - id_1
  );
  logic id_5;
  logic id_6;
endmodule
