$date
	Tue Dec 16 18:40:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module accumulator_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " ceAcu $end
$var reg 1 # clk $end
$var reg 8 $ in [7:0] $end
$scope module dut $end
$var wire 1 " ceAcu $end
$var wire 1 # clk $end
$var wire 8 % in [7:0] $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b10101010 %
b10101010 $
0#
0"
bx !
$end
#5000
1#
#6000
b1010101 $
b1010101 %
1"
#10000
0#
#15000
b1010101 !
b1010101 &
1#
#16000
b11111111 $
b11111111 %
0"
#20000
0#
#25000
1#
#26000
b1 $
b1 %
1"
#30000
0#
#35000
b1 !
b1 &
1#
#36000
b10 $
b10 %
#40000
0#
#45000
b10 !
b10 &
1#
#46000
b11 $
b11 %
#50000
0#
#55000
b11 !
b11 &
1#
#56000
