
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.22

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    0.05    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v _235_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.09    0.06    0.26 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.09    0.00    0.26 ^ _236_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.07    0.34 v _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _028_ (net)
                  0.05    0.00    0.34 v tx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    33    0.40    0.27    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.27    0.00    0.43 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.55    0.55 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.28    0.00    0.55 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.39    0.39    0.95 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _114_ (net)
                  0.39    0.00    0.95 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.21    0.14    1.08 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.21    0.00    1.08 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.23    0.18    1.26 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.23    0.00    1.26 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.09    1.35 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.10    0.00    1.35 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.37    0.49    1.84 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _122_ (net)
                  0.37    0.00    1.84 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.15    0.09    1.93 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    1.93 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.25    2.18 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    2.18 v _208_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.43 v _208_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.10    0.00    2.43 v _209_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.22    2.65 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _019_ (net)
                  0.06    0.00    2.65 ^ rx_shift_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    33    0.40    0.27    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.27    0.00    0.43 ^ bit_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.55    0.55 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.28    0.00    0.55 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.39    0.39    0.95 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _114_ (net)
                  0.39    0.00    0.95 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.21    0.14    1.08 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.21    0.00    1.08 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.23    0.18    1.26 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.23    0.00    1.26 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.10    0.09    1.35 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.10    0.00    1.35 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.37    0.49    1.84 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _122_ (net)
                  0.37    0.00    1.84 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.15    0.09    1.93 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    1.93 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.25    2.18 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    2.18 v _208_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.43 v _208_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.10    0.00    2.43 v _209_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.22    2.65 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _019_ (net)
                  0.06    0.00    2.65 ^ rx_shift_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.65   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.42e-03   1.17e-03   2.08e-08   7.59e-03  40.2%
Combinational          7.04e-03   4.27e-03   2.76e-08   1.13e-02  59.8%
Clock                  0.00e+00   0.00e+00   4.11e-09   4.11e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.35e-02   5.44e-03   5.25e-08   1.89e-02 100.0%
                          71.2%      28.8%       0.0%
