$date
	Sun Oct 23 05:51:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#474579
b11010 !
1"
#474582
b11010 &
b11010 %
1$
#474583
0"
#474586
b1101 &
b1101 %
#474590
b101000 &
b101000 %
#474594
b10100 &
b10100 %
#474598
b1010 &
b1010 %
#474602
b101 &
b101 %
#474606
b10000 &
b10000 %
#474610
b1000 &
b1000 %
#474614
b100 &
b100 %
#474618
b10 &
b10 %
#474622
b1 &
1#
b1 %
#474626
b0 &
b0 %
0#
0$
#1421003
b10 !
1"
#1421006
b10 &
b10 %
1$
#1421007
0"
#1421010
b1 &
b1 %
1#
#1421014
b0 &
0#
b0 %
0$
#2390243
b101 !
1"
#2390246
b101 &
b101 %
1$
#2390247
0"
#2390250
b10000 &
b10000 %
#2390254
b1000 &
b1000 %
#2390258
b100 &
b100 %
#2390262
b10 &
b10 %
#2390266
b1 &
b1 %
1#
#2390270
b0 &
0#
b0 %
0$
#4500012
