`timescale 1ns / 1ps

// module two_flipflop_sync (
    input  wire clk,
    input  wire async_in,
    output reg  sync_out
);

    reg sync_ff1;

    always @(posedge clk) begin
        sync_ff1   <= async_in;
        sync_out   <= sync_ff1;
    end

endmodule