{
  "design": {
    "design_info": {
      "boundary_crc": "0xB6EF31B3DF59BE89",
      "device": "xc7a35tcpg236-1",
      "name": "design_rx_reg",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ila_0": "",
      "RX_register_0": ""
    },
    "ports": {
      "led0_out8": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "rx_in": {
        "direction": "I"
      },
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_rx_reg_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_rx_reg_clk_wiz_0_0"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_rx_reg_ila_0_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "8"
          }
        }
      },
      "RX_register_0": {
        "vlnv": "xilinx.com:module_ref:RX_register:1.0",
        "xci_name": "design_rx_reg_RX_register_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RX_register",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_in": {
            "direction": "I"
          },
          "RX_serial": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ila_0/clk",
          "RX_register_0/clk"
        ]
      },
      "rx_in_0_1": {
        "ports": [
          "rx_in",
          "ila_0/probe0",
          "RX_register_0/rx_in"
        ]
      },
      "RX_register_0_RX_serial": {
        "ports": [
          "RX_register_0/RX_serial",
          "ila_0/probe1",
          "led0_out8"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}