Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov  8 17:32:08 2020
| Host         : S0ck3tSlash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.359        0.000                      0                  186        0.245        0.000                      0                  186        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.359        0.000                      0                  186        0.245        0.000                      0                  186        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.868%)  route 2.670ns (79.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.548     5.132    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b2_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.686     6.274    b2_press_cond/M_ctr_q_reg[7]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.398 r  b2_press_cond/io_led_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.017     7.415    b2_press_cond/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.966     8.506    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.428    14.832    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.865    b2_press_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.868%)  route 2.670ns (79.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.548     5.132    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b2_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.686     6.274    b2_press_cond/M_ctr_q_reg[7]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.398 r  b2_press_cond/io_led_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.017     7.415    b2_press_cond/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.966     8.506    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.428    14.832    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.865    b2_press_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.868%)  route 2.670ns (79.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.548     5.132    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b2_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.686     6.274    b2_press_cond/M_ctr_q_reg[7]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.398 r  b2_press_cond/io_led_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.017     7.415    b2_press_cond/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.966     8.506    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.428    14.832    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.273    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.865    b2_press_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.868%)  route 2.670ns (79.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.548     5.132    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b2_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.686     6.274    b2_press_cond/M_ctr_q_reg[7]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.398 r  b2_press_cond/io_led_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.017     7.415    b2_press_cond/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.966     8.506    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.428    14.832    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.273    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.865    b2_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.704ns (21.076%)  route 2.636ns (78.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.549     5.133    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  b1_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.692     6.281    b1_press_cond/M_ctr_q_reg[7]
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  b1_press_cond/io_led_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           1.010     7.415    b1_press_cond/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.934     8.473    b1_press_cond/sel
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.429    14.833    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X31Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b1_press_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.704ns (21.076%)  route 2.636ns (78.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.549     5.133    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  b1_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.692     6.281    b1_press_cond/M_ctr_q_reg[7]
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  b1_press_cond/io_led_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           1.010     7.415    b1_press_cond/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.934     8.473    b1_press_cond/sel
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.429    14.833    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X31Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b1_press_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.704ns (21.076%)  route 2.636ns (78.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.549     5.133    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  b1_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.692     6.281    b1_press_cond/M_ctr_q_reg[7]
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  b1_press_cond/io_led_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           1.010     7.415    b1_press_cond/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.934     8.473    b1_press_cond/sel
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.429    14.833    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X31Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b1_press_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.704ns (21.076%)  route 2.636ns (78.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.549     5.133    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  b1_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.692     6.281    b1_press_cond/M_ctr_q_reg[7]
    SLICE_X30Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  b1_press_cond/io_led_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           1.010     7.415    b1_press_cond/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.934     8.473    b1_press_cond/sel
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.429    14.833    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X31Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b1_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.704ns (21.778%)  route 2.529ns (78.222%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.548     5.132    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b2_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.686     6.274    b2_press_cond/M_ctr_q_reg[7]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.398 r  b2_press_cond/io_led_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.017     7.415    b2_press_cond/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.825     8.365    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X33Y65         FDRE                                         r  b2_press_cond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.429    14.833    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  b2_press_cond/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b2_press_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 b2_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.704ns (21.778%)  route 2.529ns (78.222%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.548     5.132    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b2_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.686     6.274    b2_press_cond/M_ctr_q_reg[7]
    SLICE_X32Y63         LUT4 (Prop_lut4_I2_O)        0.124     6.398 r  b2_press_cond/io_led_OBUF[2]_inst_i_3/O
                         net (fo=3, routed)           1.017     7.415    b2_press_cond/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I1_O)        0.124     7.539 r  b2_press_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.825     8.365    b2_press_cond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X33Y65         FDRE                                         r  b2_press_cond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.429    14.833    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  b2_press_cond/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X33Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b2_press_cond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 b3_press_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.558     1.502    b3_press_cond/sync/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  b3_press_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  b3_press_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.813    b3_press_cond/sync/M_pipe_d__1[1]
    SLICE_X35Y61         FDRE                                         r  b3_press_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.826     2.016    b3_press_cond/sync/clk_IBUF_BUFG
    SLICE_X35Y61         FDRE                                         r  b3_press_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.066     1.568    b3_press_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.501    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  b1_press_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  b1_press_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.761    b1_press_cond/M_ctr_q_reg[11]
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  b1_press_cond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    b1_press_cond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X31Y63         FDRE                                         r  b1_press_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.824     2.014    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  b1_press_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.105     1.606    b1_press_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.501    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  b1_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.761    b1_press_cond/M_ctr_q_reg[15]
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  b1_press_cond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    b1_press_cond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X31Y64         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.824     2.014    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.105     1.606    b1_press_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.559     1.503    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  b1_press_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.763    b1_press_cond/M_ctr_q_reg[3]
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  b1_press_cond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.871    b1_press_cond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X31Y61         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.827     2.017    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y61         FDRE                                         r  b1_press_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.105     1.608    b1_press_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.501    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  b2_press_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  b2_press_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.761    b2_press_cond/M_ctr_q_reg[11]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  b2_press_cond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.869    b2_press_cond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X33Y64         FDRE                                         r  b2_press_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.824     2.014    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y64         FDRE                                         r  b2_press_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.105     1.606    b2_press_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.501    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  b2_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.761    b2_press_cond/M_ctr_q_reg[7]
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  b2_press_cond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.869    b2_press_cond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.824     2.014    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  b2_press_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X33Y63         FDRE (Hold_fdre_C_D)         0.105     1.606    b2_press_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.501    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  b1_press_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.761    b1_press_cond/M_ctr_q_reg[19]
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  b1_press_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    b1_press_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.823     2.013    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X31Y65         FDRE (Hold_fdre_C_D)         0.105     1.606    b1_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.558     1.502    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  b1_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.762    b1_press_cond/M_ctr_q_reg[7]
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  b1_press_cond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    b1_press_cond/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X31Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.825     2.015    b1_press_cond/clk_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  b1_press_cond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.105     1.607    b1_press_cond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.557     1.501    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  b2_press_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  b2_press_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.761    b2_press_cond/M_ctr_q_reg[15]
    SLICE_X33Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  b2_press_cond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.869    b2_press_cond/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X33Y65         FDRE                                         r  b2_press_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.823     2.013    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  b2_press_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.105     1.606    b2_press_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.556     1.500    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  b2_press_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.760    b2_press_cond/M_ctr_q_reg[19]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  b2_press_cond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.868    b2_press_cond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822     2.012    b2_press_cond/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  b2_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.105     1.605    b2_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y61   b1_press_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y63   b1_press_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y63   b1_press_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y63   b1_press_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y63   b1_press_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y64   b1_press_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y65   b1_press_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65   b2_press_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65   b2_press_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65   b2_press_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y65   b2_press_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y66   b2_press_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y66   b2_press_cond/M_ctr_q_reg[17]/C



