/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [30:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_27z;
  reg [39:0] celloutsig_0_28z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [22:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [8:0] celloutsig_0_55z;
  wire [7:0] celloutsig_0_56z;
  wire [7:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_22z[5] ? celloutsig_0_7z : celloutsig_0_32z;
  assign celloutsig_1_11z = celloutsig_1_10z ? celloutsig_1_3z[1] : celloutsig_1_3z[4];
  assign celloutsig_1_9z = ~((celloutsig_1_8z[6] | celloutsig_1_5z[0]) & celloutsig_1_4z);
  assign celloutsig_0_51z = ~((celloutsig_0_21z[2] | celloutsig_0_41z) & (celloutsig_0_24z | celloutsig_0_37z));
  assign celloutsig_1_19z = ~((celloutsig_1_15z | celloutsig_1_0z[5]) & (celloutsig_1_9z | celloutsig_1_11z));
  assign celloutsig_0_10z = ~((celloutsig_0_7z | celloutsig_0_9z) & (celloutsig_0_1z | celloutsig_0_5z));
  assign celloutsig_0_1z = celloutsig_0_0z[9] ^ celloutsig_0_0z[12];
  assign celloutsig_0_32z = ~(celloutsig_0_25z[8] ^ celloutsig_0_2z[4]);
  assign celloutsig_0_12z = { celloutsig_0_8z[3:2], celloutsig_0_2z, celloutsig_0_10z } + { celloutsig_0_2z[4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_12z[11:1] + in_data[47:37];
  reg [9:0] _10_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 10'h000;
    else _10_ <= { celloutsig_0_55z[3], celloutsig_0_56z, celloutsig_0_9z };
  assign out_data[9:0] = _10_;
  assign celloutsig_0_25z = celloutsig_0_12z[13:3] / { 1'h1, celloutsig_0_2z[4:0], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_24z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] / { 1'h1, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_0_22z = { celloutsig_0_2z[13:1], celloutsig_0_5z } / { 1'h1, celloutsig_0_11z[9:2], celloutsig_0_8z };
  assign celloutsig_1_17z = { celloutsig_1_8z[5:3], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_7z } == { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_13z = { in_data[108], celloutsig_1_0z } <= { celloutsig_1_1z[2:1], celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_6z[9:6], celloutsig_0_5z } <= { celloutsig_0_11z[11:8], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_11z[2:0], celloutsig_0_9z } <= celloutsig_0_19z[26:23];
  assign celloutsig_0_3z = ! in_data[16:14];
  assign celloutsig_1_4z = ! celloutsig_1_1z[2:0];
  assign celloutsig_0_16z = ! celloutsig_0_6z[14:3];
  assign celloutsig_0_8z = celloutsig_0_0z[6:2] % { 1'h1, celloutsig_0_6z[13:10] };
  assign celloutsig_0_23z = { celloutsig_0_0z[7:5], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z } % { 1'h1, celloutsig_0_15z[7:4], celloutsig_0_20z };
  assign celloutsig_1_10z = { celloutsig_1_8z[6:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_7z } != { in_data[104:102], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_12z[8:2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z } != { celloutsig_0_0z[8:0], celloutsig_0_13z };
  assign celloutsig_0_56z = - { celloutsig_0_19z[10], celloutsig_0_23z, celloutsig_0_51z };
  assign celloutsig_1_8z = - { celloutsig_1_4z, 1'h0, celloutsig_1_0z };
  assign celloutsig_0_21z = celloutsig_0_0z[6:2] | celloutsig_0_12z[10:6];
  assign celloutsig_0_5z = & { celloutsig_0_2z, celloutsig_0_0z[5:3] };
  assign celloutsig_0_7z = & celloutsig_0_6z[15:8];
  assign celloutsig_0_30z = & { celloutsig_0_14z, celloutsig_0_11z[14:6] };
  assign celloutsig_0_4z = in_data[89] & in_data[36];
  assign celloutsig_1_15z = | { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_24z = | { celloutsig_0_14z, celloutsig_0_11z[4], celloutsig_0_4z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_2z[1], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_2z[13:10], celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_6z } >> { celloutsig_0_19z[25:21], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_0_46z = celloutsig_0_34z[16:4] >> celloutsig_0_19z[16:4];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z } >> celloutsig_1_3z;
  assign celloutsig_0_55z = celloutsig_0_46z[8:0] <<< celloutsig_0_27z[10:2];
  assign celloutsig_0_11z = { in_data[65:58], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z } <<< { celloutsig_0_8z[4], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[14:13], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z } ~^ { in_data[29:22], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_0z[7:0], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_2z } ~^ { celloutsig_0_6z[16:4], celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[44:32] ^ in_data[26:14];
  assign celloutsig_0_57z = celloutsig_0_46z[7:0] ^ { in_data[17:11], celloutsig_0_24z };
  assign celloutsig_1_0z = in_data[158:153] ^ in_data[122:117];
  assign celloutsig_1_3z = { celloutsig_1_2z[3], celloutsig_1_1z } ^ { celloutsig_1_2z[0], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_0z[3], celloutsig_1_2z } ^ celloutsig_1_5z;
  assign celloutsig_0_17z = { in_data[58:57], celloutsig_0_5z } ^ { celloutsig_0_0z[6:5], celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[78:65], celloutsig_0_1z } ^ in_data[90:76];
  assign celloutsig_0_27z = { celloutsig_0_6z[15:2], celloutsig_0_9z, celloutsig_0_16z } ^ { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_23z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[128]) celloutsig_1_2z = celloutsig_1_1z;
  always_latch
    if (!clkin_data[0]) celloutsig_0_28z = 40'h0000000000;
    else if (clkin_data[96]) celloutsig_0_28z = { celloutsig_0_11z[7:3], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_37z = ~((in_data[74] & celloutsig_0_0z[0]) | (celloutsig_0_10z & celloutsig_0_28z[33]));
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_0z[1]) | (celloutsig_1_7z[1] & celloutsig_1_11z));
  assign { out_data[128], out_data[96], out_data[39:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z };
endmodule
