<profile>

<section name = "Vitis HLS Report for 'Block_entry4_proc'" level="0">
<item name = "Date">Mon Aug 29 12:25:39 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.62 ns, 3.301 ns, 1.52 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 5.625 ns, 5.625 ns, 1, 1, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 86, -</column>
<column name="Register">-, -, 4, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln100_fu_129_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ColorMode_vcr_din">select, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ColorMode_vcr_blk_n">9, 2, 1, 2</column>
<column name="HwReg_ColorMode_blk_n">9, 2, 1, 2</column>
<column name="HwReg_HeightIn_c12_blk_n">9, 2, 1, 2</column>
<column name="HwReg_HeightOut_c15_blk_n">9, 2, 1, 2</column>
<column name="HwReg_LineRate_blk_n">9, 2, 1, 2</column>
<column name="HwReg_Width_c14_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Block_entry4_proc, return value</column>
<column name="ColorMode">in, 8, ap_none, ColorMode, pointer</column>
<column name="HwReg_ColorMode_din">out, 8, ap_fifo, HwReg_ColorMode, pointer</column>
<column name="HwReg_ColorMode_num_data_valid">in, 2, ap_fifo, HwReg_ColorMode, pointer</column>
<column name="HwReg_ColorMode_fifo_cap">in, 2, ap_fifo, HwReg_ColorMode, pointer</column>
<column name="HwReg_ColorMode_full_n">in, 1, ap_fifo, HwReg_ColorMode, pointer</column>
<column name="HwReg_ColorMode_write">out, 1, ap_fifo, HwReg_ColorMode, pointer</column>
<column name="HeightIn">in, 16, ap_none, HeightIn, pointer</column>
<column name="HeightOut">in, 16, ap_none, HeightOut, pointer</column>
<column name="LineRate">in, 32, ap_none, LineRate, pointer</column>
<column name="HwReg_LineRate_din">out, 32, ap_fifo, HwReg_LineRate, pointer</column>
<column name="HwReg_LineRate_num_data_valid">in, 2, ap_fifo, HwReg_LineRate, pointer</column>
<column name="HwReg_LineRate_fifo_cap">in, 2, ap_fifo, HwReg_LineRate, pointer</column>
<column name="HwReg_LineRate_full_n">in, 1, ap_fifo, HwReg_LineRate, pointer</column>
<column name="HwReg_LineRate_write">out, 1, ap_fifo, HwReg_LineRate, pointer</column>
<column name="Width">in, 16, ap_none, Width, pointer</column>
<column name="ColorMode_vcr_din">out, 8, ap_fifo, ColorMode_vcr, pointer</column>
<column name="ColorMode_vcr_num_data_valid">in, 2, ap_fifo, ColorMode_vcr, pointer</column>
<column name="ColorMode_vcr_fifo_cap">in, 2, ap_fifo, ColorMode_vcr, pointer</column>
<column name="ColorMode_vcr_full_n">in, 1, ap_fifo, ColorMode_vcr, pointer</column>
<column name="ColorMode_vcr_write">out, 1, ap_fifo, ColorMode_vcr, pointer</column>
<column name="HwReg_HeightIn_c12_din">out, 11, ap_fifo, HwReg_HeightIn_c12, pointer</column>
<column name="HwReg_HeightIn_c12_num_data_valid">in, 2, ap_fifo, HwReg_HeightIn_c12, pointer</column>
<column name="HwReg_HeightIn_c12_fifo_cap">in, 2, ap_fifo, HwReg_HeightIn_c12, pointer</column>
<column name="HwReg_HeightIn_c12_full_n">in, 1, ap_fifo, HwReg_HeightIn_c12, pointer</column>
<column name="HwReg_HeightIn_c12_write">out, 1, ap_fifo, HwReg_HeightIn_c12, pointer</column>
<column name="HwReg_Width_c14_din">out, 11, ap_fifo, HwReg_Width_c14, pointer</column>
<column name="HwReg_Width_c14_num_data_valid">in, 2, ap_fifo, HwReg_Width_c14, pointer</column>
<column name="HwReg_Width_c14_fifo_cap">in, 2, ap_fifo, HwReg_Width_c14, pointer</column>
<column name="HwReg_Width_c14_full_n">in, 1, ap_fifo, HwReg_Width_c14, pointer</column>
<column name="HwReg_Width_c14_write">out, 1, ap_fifo, HwReg_Width_c14, pointer</column>
<column name="HwReg_HeightOut_c15_din">out, 11, ap_fifo, HwReg_HeightOut_c15, pointer</column>
<column name="HwReg_HeightOut_c15_num_data_valid">in, 2, ap_fifo, HwReg_HeightOut_c15, pointer</column>
<column name="HwReg_HeightOut_c15_fifo_cap">in, 2, ap_fifo, HwReg_HeightOut_c15, pointer</column>
<column name="HwReg_HeightOut_c15_full_n">in, 1, ap_fifo, HwReg_HeightOut_c15, pointer</column>
<column name="HwReg_HeightOut_c15_write">out, 1, ap_fifo, HwReg_HeightOut_c15, pointer</column>
</table>
</item>
</section>
</profile>
