{
    "DESIGN_NAME": "tt_um_sid",
    "VERILOG_FILES": [
        "dir::src/tt_um_sid.v",
        "dir::src/spi_regs.v",
        "dir::src/sid_voice.v",
        "dir::src/sid_asdr_generator.v",
        "dir::src/delta_sigma_dac.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",

    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 161.00 111.52",
    "FP_CORE_UTIL": 95,
    "PL_TARGET_DENSITY_PCT": 95,

    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.05,
    "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.025,

    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 1,
    "RIGHT_MARGIN_MULT": 1,

    "FP_PDN_MULTILAYER": false,
    "RT_MAX_LAYER": "met4",
    "FP_PDN_VPITCH": 38.87,

    "RUN_HEURISTIC_DIODE_INSERTION": true
}
