============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 20:06:58 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit copy.v
HDL-5007 WARNING: overwrite current module 'vip_matrix_generate_3x3_8bit' in ../../../rtl/ISP/vip_matrix_generate_3x3_8bit copy.v(1)
HDL-1007 : previous definition of design element 'vip_matrix_generate_3x3_8bit' is here in ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v(1)
RUN-1001 : Project manager successfully analyzed 57 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.845116s wall, 1.765625s user + 0.078125s system = 1.843750s CPU (99.9%)

RUN-1004 : used memory is 286 MB, reserved memory is 261 MB, peak memory is 291 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13242 instances
RUN-0007 : 7426 luts, 4308 seqs, 1042 mslices, 301 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 14419 nets
RUN-1001 : 8576 nets have 2 pins
RUN-1001 : 4065 nets have [3 - 5] pins
RUN-1001 : 1179 nets have [6 - 10] pins
RUN-1001 : 365 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1415     
RUN-1001 :   No   |  No   |  Yes  |    1606     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     405     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    39   |  54   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13238 instances, 7426 luts, 4308 seqs, 1343 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Huge net cpuresetn with 1348 pins
PHY-0007 : Cell area utilization is 51%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 60061, tnet num: 14371, tinst num: 13238, tnode num: 72208, tedge num: 96387.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.319734s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (99.5%)

RUN-1004 : used memory is 424 MB, reserved memory is 403 MB, peak memory is 424 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.803727s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.42509e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13238.
PHY-3001 : Level 1 #clusters 1672.
PHY-3001 : End clustering;  0.089204s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (157.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 967320, overlap = 537.312
PHY-3002 : Step(2): len = 808261, overlap = 615.406
PHY-3002 : Step(3): len = 611231, overlap = 685.531
PHY-3002 : Step(4): len = 548301, overlap = 747.75
PHY-3002 : Step(5): len = 428885, overlap = 817.344
PHY-3002 : Step(6): len = 380534, overlap = 898.188
PHY-3002 : Step(7): len = 318710, overlap = 973.031
PHY-3002 : Step(8): len = 287259, overlap = 1009.62
PHY-3002 : Step(9): len = 253752, overlap = 1039.81
PHY-3002 : Step(10): len = 232472, overlap = 1051.91
PHY-3002 : Step(11): len = 215082, overlap = 1091.22
PHY-3002 : Step(12): len = 203580, overlap = 1113.31
PHY-3002 : Step(13): len = 184349, overlap = 1129.09
PHY-3002 : Step(14): len = 167399, overlap = 1141.47
PHY-3002 : Step(15): len = 152363, overlap = 1146.47
PHY-3002 : Step(16): len = 140294, overlap = 1161
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2589e-06
PHY-3002 : Step(17): len = 143370, overlap = 1125.88
PHY-3002 : Step(18): len = 177536, overlap = 1067.19
PHY-3002 : Step(19): len = 185116, overlap = 996.5
PHY-3002 : Step(20): len = 191409, overlap = 924.75
PHY-3002 : Step(21): len = 186843, overlap = 903.906
PHY-3002 : Step(22): len = 187610, overlap = 883.188
PHY-3002 : Step(23): len = 184666, overlap = 866.5
PHY-3002 : Step(24): len = 184126, overlap = 852.062
PHY-3002 : Step(25): len = 181892, overlap = 851.906
PHY-3002 : Step(26): len = 180746, overlap = 829.938
PHY-3002 : Step(27): len = 178541, overlap = 843.281
PHY-3002 : Step(28): len = 176956, overlap = 838.125
PHY-3002 : Step(29): len = 174386, overlap = 842.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.5178e-06
PHY-3002 : Step(30): len = 186281, overlap = 832.062
PHY-3002 : Step(31): len = 201077, overlap = 796.344
PHY-3002 : Step(32): len = 207405, overlap = 749.281
PHY-3002 : Step(33): len = 212016, overlap = 706.781
PHY-3002 : Step(34): len = 211527, overlap = 693.188
PHY-3002 : Step(35): len = 211307, overlap = 704.906
PHY-3002 : Step(36): len = 209907, overlap = 712.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.03559e-06
PHY-3002 : Step(37): len = 226219, overlap = 660.656
PHY-3002 : Step(38): len = 240104, overlap = 622.562
PHY-3002 : Step(39): len = 246290, overlap = 614.094
PHY-3002 : Step(40): len = 249903, overlap = 592.25
PHY-3002 : Step(41): len = 247024, overlap = 595.656
PHY-3002 : Step(42): len = 244509, overlap = 596.25
PHY-3002 : Step(43): len = 242121, overlap = 602.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.00712e-05
PHY-3002 : Step(44): len = 263458, overlap = 574.531
PHY-3002 : Step(45): len = 277395, overlap = 537.281
PHY-3002 : Step(46): len = 285349, overlap = 507.344
PHY-3002 : Step(47): len = 286368, overlap = 495.906
PHY-3002 : Step(48): len = 284563, overlap = 504.625
PHY-3002 : Step(49): len = 283465, overlap = 525.219
PHY-3002 : Step(50): len = 282096, overlap = 533.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.01424e-05
PHY-3002 : Step(51): len = 303841, overlap = 475.188
PHY-3002 : Step(52): len = 319544, overlap = 437.594
PHY-3002 : Step(53): len = 326210, overlap = 384.875
PHY-3002 : Step(54): len = 329920, overlap = 376
PHY-3002 : Step(55): len = 330244, overlap = 386.531
PHY-3002 : Step(56): len = 330995, overlap = 391.719
PHY-3002 : Step(57): len = 330160, overlap = 389.188
PHY-3002 : Step(58): len = 329923, overlap = 398.188
PHY-3002 : Step(59): len = 328319, overlap = 401.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.02847e-05
PHY-3002 : Step(60): len = 353136, overlap = 379.375
PHY-3002 : Step(61): len = 368054, overlap = 353.25
PHY-3002 : Step(62): len = 369935, overlap = 350.812
PHY-3002 : Step(63): len = 371149, overlap = 334.812
PHY-3002 : Step(64): len = 372591, overlap = 326.125
PHY-3002 : Step(65): len = 374541, overlap = 334.125
PHY-3002 : Step(66): len = 375222, overlap = 311.281
PHY-3002 : Step(67): len = 375212, overlap = 310.594
PHY-3002 : Step(68): len = 374932, overlap = 300.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.05695e-05
PHY-3002 : Step(69): len = 394744, overlap = 290.656
PHY-3002 : Step(70): len = 407584, overlap = 258.375
PHY-3002 : Step(71): len = 408970, overlap = 254.656
PHY-3002 : Step(72): len = 410328, overlap = 243.125
PHY-3002 : Step(73): len = 413189, overlap = 229.469
PHY-3002 : Step(74): len = 414775, overlap = 238.781
PHY-3002 : Step(75): len = 413045, overlap = 241.406
PHY-3002 : Step(76): len = 412615, overlap = 242.562
PHY-3002 : Step(77): len = 412501, overlap = 242.094
PHY-3002 : Step(78): len = 413274, overlap = 241.531
PHY-3002 : Step(79): len = 413469, overlap = 239.469
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00015958
PHY-3002 : Step(80): len = 428120, overlap = 227.625
PHY-3002 : Step(81): len = 437372, overlap = 213.594
PHY-3002 : Step(82): len = 439475, overlap = 188.688
PHY-3002 : Step(83): len = 441242, overlap = 183.75
PHY-3002 : Step(84): len = 444262, overlap = 182.812
PHY-3002 : Step(85): len = 446860, overlap = 172.281
PHY-3002 : Step(86): len = 446752, overlap = 172.312
PHY-3002 : Step(87): len = 448018, overlap = 187.469
PHY-3002 : Step(88): len = 449997, overlap = 184.906
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00031916
PHY-3002 : Step(89): len = 459198, overlap = 175.5
PHY-3002 : Step(90): len = 468277, overlap = 162.656
PHY-3002 : Step(91): len = 471950, overlap = 160.844
PHY-3002 : Step(92): len = 473992, overlap = 160.125
PHY-3002 : Step(93): len = 476899, overlap = 157.875
PHY-3002 : Step(94): len = 478936, overlap = 162.562
PHY-3002 : Step(95): len = 477361, overlap = 171.188
PHY-3002 : Step(96): len = 477238, overlap = 169.656
PHY-3002 : Step(97): len = 479608, overlap = 167.188
PHY-3002 : Step(98): len = 480676, overlap = 165.844
PHY-3002 : Step(99): len = 479058, overlap = 155.094
PHY-3002 : Step(100): len = 478587, overlap = 157.031
PHY-3002 : Step(101): len = 479047, overlap = 164.906
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00063832
PHY-3002 : Step(102): len = 484481, overlap = 149.469
PHY-3002 : Step(103): len = 490993, overlap = 145.562
PHY-3002 : Step(104): len = 494050, overlap = 147.719
PHY-3002 : Step(105): len = 495904, overlap = 138.5
PHY-3002 : Step(106): len = 498420, overlap = 144.844
PHY-3002 : Step(107): len = 499750, overlap = 138.969
PHY-3002 : Step(108): len = 499174, overlap = 145.281
PHY-3002 : Step(109): len = 498805, overlap = 144.969
PHY-3002 : Step(110): len = 499754, overlap = 134.5
PHY-3002 : Step(111): len = 500289, overlap = 135.781
PHY-3002 : Step(112): len = 499198, overlap = 143.406
PHY-3002 : Step(113): len = 498431, overlap = 145.812
PHY-3002 : Step(114): len = 498819, overlap = 137.344
PHY-3002 : Step(115): len = 498985, overlap = 139.188
PHY-3002 : Step(116): len = 498467, overlap = 133.719
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00112166
PHY-3002 : Step(117): len = 501574, overlap = 133.219
PHY-3002 : Step(118): len = 503931, overlap = 130.844
PHY-3002 : Step(119): len = 504916, overlap = 126.781
PHY-3002 : Step(120): len = 505498, overlap = 120.438
PHY-3002 : Step(121): len = 506738, overlap = 117.656
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00185674
PHY-3002 : Step(122): len = 508880, overlap = 114.688
PHY-3002 : Step(123): len = 511566, overlap = 114.031
PHY-3002 : Step(124): len = 512275, overlap = 113
PHY-3002 : Step(125): len = 512775, overlap = 112.75
PHY-3002 : Step(126): len = 514829, overlap = 109.469
PHY-3002 : Step(127): len = 517868, overlap = 109.375
PHY-3002 : Step(128): len = 517838, overlap = 105.156
PHY-3002 : Step(129): len = 517949, overlap = 103.531
PHY-3002 : Step(130): len = 518694, overlap = 105.094
PHY-3002 : Step(131): len = 519043, overlap = 107.031
PHY-3002 : Step(132): len = 518466, overlap = 99.5
PHY-3002 : Step(133): len = 518030, overlap = 100.25
PHY-3002 : Step(134): len = 517558, overlap = 101.656
PHY-3002 : Step(135): len = 517678, overlap = 103.531
PHY-3002 : Step(136): len = 517881, overlap = 102
PHY-3002 : Step(137): len = 518044, overlap = 104.062
PHY-3002 : Step(138): len = 517931, overlap = 103.5
PHY-3002 : Step(139): len = 517841, overlap = 101.438
PHY-3002 : Step(140): len = 517523, overlap = 102.062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026600s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (293.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14419.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 652216, over cnt = 1586(4%), over = 8617, worst = 35
PHY-1001 : End global iterations;  0.693957s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (130.6%)

PHY-1001 : Congestion index: top1 = 87.89, top5 = 68.68, top10 = 57.85, top15 = 50.98.
PHY-3001 : End congestion estimation;  0.895241s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (125.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.537574s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000191015
PHY-3002 : Step(141): len = 551550, overlap = 71.0625
PHY-3002 : Step(142): len = 552258, overlap = 69.9062
PHY-3002 : Step(143): len = 552179, overlap = 67.9062
PHY-3002 : Step(144): len = 552228, overlap = 61.3125
PHY-3002 : Step(145): len = 553109, overlap = 54.9375
PHY-3002 : Step(146): len = 554022, overlap = 50.0625
PHY-3002 : Step(147): len = 552069, overlap = 47.1875
PHY-3002 : Step(148): len = 550483, overlap = 43.125
PHY-3002 : Step(149): len = 549098, overlap = 40.0312
PHY-3002 : Step(150): len = 545714, overlap = 41.375
PHY-3002 : Step(151): len = 541985, overlap = 43.0312
PHY-3002 : Step(152): len = 539741, overlap = 36.9375
PHY-3002 : Step(153): len = 536580, overlap = 34.4062
PHY-3002 : Step(154): len = 533723, overlap = 32.875
PHY-3002 : Step(155): len = 531325, overlap = 32.3125
PHY-3002 : Step(156): len = 527812, overlap = 30.9688
PHY-3002 : Step(157): len = 524840, overlap = 29.8125
PHY-3002 : Step(158): len = 523004, overlap = 28.3125
PHY-3002 : Step(159): len = 521658, overlap = 26.1562
PHY-3002 : Step(160): len = 520708, overlap = 26.0625
PHY-3002 : Step(161): len = 519226, overlap = 28.0938
PHY-3002 : Step(162): len = 518133, overlap = 29.5625
PHY-3002 : Step(163): len = 516876, overlap = 29.3438
PHY-3002 : Step(164): len = 516056, overlap = 29.5938
PHY-3002 : Step(165): len = 515658, overlap = 29.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00038203
PHY-3002 : Step(166): len = 516955, overlap = 28.4688
PHY-3002 : Step(167): len = 519396, overlap = 29.0625
PHY-3002 : Step(168): len = 521560, overlap = 29.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000703148
PHY-3002 : Step(169): len = 524879, overlap = 28.1875
PHY-3002 : Step(170): len = 538272, overlap = 28.1562
PHY-3002 : Step(171): len = 540532, overlap = 29.6562
PHY-3002 : Step(172): len = 542340, overlap = 29.3125
PHY-3002 : Step(173): len = 542495, overlap = 29.7812
PHY-3002 : Step(174): len = 542451, overlap = 29.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 141/14419.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 649264, over cnt = 2302(6%), over = 9874, worst = 42
PHY-1001 : End global iterations;  0.935420s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (168.7%)

PHY-1001 : Congestion index: top1 = 78.45, top5 = 60.71, top10 = 53.16, top15 = 48.53.
PHY-3001 : End congestion estimation;  1.127396s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (156.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.555037s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000286385
PHY-3002 : Step(175): len = 543400, overlap = 232.188
PHY-3002 : Step(176): len = 542401, overlap = 213.531
PHY-3002 : Step(177): len = 543903, overlap = 182.938
PHY-3002 : Step(178): len = 546558, overlap = 163.844
PHY-3002 : Step(179): len = 549052, overlap = 141.25
PHY-3002 : Step(180): len = 550362, overlap = 125.812
PHY-3002 : Step(181): len = 550390, overlap = 126.25
PHY-3002 : Step(182): len = 548514, overlap = 122.312
PHY-3002 : Step(183): len = 544980, overlap = 119.219
PHY-3002 : Step(184): len = 541563, overlap = 128.906
PHY-3002 : Step(185): len = 540248, overlap = 127.25
PHY-3002 : Step(186): len = 539188, overlap = 127.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00057277
PHY-3002 : Step(187): len = 542627, overlap = 117.281
PHY-3002 : Step(188): len = 545628, overlap = 98.3125
PHY-3002 : Step(189): len = 549315, overlap = 93.3125
PHY-3002 : Step(190): len = 551150, overlap = 90.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00114554
PHY-3002 : Step(191): len = 553255, overlap = 88.1562
PHY-3002 : Step(192): len = 556490, overlap = 79
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 60061, tnet num: 14371, tinst num: 13238, tnode num: 72208, tedge num: 96387.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.491521s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (98.5%)

RUN-1004 : used memory is 471 MB, reserved memory is 454 MB, peak memory is 555 MB
OPT-1001 : Total overflow 392.25 peak overflow 5.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 722/14419.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 668936, over cnt = 2496(7%), over = 9208, worst = 26
PHY-1001 : End global iterations;  0.919032s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 71.77, top5 = 58.39, top10 = 51.70, top15 = 47.76.
PHY-1001 : End incremental global routing;  1.103539s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (157.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.577886s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (100.0%)

OPT-1001 : 16 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13098 has valid locations, 122 needs to be replaced
PHY-3001 : design contains 13344 instances, 7432 luts, 4408 seqs, 1343 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 567007
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11933/14525.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 678056, over cnt = 2519(7%), over = 9199, worst = 26
PHY-1001 : End global iterations;  0.145051s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (140.0%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 58.50, top10 = 51.88, top15 = 47.91.
PHY-3001 : End congestion estimation;  0.348260s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (116.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 60493, tnet num: 14477, tinst num: 13344, tnode num: 72940, tedge num: 97039.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.464104s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.3%)

RUN-1004 : used memory is 511 MB, reserved memory is 500 MB, peak memory is 562 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14477 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.049134s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 566535, overlap = 0.25
PHY-3002 : Step(194): len = 566057, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12015/14525.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 677392, over cnt = 2511(7%), over = 9217, worst = 26
PHY-1001 : End global iterations;  0.111639s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.0%)

PHY-1001 : Congestion index: top1 = 71.81, top5 = 58.49, top10 = 51.93, top15 = 47.96.
PHY-3001 : End congestion estimation;  0.308957s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14477 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.581684s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00406726
PHY-3002 : Step(195): len = 565855, overlap = 79.1875
PHY-3002 : Step(196): len = 565753, overlap = 79.1875
PHY-3001 : Final: Len = 565753, Over = 79.1875
PHY-3001 : End incremental placement;  3.742983s wall, 3.875000s user + 0.140625s system = 4.015625s CPU (107.3%)

OPT-1001 : Total overflow 392.94 peak overflow 5.28
OPT-1001 : End high-fanout net optimization;  5.813075s wall, 6.687500s user + 0.187500s system = 6.875000s CPU (118.3%)

OPT-1001 : Current memory(MB): used = 559, reserve = 546, peak = 571.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12041/14525.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 676840, over cnt = 2509(7%), over = 9135, worst = 26
PHY-1002 : len = 722400, over cnt = 1887(5%), over = 5155, worst = 25
PHY-1002 : len = 763608, over cnt = 599(1%), over = 1484, worst = 17
PHY-1002 : len = 776904, over cnt = 115(0%), over = 295, worst = 14
PHY-1002 : len = 780920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.510673s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (130.3%)

PHY-1001 : Congestion index: top1 = 58.99, top5 = 51.25, top10 = 47.46, top15 = 44.93.
OPT-1001 : End congestion update;  1.716141s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (127.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14477 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.463853s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.7%)

OPT-0007 : Start: WNS 2212 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2262 TNS 0 NUM_FEPS 0 with 15 cells processed and 1250 slack improved
OPT-0007 : Iter 2: improved WNS 2262 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.199210s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (121.5%)

OPT-1001 : Current memory(MB): used = 558, reserve = 545, peak = 571.
OPT-1001 : End physical optimization;  9.747075s wall, 11.234375s user + 0.187500s system = 11.421875s CPU (117.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7432 LUT to BLE ...
SYN-4008 : Packed 7432 LUT and 2319 SEQ to BLE.
SYN-4003 : Packing 2089 remaining SEQ's ...
SYN-4005 : Packed 1610 SEQ with LUT/SLICE
SYN-4006 : 3737 single LUT's are left
SYN-4006 : 479 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7911/9577 primitive instances ...
PHY-3001 : End packing;  0.906396s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5759 instances
RUN-1001 : 2797 mslices, 2797 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 12472 nets
RUN-1001 : 6488 nets have 2 pins
RUN-1001 : 4041 nets have [3 - 5] pins
RUN-1001 : 1260 nets have [6 - 10] pins
RUN-1001 : 399 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5755 instances, 5594 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Cell area utilization is 63%
PHY-3001 : After packing: Len = 580579, Over = 189.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6075/12472.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 749688, over cnt = 1614(4%), over = 2624, worst = 9
PHY-1002 : len = 755208, over cnt = 1081(3%), over = 1523, worst = 9
PHY-1002 : len = 768552, over cnt = 357(1%), over = 415, worst = 4
PHY-1002 : len = 774176, over cnt = 26(0%), over = 30, worst = 3
PHY-1002 : len = 775504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.391293s wall, 2.062500s user + 0.093750s system = 2.156250s CPU (155.0%)

PHY-1001 : Congestion index: top1 = 61.90, top5 = 52.05, top10 = 47.60, top15 = 44.83.
PHY-3001 : End congestion estimation;  1.667660s wall, 2.343750s user + 0.093750s system = 2.437500s CPU (146.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 54429, tnet num: 12424, tinst num: 5755, tnode num: 64283, tedge num: 91418.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.742418s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (100.4%)

RUN-1004 : used memory is 506 MB, reserved memory is 493 MB, peak memory is 571 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.296729s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9617e-05
PHY-3002 : Step(197): len = 568535, overlap = 188
PHY-3002 : Step(198): len = 561888, overlap = 206
PHY-3002 : Step(199): len = 557879, overlap = 221.5
PHY-3002 : Step(200): len = 554734, overlap = 224.75
PHY-3002 : Step(201): len = 552083, overlap = 236.5
PHY-3002 : Step(202): len = 551497, overlap = 232
PHY-3002 : Step(203): len = 550764, overlap = 232.25
PHY-3002 : Step(204): len = 549832, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139234
PHY-3002 : Step(205): len = 559332, overlap = 220.5
PHY-3002 : Step(206): len = 563660, overlap = 205
PHY-3002 : Step(207): len = 571118, overlap = 188.5
PHY-3002 : Step(208): len = 572650, overlap = 187.25
PHY-3002 : Step(209): len = 572191, overlap = 189.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000278468
PHY-3002 : Step(210): len = 582684, overlap = 177.5
PHY-3002 : Step(211): len = 590606, overlap = 165.25
PHY-3002 : Step(212): len = 597380, overlap = 161.5
PHY-3002 : Step(213): len = 600624, overlap = 155
PHY-3002 : Step(214): len = 602144, overlap = 157
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.863115s wall, 1.109375s user + 1.515625s system = 2.625000s CPU (304.1%)

PHY-3001 : Trial Legalized: Len = 652868
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 605/12472.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 789336, over cnt = 2237(6%), over = 3879, worst = 8
PHY-1002 : len = 804976, over cnt = 1371(3%), over = 2003, worst = 6
PHY-1002 : len = 819568, over cnt = 600(1%), over = 825, worst = 6
PHY-1002 : len = 826208, over cnt = 248(0%), over = 331, worst = 4
PHY-1002 : len = 831512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.877412s wall, 3.078125s user + 0.062500s system = 3.140625s CPU (167.3%)

PHY-1001 : Congestion index: top1 = 59.57, top5 = 53.15, top10 = 49.56, top15 = 46.73.
PHY-3001 : End congestion estimation;  2.162706s wall, 3.375000s user + 0.062500s system = 3.437500s CPU (158.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.548627s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000189933
PHY-3002 : Step(215): len = 630565, overlap = 30
PHY-3002 : Step(216): len = 620585, overlap = 48
PHY-3002 : Step(217): len = 613190, overlap = 65.75
PHY-3002 : Step(218): len = 609323, overlap = 78
PHY-3002 : Step(219): len = 607090, overlap = 85.75
PHY-3002 : Step(220): len = 606039, overlap = 91.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022067s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.6%)

PHY-3001 : Legalized: Len = 627448, Over = 0
PHY-3001 : Spreading special nets. 156 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.051049s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (122.4%)

PHY-3001 : 208 instances has been re-located, deltaX = 74, deltaY = 119, maxDist = 3.
PHY-3001 : Final: Len = 631086, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 54429, tnet num: 12424, tinst num: 5756, tnode num: 64283, tedge num: 91418.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.933269s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (100.2%)

RUN-1004 : used memory is 506 MB, reserved memory is 493 MB, peak memory is 580 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3665/12472.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 784552, over cnt = 2095(5%), over = 3604, worst = 7
PHY-1002 : len = 797824, over cnt = 1272(3%), over = 1865, worst = 6
PHY-1002 : len = 813104, over cnt = 610(1%), over = 810, worst = 6
PHY-1002 : len = 821400, over cnt = 190(0%), over = 230, worst = 5
PHY-1002 : len = 826184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.737249s wall, 2.578125s user + 0.078125s system = 2.656250s CPU (152.9%)

PHY-1001 : Congestion index: top1 = 60.73, top5 = 54.65, top10 = 50.33, top15 = 47.25.
PHY-1001 : End incremental global routing;  1.987444s wall, 2.843750s user + 0.078125s system = 2.921875s CPU (147.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.573005s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.904376s wall, 3.750000s user + 0.078125s system = 3.828125s CPU (131.8%)

OPT-1001 : Current memory(MB): used = 559, reserve = 552, peak = 580.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11359/12472.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 826184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106243s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.9%)

PHY-1001 : Congestion index: top1 = 60.73, top5 = 54.65, top10 = 50.33, top15 = 47.25.
OPT-1001 : End congestion update;  0.348531s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (103.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443187s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.7%)

OPT-0007 : Start: WNS 2239 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5631 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5756 instances, 5594 slices, 284 macros(1343 instances: 1042 mslices 301 lslices)
PHY-3001 : Cell area utilization is 63%
PHY-3001 : Initial: Len = 632064, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034794s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (134.7%)

PHY-3001 : 5 instances has been re-located, deltaX = 3, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 632112, Over = 0
PHY-3001 : End incremental legalization;  0.291132s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.6%)

OPT-0007 : Iter 1: improved WNS 2717 TNS 0 NUM_FEPS 0 with 14 cells processed and 2240 slack improved
OPT-0007 : Iter 2: improved WNS 2717 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.155253s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 580, reserve = 572, peak = 582.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437204s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11278/12472.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 827472, over cnt = 26(0%), over = 33, worst = 3
PHY-1002 : len = 827328, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 827520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.337918s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 60.71, top5 = 54.76, top10 = 50.40, top15 = 47.30.
PHY-1001 : End incremental global routing;  0.583474s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (101.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.543454s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11362/12472.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 827520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.100694s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.1%)

PHY-1001 : Congestion index: top1 = 60.71, top5 = 54.76, top10 = 50.40, top15 = 47.30.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.525494s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2717 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 60.275862
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2717ps with logic level 1 
RUN-1001 :       #2 path slack 2717ps with logic level 1 
RUN-1001 :       #3 path slack 2731ps with logic level 1 
OPT-1001 : End physical optimization;  8.581874s wall, 9.421875s user + 0.093750s system = 9.515625s CPU (110.9%)

RUN-1003 : finish command "place" in  39.590472s wall, 62.203125s user + 7.421875s system = 69.625000s CPU (175.9%)

RUN-1004 : used memory is 506 MB, reserved memory is 496 MB, peak memory is 582 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.478563s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (172.3%)

RUN-1004 : used memory is 506 MB, reserved memory is 496 MB, peak memory is 582 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5760 instances
RUN-1001 : 2797 mslices, 2797 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 12472 nets
RUN-1001 : 6488 nets have 2 pins
RUN-1001 : 4041 nets have [3 - 5] pins
RUN-1001 : 1260 nets have [6 - 10] pins
RUN-1001 : 399 nets have [11 - 20] pins
RUN-1001 : 278 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 54429, tnet num: 12424, tinst num: 5756, tnode num: 64283, tedge num: 91418.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.721329s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (99.9%)

RUN-1004 : used memory is 504 MB, reserved memory is 491 MB, peak memory is 582 MB
PHY-1001 : 2797 mslices, 2797 lslices, 115 pads, 34 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 760528, over cnt = 2207(6%), over = 4026, worst = 7
PHY-1002 : len = 778232, over cnt = 1395(3%), over = 2188, worst = 7
PHY-1002 : len = 801472, over cnt = 325(0%), over = 427, worst = 6
PHY-1002 : len = 807000, over cnt = 44(0%), over = 54, worst = 3
PHY-1002 : len = 808728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.835918s wall, 3.062500s user + 0.125000s system = 3.187500s CPU (173.6%)

PHY-1001 : Congestion index: top1 = 60.39, top5 = 54.02, top10 = 49.68, top15 = 46.54.
PHY-1001 : End global routing;  2.124320s wall, 3.359375s user + 0.125000s system = 3.484375s CPU (164.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 578, reserve = 571, peak = 582.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 845, reserve = 840, peak = 845.
PHY-1001 : End build detailed router design. 4.701771s wall, 4.671875s user + 0.015625s system = 4.687500s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 155928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.559248s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 879, reserve = 875, peak = 879.
PHY-1001 : End phase 1; 2.565096s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6471 net; 26.835145s wall, 26.765625s user + 0.015625s system = 26.781250s CPU (99.8%)

PHY-1022 : len = 1.61333e+06, over cnt = 2159(0%), over = 2188, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 892, reserve = 886, peak = 892.
PHY-1001 : End initial routed; 42.093774s wall, 56.703125s user + 0.140625s system = 56.843750s CPU (135.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11319(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   1.992   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.025   |  -0.049   |   5   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.796165s wall, 2.796875s user + 0.000000s system = 2.796875s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 897, reserve = 891, peak = 897.
PHY-1001 : End phase 2; 44.890022s wall, 59.500000s user + 0.140625s system = 59.640625s CPU (132.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.61333e+06, over cnt = 2159(0%), over = 2188, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.129642s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.58645e+06, over cnt = 878(0%), over = 878, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.366580s wall, 3.484375s user + 0.000000s system = 3.484375s CPU (147.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.5829e+06, over cnt = 269(0%), over = 269, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.300295s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (103.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.58426e+06, over cnt = 86(0%), over = 86, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.693402s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (101.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.586e+06, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.486889s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.58706e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.438102s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.58717e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.366943s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.58717e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.330626s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.58718e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.128514s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.58725e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.127241s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11319(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   1.992   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.025   |  -0.045   |   3   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.804521s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 662 feed throughs used by 442 nets
PHY-1001 : End commit to database; 2.168381s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 974, reserve = 971, peak = 974.
PHY-1001 : End phase 3; 11.735261s wall, 12.843750s user + 0.031250s system = 12.875000s CPU (109.7%)

PHY-1003 : Routed, final wirelength = 1.58725e+06
PHY-1001 : Current memory(MB): used = 978, reserve = 975, peak = 978.
PHY-1001 : End export database. 0.122835s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.8%)

PHY-1001 : End detail routing;  64.375874s wall, 80.031250s user + 0.218750s system = 80.250000s CPU (124.7%)

RUN-1003 : finish command "route" in  68.927848s wall, 85.812500s user + 0.343750s system = 86.156250s CPU (125.0%)

RUN-1004 : used memory is 975 MB, reserved memory is 973 MB, peak memory is 978 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10343   out of  19600   52.77%
#reg                     4410   out of  19600   22.50%
#le                     10822
  #lut only              6412   out of  10822   59.25%
  #reg only               479   out of  10822    4.43%
  #lut&reg               3931   out of  10822   36.32%
#dsp                        3   out of     29   10.34%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1482
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1098
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             183
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            80
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   55
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             37
#7        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#8        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_135.q0    1
#9        PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#10       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#11       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |10822  |9012    |1331    |4414    |34      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |575    |486     |75      |320     |0       |0       |
|    SD_top_inst                   |SD_top                                             |550    |461     |75      |295     |0       |0       |
|      sd_init_inst                |sd_init                                            |130    |99      |18      |68      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |166    |148     |17      |97      |0       |0       |
|      sd_read_inst                |sd_read                                            |254    |214     |40      |130     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |6      |6       |0       |3       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |428    |261     |71      |319     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |139    |95      |3       |135     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |57     |23      |3       |53      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |4       |0       |0       |
|  HistEQ_Interface                |AHBlite_HistEQ                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |15     |15      |0       |14      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |1       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |13     |13      |0       |13      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |6      |2       |0       |6       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |5      |5       |0       |5       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |3      |3       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1143   |697     |269     |662     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |312    |205     |3       |308     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |105    |10      |3       |101     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |19     |19      |0       |12      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |2      |2       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |47     |42      |5       |35      |0       |0       |
|    smg_inst                      |smg                                                |32     |27      |5       |21      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |86     |68      |18      |50      |0       |0       |
|  UART1_RX                        |UART_RX                                            |19     |18      |0       |17      |0       |0       |
|  UART1_TX                        |UART_TX                                            |82     |82      |0       |19      |0       |0       |
|    FIFO                          |FIFO                                               |49     |49      |0       |11      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |23     |23      |0       |8       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |17     |14      |3       |9       |0       |0       |
|  kb                              |Keyboard                                           |310    |262     |48      |150     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |689    |463     |193     |299     |10      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |145    |126     |3       |141     |10      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |61     |51      |3       |57      |10      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |5       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |5       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |626    |410     |190     |254     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |97     |89      |0       |97      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |22     |14      |0       |22      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |504    |308     |190     |150     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |53     |49      |0       |53      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |13     |9       |0       |13      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |617    |431     |101     |386     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |617    |431     |101     |386     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |246    |202     |40      |122     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |45     |45      |0       |25      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |162    |122     |40      |58      |0       |0       |
|        u_sdram_data              |sdram_data                                         |39     |35      |0       |39      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |371    |229     |61      |264     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |124    |75      |17      |99      |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |10     |6       |0       |10      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |29     |18      |0       |29      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |28     |24      |0       |28      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |146    |79      |18      |120     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |26     |21      |0       |26      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |40     |21      |0       |40      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |23     |17      |0       |23      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |333    |277     |54      |173     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |333    |277     |54      |173     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |84     |66      |18      |33      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |93     |75      |18      |48      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |107    |89      |18      |44      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |22     |20      |0       |21      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |5      |5       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |12     |12      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |10     |10      |0       |10      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5059   |4995    |46      |1450    |0       |3       |
|  video_driver_inst               |video_driver                                       |161    |93      |68      |24      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6428  
    #2          2       2472  
    #3          3       820   
    #4          4       716   
    #5        5-10      1342  
    #6        11-50     581   
    #7       51-100      11   
    #8       101-500     1    
  Average     3.15            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.818073s wall, 3.062500s user + 0.000000s system = 3.062500s CPU (168.4%)

RUN-1004 : used memory is 973 MB, reserved memory is 970 MB, peak memory is 1031 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 54429, tnet num: 12424, tinst num: 5756, tnode num: 64283, tedge num: 91418.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.726361s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.5%)

RUN-1004 : used memory is 973 MB, reserved memory is 970 MB, peak memory is 1031 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12424 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 11 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5756
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12472, pip num: 129516
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 662
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3141 valid insts, and 378569 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.049855s wall, 110.468750s user + 0.312500s system = 110.781250s CPU (1002.6%)

RUN-1004 : used memory is 990 MB, reserved memory is 993 MB, peak memory is 1166 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_200658.log"
