 
****************************************
Report : qor
Design : des
Version: W-2024.09-SP2
Date   : Tue May  6 09:24:44 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          2.59
  Critical Path Slack:           7.13
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.12
  Total Hold Violation:         -4.58
  No. of Hold Violations:      142.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        576
  Leaf Cell Count:               1281
  Buf/Inv Cell Count:             161
  Buf Cell Count:                  22
  Inv Cell Count:                 139
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1091
  Sequential Cell Count:          190
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2507.892998
  Noncombinational Area:  1352.046103
  Buf/Inv Area:            231.271042
  Total Buffer Area:            45.75
  Total Inverter Area:         185.53
  Macro/Black Box Area:      0.000000
  Net Area:               1026.800223
  Net XLength        :       12247.74
  Net YLength        :       13702.76
  -----------------------------------
  Cell Area:              3859.939101
  Design Area:            4886.739324
  Net Length        :        25950.50


  Design Rules
  -----------------------------------
  Total Number of Nets:          1408
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                3.16
  -----------------------------------------
  Overall Compile Time:                3.24
  Overall Compile Wall Clock Time:     3.39

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.12  TNS: 4.58  Number of Violating Paths: 142

  --------------------------------------------------------------------


1
