/*
 * Copyright (c) 2025 MediaTek
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#define DT_DRV_COMPAT mediatek_mt8365_gpio


#include <zephyr/drivers/gpio.h>
#include <zephyr/drivers/gpio/gpio_utils.h>
#include <zephyr/drivers/interrupt_controller/intc_mt8365_eint.h>
#include <zephyr/drivers/pinctrl.h>
#include <zephyr/sys/slist.h>


#define GPIO_OFFSET_DIN_0				0x0000
#define GPIO_OFFSET_DIN_1				0x0010
#define GPIO_OFFSET_DIN_2				0x0020
#define GPIO_OFFSET_DIN_3				0x0030
#define GPIO_OFFSET_DIN_4				0x0040
#define GPIO_OFFSET_DOUT_0				0x00a0
#define GPIO_OFFSET_DOUT_0_SET			0x00a4
#define GPIO_OFFSET_DOUT_0_CLR			0x00a8
#define GPIO_OFFSET_DOUT_1				0x00b0
#define GPIO_OFFSET_DOUT_1_SET			0x00b4
#define GPIO_OFFSET_DOUT_1_CLR			0x00b8
#define GPIO_OFFSET_DOUT_2				0x00c0
#define GPIO_OFFSET_DOUT_2_SET			0x00c4
#define GPIO_OFFSET_DOUT_2_CLR			0x00c8
#define GPIO_OFFSET_DOUT_3				0x00d0
#define GPIO_OFFSET_DOUT_3_SET			0x00d4
#define GPIO_OFFSET_DOUT_3_CLR			0x00d8
#define GPIO_OFFSET_DOUT_4				0x00e0
#define GPIO_OFFSET_DOUT_4_SET			0x00e4
#define GPIO_OFFSET_DOUT_4_CLR			0x00e8
#define GPIO_OFFSET_DIR_0				0x0140
#define GPIO_OFFSET_DIR_0_SET			0x0144
#define GPIO_OFFSET_DIR_0_CLR			0x0148
#define GPIO_OFFSET_DIR_1				0x0150
#define GPIO_OFFSET_DIR_1_SET			0x0154
#define GPIO_OFFSET_DIR_1_CLR			0x0158
#define GPIO_OFFSET_DIR_2				0x0160
#define GPIO_OFFSET_DIR_2_SET			0x0164
#define GPIO_OFFSET_DIR_2_CLR			0x0168
#define GPIO_OFFSET_DIR_3				0x0170
#define GPIO_OFFSET_DIR_3_SET			0x0174
#define GPIO_OFFSET_DIR_3_CLR			0x0178
#define GPIO_OFFSET_DIR_4				0x0180
#define GPIO_OFFSET_DIR_4_SET			0x0184
#define GPIO_OFFSET_DIR_4_CLR			0x0188
#define GPIO_OFFSET_PULL_EN_0			0x0860
#define GPIO_OFFSET_PULL_EN_0_SET		0x0864
#define GPIO_OFFSET_PULL_EN_0_CLR		0x0868
#define GPIO_OFFSET_PULL_EN_1			0x0870
#define GPIO_OFFSET_PULL_EN_1_SET		0x0874
#define GPIO_OFFSET_PULL_EN_1_CLR		0x0878
#define GPIO_OFFSET_PULL_EN_2			0x0880
#define GPIO_OFFSET_PULL_EN_2_SET		0x0884
#define GPIO_OFFSET_PULL_EN_2_CLR		0x0888
#define GPIO_OFFSET_PULL_EN_3			0x0890
#define GPIO_OFFSET_PULL_EN_3_SET		0x0894
#define GPIO_OFFSET_PULL_EN_3_CLR		0x0898
#define GPIO_OFFSET_PULL_EN_4			0x08a0
#define GPIO_OFFSET_PULL_EN_4_SET		0x08a4
#define GPIO_OFFSET_PULL_EN_4_CLR		0x08a8
#define GPIO_OFFSET_PULL_SEL_0			0x0900
#define GPIO_OFFSET_PULL_SEL_0_SET		0x0904
#define GPIO_OFFSET_PULL_SEL_0_CLR		0x0908
#define GPIO_OFFSET_PULL_SEL_1			0x0910
#define GPIO_OFFSET_PULL_SEL_1_SET		0x0914
#define GPIO_OFFSET_PULL_SEL_1_CLR		0x0918
#define GPIO_OFFSET_PULL_SEL_2			0x0920
#define GPIO_OFFSET_PULL_SEL_2_SET		0x0924
#define GPIO_OFFSET_PULL_SEL_2_CLR		0x0928
#define GPIO_OFFSET_PULL_SEL_3			0x0930
#define GPIO_OFFSET_PULL_SEL_3_SET		0x0934
#define GPIO_OFFSET_PULL_SEL_3_CLR		0x0938
#define GPIO_OFFSET_PULL_SEL_4			0x0940
#define GPIO_OFFSET_PULL_SEL_4_SET		0x0944
#define GPIO_OFFSET_PULL_SEL_4_CLR		0x0948


static const uint32_t pin_to_din_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_DIN_0,
    /*  32 -  63 */ GPIO_OFFSET_DIN_1,
    /*  64 -  95 */ GPIO_OFFSET_DIN_2,
    /*  96 - 127 */ GPIO_OFFSET_DIN_3,
    /* 128 - 159 */ GPIO_OFFSET_DIN_4,
};

static const uint32_t pin_to_dout_set_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_DOUT_0_SET,
    /*  32 -  63 */ GPIO_OFFSET_DOUT_1_SET,
    /*  64 -  95 */ GPIO_OFFSET_DOUT_2_SET,
    /*  96 - 127 */ GPIO_OFFSET_DOUT_3_SET,
    /* 128 - 159 */ GPIO_OFFSET_DOUT_4_SET,
};

static const uint32_t pin_to_dout_clr_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_DOUT_0_CLR,
    /*  32 -  63 */ GPIO_OFFSET_DOUT_1_CLR,
    /*  64 -  95 */ GPIO_OFFSET_DOUT_2_CLR,
    /*  96 - 127 */ GPIO_OFFSET_DOUT_3_CLR,
    /* 128 - 159 */ GPIO_OFFSET_DOUT_4_CLR,
};

static const uint32_t pin_to_dir_set_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_DIR_0_SET,
    /*  32 -  63 */ GPIO_OFFSET_DIR_1_SET,
    /*  64 -  95 */ GPIO_OFFSET_DIR_2_SET,
    /*  96 - 127 */ GPIO_OFFSET_DIR_3_SET,
    /* 128 - 159 */ GPIO_OFFSET_DIR_4_SET,
};

static const uint32_t pin_to_dir_clr_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_DIR_0_CLR,
    /*  32 -  63 */ GPIO_OFFSET_DIR_1_CLR,
    /*  64 -  95 */ GPIO_OFFSET_DIR_2_CLR,
    /*  96 - 127 */ GPIO_OFFSET_DIR_3_CLR,
    /* 128 - 159 */ GPIO_OFFSET_DIR_4_CLR,
};

static const uint32_t pin_to_pull_en_set_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_PULL_EN_0_SET,
    /*  32 -  63 */ GPIO_OFFSET_PULL_EN_1_SET,
    /*  64 -  95 */ GPIO_OFFSET_PULL_EN_2_SET,
    /*  96 - 127 */ GPIO_OFFSET_PULL_EN_3_SET,
    /* 128 - 159 */ GPIO_OFFSET_PULL_EN_4_SET,
};

static const uint32_t pin_to_pull_en_clr_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_PULL_EN_0_CLR,
    /*  32 -  63 */ GPIO_OFFSET_PULL_EN_1_CLR,
    /*  64 -  95 */ GPIO_OFFSET_PULL_EN_2_CLR,
    /*  96 - 127 */ GPIO_OFFSET_PULL_EN_3_CLR,
    /* 128 - 159 */ GPIO_OFFSET_PULL_EN_4_CLR,
};

static const uint32_t pin_to_pull_sel_set_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_PULL_SEL_0_SET,
    /*  32 -  63 */ GPIO_OFFSET_PULL_SEL_1_SET,
    /*  64 -  95 */ GPIO_OFFSET_PULL_SEL_2_SET,
    /*  96 - 127 */ GPIO_OFFSET_PULL_SEL_3_SET,
    /* 128 - 159 */ GPIO_OFFSET_PULL_SEL_4_SET,
};

static const uint32_t pin_to_pull_sel_clr_offset_map [] =
{
    /*   0 -  31 */ GPIO_OFFSET_PULL_SEL_0_CLR,
    /*  32 -  63 */ GPIO_OFFSET_PULL_SEL_1_CLR,
    /*  64 -  95 */ GPIO_OFFSET_PULL_SEL_2_CLR,
    /*  96 - 127 */ GPIO_OFFSET_PULL_SEL_3_CLR,
    /* 128 - 159 */ GPIO_OFFSET_PULL_SEL_4_CLR,
};

#define DEV_CFG(dev)  ((const gpio_mtk_config_t* const) ((dev)->config))
#define DEV_DATA(dev) ((gpio_mtk_data_t* const) ((dev)->data))



#ifdef FFT_TBD
#define GPIO_REG_GROUP(n, cnt)       (n / cnt)
#define GPIO_REG_SHIFT(n, cnt, bits) ((n % cnt) * bits)

#define GPFSEL(base, n) (base + 0x00 + 0x04 * n)
#define GPSET(base, n)  (base + 0x1C + 0x04 * n)
#define GPCLR(base, n)  (base + 0x28 + 0x04 * n)
#define GPLEV(base, n)  (base + 0x34 + 0x04 * n)
#define GPEDS(base, n)  (base + 0x40 + 0x04 * n)
#define GPREN(base, n)  (base + 0x4C + 0x04 * n)
#define GPFEN(base, n)  (base + 0x58 + 0x04 * n)
#define GPHEN(base, n)  (base + 0x64 + 0x04 * n)
#define GPLEN(base, n)  (base + 0x70 + 0x04 * n)
#define GPAREN(base, n) (base + 0x7C + 0x04 * n)
#define GPAFEN(base, n) (base + 0x88 + 0x04 * n)
#define GPPULL(base, n) (base + 0xE4 + 0x04 * n)

#define FSEL_GROUPS (10)
#define FSEL_BITS   (3)
#define FSEL_OUTPUT (0x1)

#define IO_GROUPS (32)
#define IO_BITS   (1)

#define PULL_GROUPS (16)
#define PULL_BITS   (2)
#define PULL_UP     (0x1)
#define PULL_DOWN   (0x2)


#define RPI_PIN_NUM(dev, n) (DEV_CFG(dev)->offset + n)

#define FROM_U64(val, idx) ((uint32_t)((val >> (idx * 32)) & UINT32_MAX))
#endif


typedef struct
{
	struct gpio_driver_config  common;

	DEVICE_MMIO_NAMED_ROM (reg_base);

    const struct device*  eint_dev;

	uint16_t  idx;
	uint16_t  num_gpio_pins;

    uint32_t  gpio_pin_mask;
}   gpio_mtk_config_t;

typedef struct
{
	struct gpio_driver_data  common;

	DEVICE_MMIO_NAMED_RAM (reg_base);

    eint_mtk_callback_t  eint_callback;

	sys_slist_t  gpio_callbacks;
}   gpio_mtk_data_t;


static int gpio_mtk_pin_configure (const struct device*  dev,
                                   gpio_pin_t            pin,
                                   gpio_flags_t          flags);
static int gpio_mtk_port_set_masked_raw (const struct device*  dev,
                                         gpio_port_pins_t      mask,
					                     gpio_port_value_t     value);
static int gpio_mtk_port_get_raw (const struct device*  dev,
                                  gpio_port_value_t*    value);
static int gpio_mtk_port_set_bits_raw (const struct device*  dev,
                                       gpio_port_pins_t      pins);
static int gpio_mtk_port_clr_bits_raw (const struct device*  dev,
                                       gpio_port_pins_t      pins);
static int gpio_mtk_port_toggle_bits (const struct device*  dev,
                                      gpio_port_pins_t      pins);
static int gpio_mtk_pin_interrupt_configure (const struct device*  dev,
                                             gpio_pin_t            pin,
						                     enum gpio_int_mode    mode,
                                             enum gpio_int_trig    trig);
static int gpio_mtk_manage_callback (const struct device*   dev,
                                     struct gpio_callback*  cb,
					                 bool                   set);
static void eint_handler (const struct device*  dev,
                          uint8_t               line,
                          void*                 arg);
static int gpio_mtk_init (const struct device*  dev);
              

static int gpio_mtk_pin_configure (const struct device*  dev,
                                   gpio_pin_t            pin,
                                   gpio_flags_t          flags)
{
    uint32_t                 shift = pin % 32;
	const gpio_mtk_config_t* gpio_config = dev->config;


	/* Set direction */
	if ((flags & GPIO_OUTPUT) != 0)
    {
        sys_write32 ((1 << shift), DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_dir_set_offset_map [gpio_config->idx]);
    }
    else
    {
        sys_write32 ((1 << shift), DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_dir_clr_offset_map [gpio_config->idx]);
    }

	/* Set output level */
	if ((flags & GPIO_OUTPUT) != 0)
    {
		if ((flags & GPIO_OUTPUT_INIT_HIGH) != 0)
        {
            gpio_mtk_port_set_bits_raw (dev, (gpio_port_pins_t) (1 << shift));
		}
        else
        {
            if ((flags & GPIO_OUTPUT_INIT_LOW) != 0)
            {
                gpio_mtk_port_clr_bits_raw (dev, (gpio_port_pins_t) (1 << shift));
            }
		}
	}

	/* Set pull up / down */
    if ((flags & GPIO_PULL_UP) != 0)
	{
        sys_write32 ((1 << shift), DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_pull_sel_set_offset_map [gpio_config->idx]);
        sys_write32 ((1 << shift), DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_pull_en_set_offset_map  [gpio_config->idx]);
    }
    else
    {
        if ((flags & GPIO_PULL_DOWN) != 0)
	    {
            sys_write32 ((1 << shift), DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_pull_sel_clr_offset_map [gpio_config->idx]);
            sys_write32 ((1 << shift), DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_pull_en_set_offset_map  [gpio_config->idx]);
        }
        else
        {
            sys_write32 ((1 << shift), DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_pull_en_clr_offset_map  [gpio_config->idx]);
        }
    }

	return (0);
}

static int gpio_mtk_port_get_raw (const struct device*  dev,
                                  gpio_port_value_t*    value)
{
	const gpio_mtk_config_t* gpio_config = dev->config;


    (*value) = sys_read32 (DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_din_offset_map [gpio_config->idx]) & gpio_config->gpio_pin_mask;


	return (0);
}

static int gpio_mtk_port_set_masked_raw (const struct device*  dev,
                                         gpio_port_pins_t      mask,
					                     gpio_port_value_t     value)
{
    gpio_mtk_port_set_bits_raw (dev, (value & mask));
    gpio_mtk_port_clr_bits_raw (dev, ((value ^ mask) & mask));

	return (0);
}

static int gpio_mtk_port_set_bits_raw (const struct device*  dev,
                                       gpio_port_pins_t      pins)
{
	const gpio_mtk_config_t* gpio_config = dev->config;


    pins &= gpio_config->gpio_pin_mask;
    if (pins != 0)
    {
        sys_write32 (pins, DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_dout_set_offset_map [gpio_config->idx]);
    }

	return (0);
}

static int gpio_mtk_port_clr_bits_raw (const struct device*  dev,
                                       gpio_port_pins_t      pins)
{
	const gpio_mtk_config_t* gpio_config = dev->config;


    pins &= gpio_config->gpio_pin_mask;
    if (pins != 0)
    {
        sys_write32 (pins, DEVICE_MMIO_NAMED_GET (dev, reg_base) + pin_to_dout_clr_offset_map [gpio_config->idx]);
    }

	return (0);
}

static int gpio_mtk_port_toggle_bits (const struct device*  dev,
                                      gpio_port_pins_t      pins)
{
    gpio_port_value_t value;
    
    
    gpio_mtk_port_get_raw (dev, &value);

    gpio_mtk_port_set_bits_raw (dev, ((value ^ pins) & pins));
    gpio_mtk_port_clr_bits_raw (dev, (value & pins));

	return (0);
}

static int gpio_mtk_pin_interrupt_configure (const struct device*  dev,
                                             gpio_pin_t            pin,
						                     enum gpio_int_mode    mode,
                                             enum gpio_int_trig    trig)
{
	const gpio_mtk_config_t* gpio_config = dev->config;


#ifdef FFR_TBD
	struct gpio_bcm2711_data *data = DEV_DATA(port);
	uint32_t group;
	uint32_t shift;
	uint32_t regval;

	group = GPIO_REG_GROUP(RPI_PIN_NUM(port, pin), IO_GROUPS);
	shift = GPIO_REG_SHIFT(RPI_PIN_NUM(port, pin), IO_GROUPS, IO_BITS);

	/* Clear all detections first */

	regval = sys_read32(GPREN(data->base, group));
	regval &= ~BIT(shift);
	sys_write32(regval, GPREN(data->base, group));

	regval = sys_read32(GPFEN(data->base, group));
	regval &= ~BIT(shift);
	sys_write32(regval, GPFEN(data->base, group));

	regval = sys_read32(GPHEN(data->base, group));
	regval &= ~BIT(shift);
	sys_write32(regval, GPHEN(data->base, group));

	regval = sys_read32(GPLEN(data->base, group));
	regval &= ~BIT(shift);
	sys_write32(regval, GPLEN(data->base, group));

	regval = sys_read32(GPAREN(data->base, group));
	regval &= ~BIT(shift);
	sys_write32(regval, GPAREN(data->base, group));

	regval = sys_read32(GPAFEN(data->base, group));
	regval &= ~BIT(shift);
	sys_write32(regval, GPAFEN(data->base, group));

	if (mode == GPIO_INT_MODE_LEVEL) {
		if (trig & GPIO_INT_LOW_0) {
			regval = sys_read32(GPLEN(data->base, group));
			regval |= BIT(shift);
			sys_write32(regval, GPLEN(data->base, group));
		}
		if (trig & GPIO_INT_HIGH_1) {
			regval = sys_read32(GPHEN(data->base, group));
			regval |= BIT(shift);
			sys_write32(regval, GPHEN(data->base, group));
		}
	} else if (mode == GPIO_INT_MODE_EDGE) {
		if (trig & GPIO_INT_LOW_0) {
			regval = sys_read32(GPAFEN(data->base, group));
			regval |= BIT(shift);
			sys_write32(regval, GPAFEN(data->base, group));
		}
		if (trig & GPIO_INT_HIGH_1) {
			regval = sys_read32(GPAREN(data->base, group));
			regval |= BIT(shift);
			sys_write32(regval, GPAREN(data->base, group));
		}
	}
#endif
	return (0);
}

static int gpio_mtk_manage_callback (const struct device*   dev,
                                     struct gpio_callback*  callback,
					                 bool                   set)
{
    int              ret;
	gpio_mtk_data_t* gpio_data = dev->data;


	ret = gpio_manage_callback (&(gpio_data->gpio_callbacks), callback, set);

    return (ret);
}

static void eint_handler (const struct device*  dev,
                          uint8_t               line,
                          void*                 arg)
{
    gpio_mtk_data_t*     gpio_data = dev->data;
    gpio_mtk_config_t*   gpio_config = dev->config;


    if (line >= (gpio_config->idx * 32))
    {
        line -= (gpio_config->idx * 32);

    	gpio_fire_callbacks (&(gpio_data->gpio_callbacks), dev, BIT (line));
    }
}

static int gpio_mtk_init (const struct device*  dev)
{
    int                ret;
	gpio_mtk_data_t*   gpio_data = dev->data;;
    gpio_mtk_config_t* gpio_config = dev->config;


    DEVICE_MMIO_NAMED_MAP (dev, reg_base, K_MEM_CACHE_NONE);

    sys_slist_init (&(gpio_data->gpio_callbacks));
    
    /* Add the EINT driver callback. */    
    ret = eint_mtk_init_callback (&(gpio_data->eint_callback), (gpio_config->idx * 32), ((gpio_config->idx + 1) * 32), eint_handler, dev, NULL);
    if (ret != 0)
    {
        return (ret);
    }

    ret = eint_mtk_add_callback (gpio_config->eint_dev, &(gpio_data->eint_callback));
    if (ret != 0)
    {
        return (ret);
    }

	return (0);
}

static DEVICE_API (gpio, gpio_mtk_driver_api) =
{
    .pin_configure           = gpio_mtk_pin_configure,
    .port_get_raw            = gpio_mtk_port_get_raw,
    .port_set_masked_raw     = gpio_mtk_port_set_masked_raw,
    .port_set_bits_raw       = gpio_mtk_port_set_bits_raw,
    .port_clear_bits_raw     = gpio_mtk_port_clr_bits_raw,
    .port_toggle_bits        = gpio_mtk_port_toggle_bits,
    .pin_interrupt_configure = gpio_mtk_pin_interrupt_configure,
    .manage_callback         = gpio_mtk_manage_callback,
};


#define GPIO_DECLARE_CONFIG(n)                                                                  \
	static const gpio_mtk_config_t  gpio_mtk_ ## n ## _config =                                 \
    {                                                                                           \
        .common =                                                                               \
        {                                                                                       \
            .port_pin_mask = GPIO_PORT_PIN_MASK_FROM_DT_INST (0)                                \
        },                                                                                      \
        DEVICE_MMIO_NAMED_ROM_INIT (reg_base, DT_INST_PARENT (n)),                              \
        .eint_dev        = &DEVICE_DT_NAME_GET (DT_INST_PROP (n, interrupt_parent)),            \
        .idx             = DT_INST_REG_ADDR (n),                                                \
        .num_gpio_pins   = DT_INST_PROP (n, ngpios),                                            \
        .gpio_pin_mask   = (1 << DT_INST_PROP (n, ngpios)) - 1,                                 \
    };

#define GPIO_INIT(n)                                                    \
    static gpio_mtk_data_t  gpio_mtk_ ## n ## _data;                    \
                                                                        \
    static const gpio_mtk_config_t  gpio_mtk_ ## n ## _config;          \
                                                                        \
	GPIO_DECLARE_CONFIG (n)                                             \
                                                                        \
	DEVICE_DT_INST_DEFINE (                                             \
        n,                                                              \
        &gpio_mtk_init,                                                 \
        NULL,                                                           \
        &gpio_mtk_ ## n ## _data,                                       \
        &gpio_mtk_ ## n ## _config,                                     \
        PRE_KERNEL_1,                                                   \
        CONFIG_GPIO_INIT_PRIORITY,                                      \
        &gpio_mtk_driver_api);

DT_INST_FOREACH_STATUS_OKAY (GPIO_INIT)
