<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="Vivado 中的约束（Constraints）主要通过 Xilinx Design Constraints (XDC) 文件来定义，其语法基于 Tcl（Tool Command Language），并扩展了用于时序、管脚分配、物理约束等的专用命令。以下是 Vivado 约束的基本语法和常用命令分类：\n1. 管脚分配（Pin Assignment） 指定顶层模块端口对应的 FPGA 引脚：\n1 2 set_property PACKAGE_PIN <pin_name> [get_ports <port_name>] set_property IOSTANDARD LVCMOS33 [get_ports <port_name>] 示例：\n1 2 set_property PACKAGE_PIN D18 [get_ports clk] set_property IOSTANDARD LVCMOS33 [get_ports clk] 2. 时钟约束（Clock Constraints） 定义主时钟、生成时钟或虚拟时钟。\n主时钟（Primary Clock）： 1 create_clock -name <clk_name> -period <period_ns> [get_ports <port_name>] 示例（100 MHz 时钟）：\n1 create_clock -name sys_clk -period 10.000 [get_ports clk] 生成时钟（Generated Clock）： 用于 PLL/MMCM 输出或分频/倍频时钟：\n1 create_generated_clock -name <gen_clk_name> -source [get_pins <source_pin>] -divide_by <N> [get_pins <output_pin>] 示例（2 分频）：\n1 create_generated_clock -name clk_div2 -source [get_pins clk] -divide_by 2 [get_pins clk_div2_reg/Q] 3. 输入/输出延迟约束（I/O Delay） 用于指定外部器件与 FPGA 之间的时序关系。\n"><title>Vivado Constraint(created by gemini)</title><link rel=canonical href=https://demo.stack.jimmycai.com/post/vivado-constraint/><link rel=stylesheet href=/scss/style.min.6a692fd055deae459f2a9767f57f3855ba80cafd5041317f24f7360f6ca47cdf.css><meta property='og:title' content="Vivado Constraint(created by gemini)"><meta property='og:description' content="Vivado 中的约束（Constraints）主要通过 Xilinx Design Constraints (XDC) 文件来定义，其语法基于 Tcl（Tool Command Language），并扩展了用于时序、管脚分配、物理约束等的专用命令。以下是 Vivado 约束的基本语法和常用命令分类：\n1. 管脚分配（Pin Assignment） 指定顶层模块端口对应的 FPGA 引脚：\n1 2 set_property PACKAGE_PIN <pin_name> [get_ports <port_name>] set_property IOSTANDARD LVCMOS33 [get_ports <port_name>] 示例：\n1 2 set_property PACKAGE_PIN D18 [get_ports clk] set_property IOSTANDARD LVCMOS33 [get_ports clk] 2. 时钟约束（Clock Constraints） 定义主时钟、生成时钟或虚拟时钟。\n主时钟（Primary Clock）： 1 create_clock -name <clk_name> -period <period_ns> [get_ports <port_name>] 示例（100 MHz 时钟）：\n1 create_clock -name sys_clk -period 10.000 [get_ports clk] 生成时钟（Generated Clock）： 用于 PLL/MMCM 输出或分频/倍频时钟：\n1 create_generated_clock -name <gen_clk_name> -source [get_pins <source_pin>] -divide_by <N> [get_pins <output_pin>] 示例（2 分频）：\n1 create_generated_clock -name clk_div2 -source [get_pins clk] -divide_by 2 [get_pins clk_div2_reg/Q] 3. 输入/输出延迟约束（I/O Delay） 用于指定外部器件与 FPGA 之间的时序关系。\n"><meta property='og:url' content='https://demo.stack.jimmycai.com/post/vivado-constraint/'><meta property='og:site_name' content='fusang blog'><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='ai-creation'><meta property='article:tag' content='zynq'><meta property='article:tag' content='constraint'><meta property='article:published_time' content='2025-10-24T20:19:58+08:00'><meta property='article:modified_time' content='2025-10-24T20:19:58+08:00'><meta name=twitter:title content="Vivado Constraint(created by gemini)"><meta name=twitter:description content="Vivado 中的约束（Constraints）主要通过 Xilinx Design Constraints (XDC) 文件来定义，其语法基于 Tcl（Tool Command Language），并扩展了用于时序、管脚分配、物理约束等的专用命令。以下是 Vivado 约束的基本语法和常用命令分类：\n1. 管脚分配（Pin Assignment） 指定顶层模块端口对应的 FPGA 引脚：\n1 2 set_property PACKAGE_PIN <pin_name> [get_ports <port_name>] set_property IOSTANDARD LVCMOS33 [get_ports <port_name>] 示例：\n1 2 set_property PACKAGE_PIN D18 [get_ports clk] set_property IOSTANDARD LVCMOS33 [get_ports clk] 2. 时钟约束（Clock Constraints） 定义主时钟、生成时钟或虚拟时钟。\n主时钟（Primary Clock）： 1 create_clock -name <clk_name> -period <period_ns> [get_ports <port_name>] 示例（100 MHz 时钟）：\n1 create_clock -name sys_clk -period 10.000 [get_ports clk] 生成时钟（Generated Clock）： 用于 PLL/MMCM 输出或分频/倍频时钟：\n1 create_generated_clock -name <gen_clk_name> -source [get_pins <source_pin>] -divide_by <N> [get_pins <output_pin>] 示例（2 分频）：\n1 create_generated_clock -name clk_div2 -source [get_pins clk] -divide_by 2 [get_pins clk_div2_reg/Q] 3. 输入/输出延迟约束（I/O Delay） 用于指定外部器件与 FPGA 之间的时序关系。\n"><link rel="shortcut icon" href=/favicon.png></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/img/circuitboard_hu_69d219ece9ed483c.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>🍥</span></figure><div class=site-meta><h1 class=site-name><a href=/>fusang blog</a></h1><h2 class=site-description>六根清净方为道 退步原来是向前</h2></div></header><ol class=menu-social><li><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank title=GitHub rel=me><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter rel=me><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/page/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/page/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/page/links/><svg class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M10 14a3.5 3.5.0 005 0l4-4a3.5 3.5.0 00-5-5l-.5.5"/><path d="M14 10a3.5 3.5.0 00-5 0l-4 4a3.5 3.5.0 005 5l.5-.5"/></svg>
<span>Links</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></li></ol></aside><aside class="sidebar right-sidebar sticky"><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><ol><li><a href=#1-管脚分配pin-assignment>1. <strong>管脚分配（Pin Assignment）</strong></a></li><li><a href=#2-时钟约束clock-constraints>2. <strong>时钟约束（Clock Constraints）</strong></a><ol><li><a href=#主时钟primary-clock>主时钟（Primary Clock）：</a></li><li><a href=#生成时钟generated-clock>生成时钟（Generated Clock）：</a></li></ol></li><li><a href=#3-输入输出延迟约束io-delay>3. <strong>输入/输出延迟约束（I/O Delay）</strong></a><ol><li><a href=#输入延迟>输入延迟：</a></li><li><a href=#输出延迟>输出延迟：</a></li></ol></li><li><a href=#4-时序例外timing-exceptions>4. <strong>时序例外（Timing Exceptions）</strong></a><ol><li><a href=#伪路径false-path>伪路径（False Path）：</a></li><li><a href=#多周期路径multicycle-path>多周期路径（Multicycle Path）：</a></li></ol></li><li><a href=#5-物理约束physical-constraints>5. <strong>物理约束（Physical Constraints）</strong></a></li><li><a href=#注意事项>注意事项：</a></li><li><a href=#示例完整-xdc-片段>示例完整 XDC 片段：</a></li></ol></li></ol></nav></div></section></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><div class=article-title-wrapper><h2 class=article-title><a href=/post/vivado-constraint/>Vivado Constraint(created by gemini)</a></h2></div><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Oct 24, 2025</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>2 minute read</time></div></footer></div></header><section class=article-content><p>Vivado 中的约束（Constraints）主要通过 <strong>Xilinx Design Constraints (XDC)</strong> 文件来定义，其语法基于 <strong>Tcl（Tool Command Language）</strong>，并扩展了用于时序、管脚分配、物理约束等的专用命令。以下是 Vivado 约束的基本语法和常用命令分类：</p><hr><h3 id=1-管脚分配pin-assignment>1. <strong>管脚分配（Pin Assignment）</strong></h3><p>指定顶层模块端口对应的 FPGA 引脚：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_property</span> PACKAGE_PIN <span class=o>&lt;</span>pin_name<span class=o>&gt;</span> <span class=k>[</span><span class=nv>get_ports</span> <span class=o>&lt;</span>port_name<span class=o>&gt;</span><span class=k>]</span>
</span></span><span class=line><span class=cl><span class=nv>set_property</span> IOSTANDARD LVCMOS33 <span class=k>[</span><span class=nv>get_ports</span> <span class=o>&lt;</span>port_name<span class=o>&gt;</span><span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><p>示例：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_property</span> PACKAGE_PIN D18 <span class=k>[</span><span class=nv>get_ports</span> clk<span class=k>]</span>
</span></span><span class=line><span class=cl><span class=nv>set_property</span> IOSTANDARD LVCMOS33 <span class=k>[</span><span class=nv>get_ports</span> clk<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><hr><h3 id=2-时钟约束clock-constraints>2. <strong>时钟约束（Clock Constraints）</strong></h3><p>定义主时钟、生成时钟或虚拟时钟。</p><h4 id=主时钟primary-clock>主时钟（Primary Clock）：</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>create_clock</span> <span class=o>-</span>name <span class=o>&lt;</span>clk_name<span class=o>&gt;</span> <span class=o>-</span>period <span class=o>&lt;</span>period_ns<span class=o>&gt;</span> <span class=k>[</span><span class=nv>get_ports</span> <span class=o>&lt;</span>port_name<span class=o>&gt;</span><span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><p>示例（100 MHz 时钟）：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>create_clock</span> <span class=o>-</span>name sys_clk <span class=o>-</span>period <span class=mf>10.000</span> <span class=k>[</span><span class=nv>get_ports</span> clk<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=生成时钟generated-clock>生成时钟（Generated Clock）：</h4><p>用于 PLL/MMCM 输出或分频/倍频时钟：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>create_generated_clock</span> <span class=o>-</span>name <span class=o>&lt;</span>gen_clk_name<span class=o>&gt;</span> <span class=o>-</span>source <span class=k>[</span><span class=nv>get_pins</span> <span class=o>&lt;</span>source_pin<span class=o>&gt;</span><span class=k>]</span> <span class=o>-</span>divide_by <span class=o>&lt;</span>N<span class=o>&gt;</span> <span class=k>[</span><span class=nv>get_pins</span> <span class=o>&lt;</span>output_pin<span class=o>&gt;</span><span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><p>示例（2 分频）：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>create_generated_clock</span> <span class=o>-</span>name clk_div2 <span class=o>-</span>source <span class=k>[</span><span class=nv>get_pins</span> clk<span class=k>]</span> <span class=o>-</span>divide_by <span class=mi>2</span> <span class=k>[</span><span class=nv>get_pins</span> clk_div2_reg<span class=o>/</span>Q<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><hr><h3 id=3-输入输出延迟约束io-delay>3. <strong>输入/输出延迟约束（I/O Delay）</strong></h3><p>用于指定外部器件与 FPGA 之间的时序关系。</p><h4 id=输入延迟>输入延迟：</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_input_delay</span> <span class=o>-</span>clock <span class=o>&lt;</span>clk_name<span class=o>&gt;</span> <span class=o>&lt;</span>delay_ns<span class=o>&gt;</span> <span class=k>[</span><span class=nv>get_ports</span> <span class=o>&lt;</span>input_port<span class=o>&gt;</span><span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=输出延迟>输出延迟：</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_output_delay</span> <span class=o>-</span>clock <span class=o>&lt;</span>clk_name<span class=o>&gt;</span> <span class=o>&lt;</span>delay_ns<span class=o>&gt;</span> <span class=k>[</span><span class=nv>get_ports</span> <span class=o>&lt;</span>output_port<span class=o>&gt;</span><span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><p>示例：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_input_delay</span> <span class=o>-</span>clock sys_clk <span class=mf>2.0</span> <span class=k>[</span><span class=nv>get_ports</span> data_in<span class=k>]</span>
</span></span><span class=line><span class=cl><span class=nv>set_output_delay</span> <span class=o>-</span>clock sys_clk <span class=mf>1.5</span> <span class=k>[</span><span class=nv>get_ports</span> data_out<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><hr><h3 id=4-时序例外timing-exceptions>4. <strong>时序例外（Timing Exceptions）</strong></h3><p>用于覆盖默认时序分析，如多周期路径、伪路径等。</p><h4 id=伪路径false-path>伪路径（False Path）：</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_false_path</span> <span class=o>-</span>from <span class=k>[</span><span class=nv>get_pins</span> <span class=o>&lt;</span>start_point<span class=o>&gt;</span><span class=k>]</span> <span class=o>-</span>to <span class=k>[</span><span class=nv>get_pins</span> <span class=o>&lt;</span>end_point<span class=o>&gt;</span><span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><p>或针对端口：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_false_path</span> <span class=o>-</span>from <span class=k>[</span><span class=nv>get_ports</span> async_in<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><h4 id=多周期路径multicycle-path>多周期路径（Multicycle Path）：</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_multicycle_path</span> <span class=o>&lt;</span>num_cycles<span class=o>&gt;</span> <span class=o>-</span>setup <span class=o>-</span>from <span class=k>[</span><span class=nv>get_clocks</span> clk1<span class=k>]</span> <span class=o>-</span>to <span class=k>[</span><span class=nv>get_clocks</span> clk2<span class=k>]</span>
</span></span><span class=line><span class=cl><span class=nv>set_multicycle_path</span> <span class=o>&lt;</span>num_cycles<span class=o>&gt;</span> <span class=o>-</span>hold  <span class=o>-</span>from <span class=k>[</span><span class=nv>get_clocks</span> clk1<span class=k>]</span> <span class=o>-</span>to <span class=k>[</span><span class=nv>get_clocks</span> clk2<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><hr><h3 id=5-物理约束physical-constraints>5. <strong>物理约束（Physical Constraints）</strong></h3><p>如区域约束（Pblock）、布局锁定等（较少在 XDC 中直接写，但支持）：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=nv>set_property</span> LOC SLICE_X10Y20 <span class=k>[</span><span class=nv>get_cells</span> my_reg<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><hr><h3 id=注意事项>注意事项：</h3><ul><li><strong>顺序敏感</strong>：XDC 文件按顺序执行，后面的约束可能覆盖前面的。</li><li><strong>对象获取</strong>：常用 <code>[get_ports ...]</code>、<code>[get_pins ...]</code>、<code>[get_cells ...]</code>、<code>[get_clocks ...]</code> 来定位设计对象。</li><li><strong>单位</strong>：时间单位默认为纳秒（ns），可省略。</li><li><strong>注释</strong>：使用 <code>#</code> 开头。</li></ul><hr><h3 id=示例完整-xdc-片段>示例完整 XDC 片段：</h3><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl><span class=c># Clock
</span></span></span><span class=line><span class=cl><span class=c></span><span class=nv>create_clock</span> <span class=o>-</span>name clk <span class=o>-</span>period <span class=mf>10.000</span> <span class=k>[</span><span class=nv>get_ports</span> clk<span class=k>]</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c># Pin assignment
</span></span></span><span class=line><span class=cl><span class=c></span><span class=nv>set_property</span> PACKAGE_PIN E3 <span class=k>[</span><span class=nv>get_ports</span> clk<span class=k>]</span>
</span></span><span class=line><span class=cl><span class=nv>set_property</span> IOSTANDARD LVCMOS33 <span class=k>[</span><span class=nv>get_ports</span> clk<span class=k>]</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=nv>set_property</span> PACKAGE_PIN D9 <span class=k>[</span><span class=nv>get_ports</span> reset_n<span class=k>]</span>
</span></span><span class=line><span class=cl><span class=nv>set_property</span> IOSTANDARD LVCMOS33 <span class=k>[</span><span class=nv>get_ports</span> reset_n<span class=k>]</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c># Input delay
</span></span></span><span class=line><span class=cl><span class=c></span><span class=nv>set_input_delay</span> <span class=o>-</span>clock clk <span class=mf>2.0</span> <span class=k>[</span><span class=nv>get_ports</span> data_in<span class=k>]</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c># False path for async reset
</span></span></span><span class=line><span class=cl><span class=c></span><span class=nv>set_false_path</span> <span class=o>-</span>from <span class=k>[</span><span class=nv>get_ports</span> reset_n<span class=k>]</span>
</span></span></code></pre></td></tr></table></div></div><hr><p>如果你正在编写状态机并关注复位信号（如 <code>rst</code>），通常建议：</p><ul><li>若为同步复位，无需特殊约束；</li><li>若为异步复位，需用 <code>set_false_path</code> 或 <code>set_input_delay</code> 明确其时序不参与分析，或使用 <code>create_clock</code> + <code>set_false_path</code> 组合处理。</li></ul><p>需要更具体的约束示例（比如针对你的状态机复位）可以告诉我。</p></section><footer class=article-footer><section class=article-tags><a href=/tags/ai-creation/>Ai-Creation</a>
<a href=/tags/zynq/>Zynq</a>
<a href=/tags/constraint/>Constraint</a></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><aside class=related-content--wrapper><h2 class=section-title>Related content</h2><div class=related-content><div class="flex article-list--tile"><article><a href=/post/%E4%BB%A5pwm%E4%B8%BA%E4%BE%8B%E5%AE%9E%E7%8E%B0axi%E7%9A%84ip%E5%B0%81%E8%A3%85/><div class=article-details><h2 class=article-title>以pwm为例实现axi的ip封装(created by gemini)</h2></div></a></article></div></div></aside><footer class=site-footer><section class=copyright>&copy;
2020 -
2025 fusang blog</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.31.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a></section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.1e9a3bafd846ced4c345d084b355fb8c7bae75701c338f8a1f8a82c780137826.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>