<profile>

<section name = "Vitis HLS Report for 'seedInitialization'" level="0">
<item name = "Date">Wed Sep 14 20:24:10 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 6.024 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">629, 629, 12.580 us, 12.580 us, 629, 629, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65">seedInitialization_Pipeline_SEED_INIT_LOOP, 625, 625, 12.500 us, 12.500 us, 625, 625, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 3, 45, 157, 0</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 177, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65">seedInitialization_Pipeline_SEED_INIT_LOOP, 1, 3, 45, 157, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="rngMT19937ICN_uniformRNG_mt_even_1_V_U">seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V, 1, 0, 0, 0, 512, 32, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_address0">20, 4, 9, 36</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_ce0">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_d0">14, 3, 32, 96</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_we0">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_1_V_address0">14, 3, 9, 27</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_1_V_ce0">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_1_V_d0">14, 3, 32, 96</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_1_V_we0">14, 3, 1, 3</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_address0">14, 3, 9, 27</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, seedInitialization, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, seedInitialization, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, seedInitialization, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, seedInitialization, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, seedInitialization, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, seedInitialization, return value</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_address0">out, 9, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_ce0">out, 1, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_we0">out, 1, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_d0">out, 32, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_q0">in, 32, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_address1">out, 9, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_ce1">out, 1, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_even_0_V_q1">in, 32, ap_memory, rngMT19937ICN_uniformRNG_mt_even_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_address0">out, 9, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0">out, 1, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_we0">out, 1, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_d0">out, 32, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_q0">in, 32, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_address1">out, 9, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1">out, 1, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_mt_odd_0_V_q1">in, 32, ap_memory, rngMT19937ICN_uniformRNG_mt_odd_0_V, array</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_0_V">out, 32, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_0_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_0_V_ap_vld">out, 1, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_0_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_1_V">out, 32, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_1_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_1_V_ap_vld">out, 1, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_1_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_2_V">out, 32, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_2_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_2_V_ap_vld">out, 1, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_2_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_m_V">out, 32, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_m_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_x_k_p_m_V_ap_vld">out, 1, ap_vld, rngMT19937ICN_uniformRNG_x_k_p_m_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_addr_head_V">out, 10, ap_vld, rngMT19937ICN_uniformRNG_addr_head_V, pointer</column>
<column name="rngMT19937ICN_uniformRNG_addr_head_V_ap_vld">out, 1, ap_vld, rngMT19937ICN_uniformRNG_addr_head_V, pointer</column>
</table>
</item>
</section>
</profile>
