vendor_name = ModelSim
source_file = 1, C:/Users/fede_/OneDrive/Documentos/ProyectosQuartus/Tecnicas/V18/FFJK/FFJK.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/fede_/OneDrive/Documentos/ProyectosQuartus/Tecnicas/V18/FFJK/db/FFJK.cbx.xml
design_name = hard_block
design_name = FFJK
instance = comp, \Qout~output\, Qout~output, FFJK, 1
instance = comp, \clk~input\, clk~input, FFJK, 1
instance = comp, \J~input\, J~input, FFJK, 1
instance = comp, \K~input\, K~input, FFJK, 1
instance = comp, \q~0\, q~0, FFJK, 1
