#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct  5 19:58:59 2023
# Process ID: 27548
# Current directory: C:/Users/Cesar/Desktop/6.2050/Lab 4
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Cesar/Desktop/6.2050/Lab 4/vivado.log
# Journal file: C:/Users/Cesar/Desktop/6.2050/Lab 4\vivado.jou
# Running On: DESKTOP-M3QN9GM, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34056 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1461.855 ; gain = 161.965
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7292
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/video_sig_gen.sv:14]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/video_sig_gen.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2270.652 ; gain = 409.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shape_party' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/shape_party.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_sprite' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/block_sprite.sv:1]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
	Parameter COLOR bound to: 24'b111111110111111100000000 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/block_sprite.sv:1]
INFO: [Synth 8-6157] synthesizing module 'circle_sprite' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/circle_sprite.sv:1]
	Parameter RADIUS bound to: 64 - type: integer 
	Parameter COLOR bound to: 24'b111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'circle_sprite' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/circle_sprite.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shape_party' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/shape_party.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tmds_encoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tm_choice.sv:1]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tm_choice.sv:17]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tm_choice.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tmds_encoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/top_level.sv:4]
WARNING: [Synth 8-3848] Net tp_b in module/entity top_level does not have driver. [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/top_level.sv:57]
WARNING: [Synth 8-3848] Net tp_g in module/entity top_level does not have driver. [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/top_level.sv:57]
WARNING: [Synth 8-3848] Net tp_r in module/entity top_level does not have driver. [C:/Users/Cesar/Desktop/6.2050/Lab 4/hdl/top_level.sv:57]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk_in in module circle_sprite is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_in in module circle_sprite is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2365.535 ; gain = 504.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.426 ; gain = 522.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2383.426 ; gain = 522.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2395.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 4/xdc/top_level.xdc]
Finished Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 4/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cesar/Desktop/6.2050/Lab 4/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2496.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2496.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 3     
	   5 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
	   3 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 10    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: Generating DSP cs/in_sprite1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
DSP Report: operator cs/in_sprite1 is absorbed into DSP cs/in_sprite1.
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|shape_party | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|shape_party | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|shape_party | PCIN>>17+A*B | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    39|
|3     |DSP48E1    |     6|
|4     |LUT1       |     4|
|5     |LUT2       |   146|
|6     |LUT3       |    13|
|7     |LUT4       |    71|
|8     |LUT5       |    44|
|9     |LUT6       |    82|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |     5|
|12    |MUXF8      |     1|
|13    |OSERDESE2  |     6|
|15    |FDRE       |    79|
|16    |FDSE       |    13|
|17    |IBUF       |    18|
|18    |OBUF       |    22|
|19    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 2496.152 ; gain = 522.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 2496.152 ; gain = 635.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2496.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 4/xdc/top_level.xdc]
Finished Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 4/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2496.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: a1b59590
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 2496.152 ; gain = 1010.398
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2496.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cesar/Desktop/6.2050/Lab 4/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2561.871 ; gain = 27.480

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1e129e2af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2561.871 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e129e2af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1eca4ea3e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2226049f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2226049f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14656560b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14656560b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2856.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14656560b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 2856.344 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14656560b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2856.344 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14656560b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2856.344 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2856.344 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14656560b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.344 ; gain = 321.953
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ae1b996

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2856.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b679435d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183c2cda0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.626 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183c2cda0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.629 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 183c2cda0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18dd6c61f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.829 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e72532b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.937 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e72532b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.941 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: ceb6e9a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2856.344 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: b517f326

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 14859fa0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14859fa0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: adb2f643

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 211fedcad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc0366e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dc0366e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b5504d5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 115098f97

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17ba0e8ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17ba0e8ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 145a9e114

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 145a9e114

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18b9cdc8b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.650 | TNS=-38.250 |
Phase 1 Physical Synthesis Initialization | Checksum: 17f0f0156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17f0f0156

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18b9cdc8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.087. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15bc20e78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15bc20e78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15bc20e78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15bc20e78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15bc20e78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.344 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1daf96f3c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000
Ending Placer Task | Checksum: 188f35bb6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2856.344 ; gain = 0.000
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.02s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.344 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.150 | TNS=-31.892 |
Phase 1 Physical Synthesis Initialization | Checksum: 181183789

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.150 | TNS=-31.892 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 181183789

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.150 | TNS=-31.892 |
INFO: [Physopt 32-702] Processed net tmds_green/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally_reg[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally[4]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally[4]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net msp/cs/tally[4]_i_12_n_0. Critical path length was reduced through logic transformation on cell msp/cs/tally[4]_i_12_comp.
INFO: [Physopt 32-735] Processed net msp/cs/tmds_out[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.091 | TNS=-31.905 |
INFO: [Physopt 32-702] Processed net msp/cs/tally_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_green/tally_reg[4]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net msp/cs/i__carry_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.046 | TNS=-30.753 |
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net msp/cs/in_sprite1_carry_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.974 | TNS=-29.475 |
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net msp/cs/i__carry__0_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.929 | TNS=-28.125 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net msp/cs/in_sprite1_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.910 | TNS=-27.897 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net msp/cs/in_sprite1_carry_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.854 | TNS=-27.015 |
INFO: [Physopt 32-702] Processed net msp/cs/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[7]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mvg/hcount_out_reg[10]_0[4].  Re-placed instance mvg/hcount_out_reg[4]
INFO: [Physopt 32-735] Processed net mvg/hcount_out_reg[10]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.833 | TNS=-26.433 |
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/vcount_out_reg[3]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mvg/Q[3].  Re-placed instance mvg/vcount_out_reg[3]
INFO: [Physopt 32-735] Processed net mvg/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.821 | TNS=-26.289 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net mvg/vcount_out_reg[3]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.815 | TNS=-26.217 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net mvg/hcount_out_reg[7]_1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-26.049 |
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[3]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[10]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_green/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_green/tally_reg[4]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[3]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[10]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-26.049 |
Phase 3 Critical Path Optimization | Checksum: 181183789

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.344 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-26.049 |
INFO: [Physopt 32-702] Processed net tmds_green/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_green/tally_reg[4]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2_inferred__0/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[3]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__3_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[10]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_green/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mhdmicw/clk_pixel_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally_reg[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tmds_green/tally_reg[4]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/tally[1]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite0_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1_inferred__0/i__carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite1__4_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net msp/cs/in_sprite2[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[3]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mvg/hcount_out_reg[10]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-26.049 |
Phase 4 Critical Path Optimization | Checksum: 181183789

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.807 | TNS=-26.049 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.343  |          5.843  |            0  |              0  |                    10  |           0  |           2  |  00:00:04  |
|  Total          |          0.343  |          5.843  |            0  |              0  |                    10  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2856.344 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1874532f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2856.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cesar/Desktop/6.2050/Lab 4/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a5910e13 ConstDB: 0 ShapeSum: bf605bb RouteDB: 0
Post Restoration Checksum: NetGraph: b806fd60 | NumContArr: ba0ba51a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 18b1cf827

Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18b1cf827

Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 18b1cf827

Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.457 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bcc94397

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.705 | TNS=-23.575| WHS=-0.271 | THS=-3.234 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 581
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 581
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2985a5530

Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2985a5530

Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 3 Initial Routing | Checksum: d7ff44eb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+============================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                        |
+=====================+=====================+============================+
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_red/tally_reg[4]/D    |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_red/tmds_out_reg[2]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_red/tally_reg[2]/D    |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_green/tally_reg[1]/D  |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_red/tally_reg[1]/D    |
+---------------------+---------------------+----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.251 | TNS=-32.015| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d82a9bb5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.342 | TNS=-33.923| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22cff0fcb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 22cff0fcb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e008497d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.158 | TNS=-30.076| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 191450d7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 191450d7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 191450d7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f835cb5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.136 | TNS=-29.614| WHS=0.164  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17f835cb5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 17f835cb5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 135c7abac

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.136 | TNS=-29.614| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 135c7abac

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.198597 %
  Global Horizontal Routing Utilization  = 0.247527 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 135c7abac

Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 135c7abac

Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20e87757b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.038. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 137104044

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 137104044

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 12 Build RT Design
Checksum: PlaceDB: cf500bd1 ConstDB: 0 ShapeSum: 67c03473 RouteDB: a00f240f
Post Restoration Checksum: NetGraph: 546b5a74 | NumContArr: 70978314 | Constraints: 190a55ad | Timing: 0
Phase 12 Build RT Design | Checksum: de0d3335

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: de0d3335

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1f6a8eb6e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 2863.457 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: df78eac5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.092 | TNS=-33.682| WHS=-0.271 | THS=-3.238 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.193335 %
  Global Horizontal Routing Utilization  = 0.241411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 64
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21
  Number of Partially Routed Nets     = 43
  Number of Node Overlaps             = 0

Phase 13 Router Initialization | Checksum: 1212cd923

Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1212cd923

Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 14 Initial Routing | Checksum: 18ec8e930

Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+============================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                        |
+=====================+=====================+============================+
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_red/tmds_out_reg[0]/D |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_green/tally_reg[1]/D  |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_blue/tally_reg[3]/D   |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_red/tally_reg[4]/D    |
| clk_pixel_clk_wiz_0 | clk_pixel_clk_wiz_0 | tmds_red/tally_reg[2]/D    |
+---------------------+---------------------+----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.170 | TNS=-33.600| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 235c553e3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.105 | TNS=-34.015| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 187f149cf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.181 | TNS=-33.994| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: 1f474b053

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 15 Rip-up And Reroute | Checksum: 1f474b053

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1eede3cae

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.012 | TNS=-32.076| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 15bb9e331

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 15bb9e331

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 16 Delay and Skew Optimization | Checksum: 15bb9e331

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1e26578a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.007 | TNS=-31.955| WHS=0.170  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1e26578a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000
Phase 17 Post Hold Fix | Checksum: 1e26578a0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1df8f97e2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.007 | TNS=-31.955| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1df8f97e2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.203061 %
  Global Horizontal Routing Utilization  = 0.253384 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 1df8f97e2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1df8f97e2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 2d1a92bce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2863.457 ; gain = 0.000

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-2.008 | TNS=-31.963| WHS=0.170  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 2fb804bc1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2863.457 ; gain = 0.000
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Phase 23 Post-Route Event Processing
Phase 23 Post-Route Event Processing | Checksum: b8a105a3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2863.457 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2863.457 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2863.457 ; gain = 7.113
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 2863.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cesar/Desktop/6.2050/Lab 4/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Cesar/Desktop/6.2050/Lab 4/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1 input msp/cs/in_sprite1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1 input msp/cs/in_sprite1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__0 input msp/cs/in_sprite1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__0 input msp/cs/in_sprite1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__1 input msp/cs/in_sprite1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__1 input msp/cs/in_sprite1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__2 input msp/cs/in_sprite1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__2 input msp/cs/in_sprite1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__3 input msp/cs/in_sprite1__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__3 input msp/cs/in_sprite1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__4 input msp/cs/in_sprite1__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP msp/cs/in_sprite1__4 input msp/cs/in_sprite1__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14075616 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3116.477 ; gain = 240.852
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 20:01:56 2023...
