============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jul 08 2025  02:57:52 am
  Module:                 up_counter
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area   Library 
--------------------------------------
CLKBUFX2           3   13.624    slow 
CLKXOR2X1          1    8.326    slow 
DFFQXL             3   47.685    slow 
DFFXL              1   19.679    slow 
DLY2X1             1   14.381    slow 
NAND2XL            1    3.028    slow 
NOR2X2             2   12.110    slow 
NOR2X4             2   19.679    slow 
OR2X1              1    4.541    slow 
XNOR2X1            2   16.652    slow 
--------------------------------------
total             17  159.706         


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential             4  67.364   42.2 
buffer                 4  28.005   17.5 
logic                  9  64.337   40.3 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 17 159.706  100.0 

