
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/ro_11.v" into library work
Parsing module <ro_11>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/enb_spliter_13.v" into library work
Parsing module <enb_spliter_13>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/counter_12.v" into library work
Parsing module <counter_12>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/uart_tx_6.v" into library work
Parsing module <uart_tx_6>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/uart_rx_5.v" into library work
Parsing module <uart_rx_5>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/spi_peripheral_4.v" into library work
Parsing module <spi_peripheral_4>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/simple_ram_7.v" into library work
Parsing module <simple_ram_7>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/sensor_8.v" into library work
Parsing module <sensor_8>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/noise_9.v" into library work
Parsing module <noise_9>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mem_quick_10.v" into library work
Parsing module <mem_quick_10>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/cclk_detector_3.v" into library work
Parsing module <cclk_detector_3>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/greeter_2.v" into library work
Parsing module <greeter_2>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/avr_interface_1.v" into library work
Parsing module <avr_interface_1>.
Analyzing Verilog file "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <avr_interface_1>.

Elaborating module <cclk_detector_3>.

Elaborating module <spi_peripheral_4>.

Elaborating module <uart_rx_5>.

Elaborating module <uart_tx_6>.
WARNING:HDLCompiler:1127 - "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 57: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 58: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 59: Assignment to M_avr_sample_channel ignored, since the identifier is never used

Elaborating module <greeter_2>.

Elaborating module <simple_ram_7(SIZE=5'b11000,DEPTH=11'b11111010000)>.

Elaborating module <sensor_8>.

Elaborating module <ro_11>.

Elaborating module <noise_9>.

Elaborating module <counter_12>.

Elaborating module <enb_spliter_13>.

Elaborating module <mem_quick_10>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v" line 42: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v" line 42: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mojo_top_0.v" line 42: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <avr_interface_1>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/avr_interface_1.v".
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 98
    Found 1-bit tristate buffer for signal <spi_miso> created at line 98
    Found 1-bit tristate buffer for signal <tx> created at line 98
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <avr_interface_1> synthesized.

Synthesizing Unit <cclk_detector_3>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/cclk_detector_3.v".
    Found 14-bit register for signal <M_ctr_q>.
    Found 14-bit adder for signal <M_ctr_q[13]_GND_3_o_add_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <cclk_detector_3> synthesized.

Synthesizing Unit <spi_peripheral_4>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/spi_peripheral_4.v".
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_sdi_reg_q>.
    Found 1-bit register for signal <M_sdo_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_cs_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_4_o_sub_3_OUT> created at line 61.
    Found 15-bit shifter logical right for signal <n0056> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <spi_peripheral_4> synthesized.

Synthesizing Unit <uart_rx_5>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/uart_rx_5.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_5_o_add_6_OUT> created at line 69.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_5_o_add_8_OUT> created at line 72.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx_5> synthesized.

Synthesizing Unit <uart_tx_6>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/uart_tx_6.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_6_o_add_13_OUT> created at line 80.
    Found 7-bit adder for signal <M_ctr_q[6]_GND_6_o_add_19_OUT> created at line 88.
    Found 15-bit shifter logical right for signal <n0050> created at line 76
    Found 7-bit 4-to-1 multiplexer for signal <M_ctr_d> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx_6> synthesized.

Synthesizing Unit <greeter_2>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/greeter_2.v".
    Register <M_sn2_rst_q> equivalent to <M_sn1_rst_q> has been removed
    Found 11-bit register for signal <M_name_count_q>.
    Found 8-bit register for signal <M_waiting_q>.
    Found 8-bit register for signal <M_county_q>.
    Found 24-bit register for signal <M_tmp_q>.
    Found 8-bit register for signal <M_dikoy_q>.
    Found 1-bit register for signal <M_trj_q>.
    Found 1-bit register for signal <M_sn1_q>.
    Found 1-bit register for signal <M_sn2_q>.
    Found 1-bit register for signal <M_sn1_rst_q>.
    Found 1-bit register for signal <M_who_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 2-bit register for signal <M_state2_q>.
    Found 2-bit register for signal <M_state3_q>.
    Found 6-bit register for signal <M_prompt_count_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <M_state2_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <M_state3_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 39                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <M_prompt_count_q[5]_GND_13_o_add_2_OUT> created at line 157.
    Found 9-bit adder for signal <M_prompt_count_q[5]_GND_13_o_add_3_OUT> created at line 159.
    Found 8-bit adder for signal <M_waiting_q[7]_GND_13_o_add_18_OUT> created at line 192.
    Found 11-bit adder for signal <M_name_count_q[10]_GND_13_o_add_38_OUT> created at line 237.
    Found 8-bit adder for signal <M_county_q[7]_GND_13_o_add_47_OUT> created at line 244.
    Found 575-bit shifter logical right for signal <n0164> created at line 159
    Found 8-bit 3-to-1 multiplexer for signal <M_state3_q[1]_M_tmp_q[7]_wide_mux_41_OUT> created at line 211.
    Found 11-bit comparator greater for signal <n0027> created at line 199
    Found 11-bit comparator greater for signal <M_name_count_q[10]_PWR_9_o_LessThan_35_o> created at line 209
    Found 8-bit comparator greater for signal <M_county_q[7]_GND_13_o_LessThan_47_o> created at line 243
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <greeter_2> synthesized.

Synthesizing Unit <simple_ram_7>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/simple_ram_7.v".
        SIZE = 5'b11000
        DEPTH = 11'b11111010000
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 2000x24-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 24-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <simple_ram_7> synthesized.

Synthesizing Unit <sensor_8>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/sensor_8.v".
    Summary:
	no macro.
Unit <sensor_8> synthesized.

Synthesizing Unit <ro_11>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/ro_11.v".
    Summary:
	no macro.
Unit <ro_11> synthesized.

Synthesizing Unit <noise_9>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/noise_9.v".
    Summary:
	no macro.
Unit <noise_9> synthesized.

Synthesizing Unit <counter_12>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/counter_12.v".
    Found 24-bit register for signal <M_counter_q>.
    Found 24-bit adder for signal <M_counter_q[23]_GND_18_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <counter_12> synthesized.

Synthesizing Unit <enb_spliter_13>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/enb_spliter_13.v".
    Summary:
	no macro.
Unit <enb_spliter_13> synthesized.

Synthesizing Unit <mem_quick_10>.
    Related source file is "C:/Users/Omri Fichman/Documents/alchitry/reading/work/planAhead/reading/reading.srcs/sources_1/imports/verilog/mem_quick_10.v".
    Found 24-bit register for signal <M_dos_q>.
    Found 24-bit register for signal <M_uno_q>.
    Found 24-bit adder for signal <M_uno_d> created at line 28.
    Found 24-bit adder for signal <M_dos_d> created at line 29.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
Unit <mem_quick_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2000x24-bit single-port RAM                           : 2
# Adders/Subtractors                                   : 21
 11-bit adder                                          : 1
 14-bit adder                                          : 1
 24-bit adder                                          : 10
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 47
 1-bit register                                        : 15
 10-bit register                                       : 1
 11-bit register                                       : 1
 14-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 13
 3-bit register                                        : 3
 4-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 7
# Comparators                                          : 3
 11-bit comparator greater                             : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 21
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 15-bit shifter logical right                          : 2
 575-bit shifter logical right                         : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector_3> synthesized (advanced).

Synthesizing (advanced) Unit <counter_12>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <counter_12> synthesized (advanced).

Synthesizing (advanced) Unit <greeter_2>.
The following registers are absorbed into counter <M_county_q>: 1 register on signal <M_county_q>.
The following registers are absorbed into counter <M_prompt_count_q>: 1 register on signal <M_prompt_count_q>.
The following registers are absorbed into counter <M_waiting_q>: 1 register on signal <M_waiting_q>.
INFO:Xst:3226 - The RAM <ram2/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram2/read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2000-word x 24-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <M_ram_write_en> | high     |
    |     addrA          | connected to signal <M_name_count_q> |          |
    |     diA            | connected to signal <M_cache_out_dos> |          |
    |     doA            | connected to signal <M_ram2_read_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram/read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2000-word x 24-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <M_ram_write_en> | high     |
    |     addrA          | connected to signal <M_name_count_q> |          |
    |     diA            | connected to signal <M_cache_out_uno> |          |
    |     doA            | connected to signal <M_ram_read_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <greeter_2> synthesized (advanced).

Synthesizing (advanced) Unit <mem_quick_10>.
The following registers are absorbed into counter <M_uno_q>: 1 register on signal <M_uno_q>.
The following registers are absorbed into counter <M_dos_q>: 1 register on signal <M_dos_q>.
Unit <mem_quick_10> synthesized (advanced).

Synthesizing (advanced) Unit <spi_peripheral_4>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_peripheral_4> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_5>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx_5> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_6>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx_6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 2000x24-bit single-port block RAM                     : 2
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 7-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 17
 14-bit up counter                                     : 1
 24-bit up counter                                     : 10
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 124
 Flip-Flops                                            : 124
# Comparators                                          : 3
 11-bit comparator greater                             : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 30
 11-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 3-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 15-bit shifter logical right                          : 2
 575-bit shifter logical right                         : 1
# FSMs                                                 : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_peripheral_4> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/FSM_0> on signal <M_byteCt_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_tx/FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <greeter/FSM_4> on signal <M_state2_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <greeter/FSM_3> on signal <M_state_q[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <greeter/FSM_5> on signal <M_state3_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
INFO:Xst:2146 - In block <noise_9>, Counter <ro9/M_counter_q> <ro8/M_counter_q> <ro7/M_counter_q> <ro6/M_counter_q> <ro5/M_counter_q> <ro4/M_counter_q> <ro3/M_counter_q> <ro2/M_counter_q> are equivalent, XST will keep only <ro9/M_counter_q>.
WARNING:Xst:2677 - Node <M_waiting_q_3> of sequential type is unconnected in block <greeter_2>.
WARNING:Xst:2677 - Node <M_waiting_q_4> of sequential type is unconnected in block <greeter_2>.
WARNING:Xst:2677 - Node <M_waiting_q_5> of sequential type is unconnected in block <greeter_2>.
WARNING:Xst:2677 - Node <M_waiting_q_6> of sequential type is unconnected in block <greeter_2>.
WARNING:Xst:2677 - Node <M_waiting_q_7> of sequential type is unconnected in block <greeter_2>.
INFO:Xst:2261 - The FF/Latch <M_sn1_q> in Unit <greeter_2> is equivalent to the following FF/Latch, which will be removed : <M_sn2_q> 
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_newSampleReg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2170 - Unit greeter_2 : the following signal(s) form a combinatorial loop: sen/ro11/tmp_enable_AND_30_o.
WARNING:Xst:2170 - Unit greeter_2 : the following signal(s) form a combinatorial loop: sen/ro1/tmp_enable_AND_30_o.

Optimizing unit <noise_9> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <uart_tx_6> ...

Optimizing unit <spi_peripheral_4> ...

Optimizing unit <uart_rx_5> ...

Optimizing unit <greeter_2> ...
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_data_out_reg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_done_reg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_peripheral/M_sdi_reg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1293 - FF/Latch <greeter/M_county_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <greeter/M_county_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <greeter/M_county_q_5> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <greeter/M_county_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <greeter/M_dikoy_q_7> in Unit <mojo_top_0> is equivalent to the following 7 FFs/Latches, which will be removed : <greeter/M_dikoy_q_6> <greeter/M_dikoy_q_5> <greeter/M_dikoy_q_4> <greeter/M_dikoy_q_3> <greeter/M_dikoy_q_2> <greeter/M_dikoy_q_1> <greeter/M_dikoy_q_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 5.
FlipFlop avr/uart_tx/M_state_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop greeter/M_state_q_FSM_FFd1 has been replicated 3 time(s)
FlipFlop greeter/M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop greeter/M_state_q_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 3-bit shift register for signal <avr/M_block_q_2>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 206
 Flip-Flops                                            : 206
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
----------------------------------------------------+----------------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)            | Load  |
----------------------------------------------------+----------------------------------+-------+
clk                                                 | BUFGP                            | 166   |
greeter/sen/ro1/M_sen_out(greeter/sen/ro1/tmp1:O)   | BUFG(*)(greeter/cache/M_uno_q_23)| 24    |
greeter/sen/ro11/M_sen_out2(greeter/sen/ro11/tmp1:O)| BUFG(*)(greeter/cache/M_dos_q_23)| 24    |
----------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.710ns (Maximum Frequency: 175.131MHz)
   Minimum input arrival time before clock: 4.353ns
   Maximum output required time after clock: 7.415ns
   Maximum combinational path delay: 6.005ns

=========================================================================
