<html><body><samp><pre>
<!@TC:1750561517>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Sat Jun 21 20:15:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 8_High-Performance_1.0V -hsp m -pwrprd -html -rpt my_soc_impl_1.twr my_soc_impl_1.udb -gui -msgset C:/fpga/my_soc/promote.xml

-------------------------------------------
Design:          my_soc
Family:          LFD2NX
Device:          LFD2NX-40
Package:         CABGA256
Performance:     8_High-Performance_1.0V
Package Status:                     Final          Version 4
Performance Hardware Data Status :   Final Version 107.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT]

Operating conditions:
--------------------
ldc_set_vcc -bank 0 1.8
    Bank 0 voltage: 1.8 V
ldc_set_vcc -bank 1 3.3
    Bank 1 voltage: 3.3 V
ldc_set_vcc -bank 2 3.3
    Bank 2 voltage: 3.3 V
ldc_set_vcc -bank 6 3.3
    Bank 6 voltage: 3.3 V
ldc_set_vcc -bank 3 1.8
    Bank 3 voltage: 1.8 V
ldc_set_vcc -bank 4 1.8
    Bank 4 voltage: 1.8 V
ldc_set_vcc -bank 5 1.8
    Bank 5 voltage: 1.8 V
ldc_set_vcc -bank 7 3.3
    Bank 7 voltage: 3.3 V

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 96.9384%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_79/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_80/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_81/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_82/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_83/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_84/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_85/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_86/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_87/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_88/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        33
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_74/secured_instance_34_2/secured_instance_33_1/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_74/secured_instance_34_5/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_3/secured_instance_35_74/secured_instance_34_6/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_6/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_7/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_8/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_9/LSR                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[3].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[2].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        17
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_o[0]                                |                     input
led_o[3]                                |                     input
led_o[2]                                |                     input
led_o[1]                                |                     input
led_o[4]                                |                     input
led_o[7]                                |                     input
led_o[6]                                |                     input
led_o[5]                                |                     input
rxd_i                                   |                     input
rstn_i                                  |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
cpu0_inst.riscvsmall_inst.Ib1w9tjglomgvCgAIkup60xKDx.NbbICH                           
                                        |cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_2/secured_instance_32_16/CLKO
cpu0_inst.riscvsmall_inst.Ib1w9tjglomgvCgAIkup60xKDx.IbCuo3aEvk5cF25j4DHzkJGG2F.NbqAaKcoy7LeAHb1                           
                                        |cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_2/secured_instance_32_17/secured_instance_80_40/JTCK
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |           9.055 ns |        110.436 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3141/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.226 ns |        309.981 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |             slack = 3.141 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.955 ns |        201.816 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |             slack = 6.014 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1              
                                         |    0.204 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.221 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.264 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1              
                                         |    0.269 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.272 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |    0.279 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0              
                                         |    0.280 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2              
                                         |    0.299 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2              
                                         |    0.304 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.309 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.204 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.367                  9.183  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.226                  9.409  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.415                  9.824  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.226                 10.050  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.469                 11.519  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1
                                                                   ENDPOINT             0.000                 11.519  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.258)                 11.723  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.723  
Arrival Time                                                                                               -(11.519)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.204  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R46C44)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 62.0% (route), 38.0% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.221 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.558                  9.374  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.226                  9.600  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.488                 10.088  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/Z
                                          SLICE_R29C55C            CTOF_DEL             0.226                 10.314  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/N_92_i
                                                                   NET DELAY            1.273                 11.587  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.587  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.173)                 11.808  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.808  
Arrival Time                                                                                               -(11.587)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.221  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R10C51)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.464 ns 
Path Slack       : 0.264 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.558                  9.374  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.226                  9.600  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.488                 10.088  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNI40KDK1/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNI40KDK1/Z
                                          SLICE_R29C55B            CTOF_DEL             0.226                 10.314  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].no_mem_file.u_mem0/N_86_i_0
                                                                   NET DELAY            1.163                 11.477  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.477  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.464                 11.914  
                                                                   Setup time        -(0.173)                 11.741  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.741  
Arrival Time                                                                                               -(11.477)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.264  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1  (EBR_CORE_EBR_CORE_R46C38)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.4% (route), 38.6% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.269 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.367                  9.183  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.226                  9.409  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.415                  9.824  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.226                 10.050  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.404                 11.454  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1
                                                                   ENDPOINT             0.000                 11.454  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.258)                 11.723  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.723  
Arrival Time                                                                                               -(11.454)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.269  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R46C38)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.272 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.558                  9.374  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.233                  9.607  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.389                  9.996  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNINR7LL1/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNINR7LL1/Z
                                          SLICE_R29C54C            CTOF_DEL             0.226                 10.222  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/N_88_i_0
                                                                   NET DELAY            1.314                 11.536  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.536  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.173)                 11.808  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.808  
Arrival Time                                                                                               -(11.536)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.272  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.279 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.367                  9.183  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.226                  9.409  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.415                  9.824  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.226                 10.050  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.393                 11.443  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 11.443  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.259)                 11.722  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.722  
Arrival Time                                                                                               -(11.443)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.279  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.280 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.367                  9.183  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.226                  9.409  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.415                  9.824  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.226                 10.050  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.393                 11.443  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0
                                                                   ENDPOINT             0.000                 11.443  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.258)                 11.723  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.723  
Arrival Time                                                                                               -(11.443)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.280  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2  (EBR_CORE_EBR_CORE_R10C46)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.299 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.367                  9.183  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.226                  9.409  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.415                  9.824  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.226                 10.050  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.374                 11.424  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2
                                                                   ENDPOINT             0.000                 11.424  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.258)                 11.723  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.723  
Arrival Time                                                                                               -(11.424)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.299  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.304 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.367                  9.183  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.226                  9.409  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.415                  9.824  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.226                 10.050  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.369                 11.419  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2
                                                                   ENDPOINT             0.000                 11.419  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.258)                 11.723  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.723  
Arrival Time                                                                                               -(11.419)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.304  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R46C46)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.6% (route), 38.4% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.309 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.335                  3.076  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.765                  3.841  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.297                  4.138  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.373                  4.511  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.233                  4.744  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.563                  5.307  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.345                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.652  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.710  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.768  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.884  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  5.942  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.058  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.116  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.307                  6.423  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.479                  6.902  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.233                  7.135  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.125                  7.260  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.233                  7.493  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.417                  7.910  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.233                  8.143  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.440                  8.583  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.233                  8.816  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.558                  9.374  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.226                  9.600  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.488                 10.088  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/Z
                                          SLICE_R29C55C            CTOF_DEL             0.226                 10.314  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/N_92_i
                                                                   NET DELAY            1.185                 11.499  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.499  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.173)                 11.808  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.808  
Arrival Time                                                                                               -(11.499)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.309  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |           9.003 ns |        111.074 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3141/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.226 ns |        309.981 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |             slack = 3.190 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.928 ns |        202.922 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |             slack = 5.954 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1              
                                         |    0.256 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.287 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1              
                                         |    0.320 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.327 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |    0.330 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0              
                                         |    0.331 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.345 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2              
                                         |    0.350 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2              
                                         |    0.355 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.374 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.256 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.370                  9.201  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.229                  9.430  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.412                  9.842  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.229                 10.071  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.459                 11.530  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1
                                                                   ENDPOINT             0.000                 11.530  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.270)                 11.786  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.786  
Arrival Time                                                                                               -(11.530)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.256  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R46C44)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.287 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.549                  9.380  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.229                  9.609  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.485                 10.094  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/Z
                                          SLICE_R29C55C            CTOF_DEL             0.229                 10.323  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/N_92_i
                                                                   NET DELAY            1.265                 11.588  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.588  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.181)                 11.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.875  
Arrival Time                                                                                               -(11.588)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.287  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1  (EBR_CORE_EBR_CORE_R46C38)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.320 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.370                  9.201  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.229                  9.430  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.412                  9.842  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.229                 10.071  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.395                 11.466  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1
                                                                   ENDPOINT             0.000                 11.466  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.270)                 11.786  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.786  
Arrival Time                                                                                               -(11.466)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.320  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R10C51)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.478 ns 
Path Slack       : 0.327 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.549                  9.380  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.229                  9.609  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.485                 10.094  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNI40KDK1/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNI40KDK1/Z
                                          SLICE_R29C55B            CTOF_DEL             0.229                 10.323  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].no_mem_file.u_mem0/N_86_i_0
                                                                   NET DELAY            1.156                 11.479  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.479  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.478                 11.987  
                                                                   Setup time        -(0.181)                 11.806  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.806  
Arrival Time                                                                                               -(11.479)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.327  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.1% (route), 38.9% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.330 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.370                  9.201  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.229                  9.430  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.412                  9.842  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.229                 10.071  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.384                 11.455  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 11.455  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.271)                 11.785  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.785  
Arrival Time                                                                                               -(11.455)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.330  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.1% (route), 38.9% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.331 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.370                  9.201  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.229                  9.430  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.412                  9.842  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.229                 10.071  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.384                 11.455  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0
                                                                   ENDPOINT             0.000                 11.455  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.270)                 11.786  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.786  
Arrival Time                                                                                               -(11.455)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.331  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R46C38)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.345 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.549                  9.380  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.229                  9.609  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.386                  9.995  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNINR7LL1/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/t_wr_en_b_i_i_a2_0_RNINR7LL1/Z
                                          SLICE_R29C54C            CTOF_DEL             0.229                 10.224  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/N_88_i_0
                                                                   NET DELAY            1.306                 11.530  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.530  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.181)                 11.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.875  
Arrival Time                                                                                               -(11.530)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.345  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2  (EBR_CORE_EBR_CORE_R10C46)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.350 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.370                  9.201  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.229                  9.430  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.412                  9.842  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.229                 10.071  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.365                 11.436  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2
                                                                   ENDPOINT             0.000                 11.436  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.270)                 11.786  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.786  
Arrival Time                                                                                               -(11.436)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.350  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.355 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.370                  9.201  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/D->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_srsts_i_o5_0_o2_i_a2[4]/Z
                                          SLICE_R31C51B            CTOF_DEL             0.229                  9.430  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_478
                                                                   NET DELAY            0.412                  9.842  9       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIVQH8Q[0]/Z
                                          SLICE_R31C55A            CTOF_DEL             0.229                 10.071  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_84_i_0
                                                                   NET DELAY            1.360                 11.431  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB2
                                                                   ENDPOINT             0.000                 11.431  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.270)                 11.786  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.786  
Arrival Time                                                                                               -(11.431)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.355  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q  (SLICE_R43C36C)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R46C46)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 19
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.374 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1815    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2555/Q
                                          SLICE_R43C36C            REG_DEL              0.323                  3.136  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_647
                                                                   NET DELAY            0.766                  3.902  6       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1393/Z
                                          SLICE_R34C41C            CTOOF_DEL            0.301                  4.203  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_609
                                                                   NET DELAY            0.370                  4.573  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_702/Z
                                          SLICE_R30C41C            CTOF_DEL             0.229                  4.802  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_2640
                                                                   NET DELAY            0.562                  5.364  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/A1->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1295/COUT
                                          SLICE_R29C38A            C1TOFCO_DEL          0.350                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3951
                                                                   NET DELAY            0.000                  5.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1294/COUT
                                          SLICE_R29C38B            FCITOFCO_DEL         0.058                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3950
                                                                   NET DELAY            0.000                  5.772  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1293/COUT
                                          SLICE_R29C38C            FCITOFCO_DEL         0.058                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3949
                                                                   NET DELAY            0.000                  5.830  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1292/COUT
                                          SLICE_R29C38D            FCITOFCO_DEL         0.058                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3948
                                                                   NET DELAY            0.000                  5.888  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1291/COUT
                                          SLICE_R29C39A            FCITOFCO_DEL         0.058                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3947
                                                                   NET DELAY            0.000                  5.946  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1290/COUT
                                          SLICE_R29C39B            FCITOFCO_DEL         0.058                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3946
                                                                   NET DELAY            0.000                  6.004  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1289/COUT
                                          SLICE_R29C39C            FCITOFCO_DEL         0.058                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3943
                                                                   NET DELAY            0.000                  6.062  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1288/COUT
                                          SLICE_R29C39D            FCITOFCO_DEL         0.058                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3940
                                                                   NET DELAY            0.000                  6.120  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1287/COUT
                                          SLICE_R29C40A            FCITOFCO_DEL         0.058                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3937
                                                                   NET DELAY            0.000                  6.178  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1286/S1
                                          SLICE_R29C40B            FCITOF1_DEL          0.311                  6.489  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[18]
                                                                   NET DELAY            0.451                  6.940  8       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_137/Z
                                          SLICE_R29C46B            CTOF_DEL             0.236                  7.176  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_351
                                                                   NET DELAY            0.118                  7.294  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_136/Z
                                          SLICE_R29C46C            CTOF_DEL             0.229                  7.523  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_349
                                                                   NET DELAY            0.421                  7.944  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_132/Z
                                          SLICE_R29C49D            CTOF_DEL             0.229                  8.173  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_231
                                                                   NET DELAY            0.429                  8.602  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_127/Z
                                          SLICE_R35C51D            CTOF_DEL             0.229                  8.831  21      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.549                  9.380  21      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIQH2C71[0]/Z
                                          SLICE_R32C54C            CTOF_DEL             0.229                  9.609  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_137
                                                                   NET DELAY            0.485                 10.094  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/B->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/N_92_i/Z
                                          SLICE_R29C55C            CTOF_DEL             0.229                 10.323  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/N_92_i
                                                                   NET DELAY            1.178                 11.501  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.501  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1815    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.181)                 11.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.875  
Arrival Time                                                                                               -(11.501)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.374  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/DF              
                                         |    0.080 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/DF              
                                         |    0.089 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[30].ff_inst/DF              
                                         |    0.089 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[26].ff_inst/DF              
                                         |    0.089 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/DF              
                                         |    0.089 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF              
                                         |    0.089 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[16].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[0].ff_inst/DF              
                                         |    0.094 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/Q  (SLICE_R35C61D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/DF  (SLICE_R35C61B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 32.6% (route), 67.4% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.080 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/Q
                                          SLICE_R35C61D            REG_DEL            0.178                  1.395  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[29]
                                                                   NET DELAY          0.086                  1.481  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.481  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.094                  1.400  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.400  
Arrival Time                                                                                                 1.481  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.080  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/Q  (SLICE_R34C67D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/DF  (SLICE_R33C67B)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.279 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.088 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  1.216  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.216  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/Q
                                          SLICE_R34C67D            REG_DEL            0.173                  1.390  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/p_done_r
                                                                   NET DELAY          0.103                  1.493  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/DF
                                                                   ENDPOINT           0.000                  1.493  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.018  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  1.496  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.496  1       
                                                                   Uncertainty        0.000                  1.496  
                                                                   Common Path Skew  -0.189                  1.307  
                                                                   Hold time          0.097                  1.404  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.404  
Arrival Time                                                                                                 1.492  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.088  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[30].ff_inst/Q  (SLICE_R32C61C)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[30].ff_inst/DF  (SLICE_R34C61B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.089 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[30].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[30].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[30].ff_inst/Q
                                          SLICE_R32C61C            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[30]
                                                                   NET DELAY          0.103                  1.493  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[30].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.493  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[30].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.493  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.089  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/Q  (SLICE_R33C59B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[26].ff_inst/DF  (SLICE_R33C60A)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.089 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/Q
                                          SLICE_R33C59B            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[26]
                                                                   NET DELAY          0.103                  1.493  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[26].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.493  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[26].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.493  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.089  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/Q  (SLICE_R33C61B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/DF  (SLICE_R33C62D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.089 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/Q
                                          SLICE_R33C61B            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[12]
                                                                   NET DELAY          0.103                  1.493  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.493  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.493  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.089  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/Q  (SLICE_R31C61B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF  (SLICE_R31C62B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.089 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/Q
                                          SLICE_R31C61B            REG_DEL            0.173                  1.390  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/h_pend_r
                                                                   NET DELAY          0.103                  1.493  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF
                                                                   ENDPOINT           0.000                  1.493  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.493  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.089  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/Q  (SLICE_R33C59C)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/DF  (SLICE_R33C60D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/Q
                                          SLICE_R33C59C            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[18]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[16].ff_inst/Q  (SLICE_R31C61C)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[16].ff_inst/DF  (SLICE_R31C62D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[16].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[16].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[16].ff_inst/Q
                                          SLICE_R31C61C            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[16]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[16].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[16].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/Q  (SLICE_R32C60C)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/DF  (SLICE_R32C62D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/Q
                                          SLICE_R32C60C            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[13]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[0].ff_inst/Q  (SLICE_R30C60D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[0].ff_inst/DF  (SLICE_R30C61D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1815    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1815    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1815    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[0].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[0].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[0].ff_inst/Q
                                          SLICE_R30C60D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r[0]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[0].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  285     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  285     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[0].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################




</pre></samp></body></html>
