// Seed: 3269548842
module module_0;
  tri1 id_1 = 1'b0;
  assign module_1.id_42 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1
    , id_40,
    input supply1 id_2,
    input wand id_3,
    output logic id_4,
    input supply0 id_5,
    input wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12,
    input supply0 id_13,
    output supply0 id_14,
    input supply0 id_15,
    input wor id_16,
    output uwire id_17,
    input uwire id_18,
    output wire id_19
    , id_41,
    input uwire id_20,
    output tri0 id_21,
    output tri0 id_22,
    input supply0 id_23,
    input supply0 id_24,
    input supply0 id_25,
    output logic id_26,
    input wor id_27,
    input tri id_28,
    input supply1 id_29,
    input tri0 id_30,
    input uwire id_31,
    output wor id_32,
    output wor id_33,
    input supply1 id_34,
    output logic id_35,
    output tri id_36,
    input wire id_37,
    output logic id_38
);
  assign id_41 = id_15 !=? 1'b0;
  assign id_1  = id_7;
  always
    while ("") begin : LABEL_0
      @(negedge id_25 + id_29);
      $display(1'd0, 1 !== 1, 1);
      id_26 = #id_42 1;
      if (id_41) begin : LABEL_0
        id_4 = id_42;
        id_40 <= id_41;
        id_38 <= 1 < 1'b0;
      end else disable id_43;
    end
  wire id_44;
  assign id_38 = 1;
  module_0 modCall_1 ();
  wand id_45 = 1;
  tri0 id_46 = id_24 - id_25;
  wire id_47;
  assign id_35 = id_41;
  always @(id_10 or posedge 1 == 1)
    #1 begin : LABEL_0
      id_35 <= 1;
    end
endmodule
