/*
 * AMD GCN ISA Assembler
 *
 * GCN ISA instruction structures
 *
 * This software is Copyright 2013, Daniel Bali <balijanosdaniel at gmail.com>,
 * and it is hereby released to the general public under the following terms:
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted.
 */

#include "isa_instr.h"

const isa_instr isa_instr_list[] = 
{
	// SOP2 instructions
	{"S_ADD_U32",        		0x80000000, SOP2},
	{"S_SUB_U32",        		0x80800000, SOP2},
	{"S_ADD_I32",        		0x81000000, SOP2},
	{"S_SUB_I32",        		0x81800000, SOP2},
	{"S_ADDC_U32",       		0x82000000, SOP2},
	{"S_SUBB_U32",       		0x82800000, SOP2},
	{"S_MIN_I32",        		0x83000000, SOP2},
	{"S_MIN_U32",        		0x83800000, SOP2},
	{"S_MAX_I32",        		0x84000000, SOP2},
	{"S_MAX_U32",        		0x84800000, SOP2},
	{"S_CSELECT_B32",    		0x85000000, SOP2},
	{"S_CSELECT_B64",    		0x85800000, SOP2},
	{"S_AND_B32",        		0x87000000, SOP2},
	{"S_AND_B64",        		0x87800000, SOP2},
	{"S_OR_B32",         		0x88000000, SOP2},
	{"S_OR_B64",         		0x88800000, SOP2},
	{"S_XOR_B32",        		0x89000000, SOP2},
	{"S_XOR_B64",        		0x89800000, SOP2},
	{"S_ANDN2_B32",      		0x8A000000, SOP2},
	{"S_ANDN2_B64",      		0x8A800000, SOP2},
	{"S_ORN2_B32",       		0x8B000000, SOP2},
	{"S_ORN2_B64",       		0x8B800000, SOP2},
	{"S_NAND_B32",       		0x8C000000, SOP2},
	{"S_NAND_B64",       		0x8C800000, SOP2},
	{"S_NOR_B32",        		0x8D000000, SOP2},
	{"S_NOR_B64",        		0x8D800000, SOP2},
	{"S_XNOR_B32",       		0x8E000000, SOP2},
	{"S_XNOR_B64",       		0x8E800000, SOP2},
	{"S_LSHL_B32",       		0x8F000000, SOP2},
	{"S_LSHL_B64",       		0x8F800000, SOP2},
	{"S_LSHR_B32",       		0x90000000, SOP2},
	{"S_LSHR_B64",       		0x90800000, SOP2},
	{"S_ASHR_I32",       		0x91000000, SOP2},
	{"S_ASHR_I64",       		0x91800000, SOP2},
	{"S_BFM_B32",        		0x92000000, SOP2},
	{"S_BFM_B64",        		0x92800000, SOP2},
	{"S_MUL_I32",        		0x93000000, SOP2},
	{"S_BFE_U32",        		0x93800000, SOP2},
	{"S_BFE_I32",        		0x94000000, SOP2},
	{"S_BFE_U64",        		0x94800000, SOP2},
	{"S_BFE_I64",        		0x95000000, SOP2},
	{"S_CBRANCH_G_FORK", 		0x95800000, SOP2},
	{"S_ABSDIFF_I32",    		0x96000000, SOP2},
	
	// VOP2 instructions
	{"V_CNDMASK_B32",			0x00000000, VOP2},
	{"V_READLANE_B32",			0x02000000, VOP2},
	{"V_WRITELANE_B32",			0x04000000, VOP2},
	{"V_ADD_F32",				0x06000000, VOP2},
	{"V_SUB_F32",				0x08000000, VOP2},
	{"V_SUBREV_F32",			0x0A000000, VOP2},
	{"V_MAC_LEGACY_F32",		0x0C000000, VOP2},
	{"V_MUL_LEGACY_F32",		0x0E000000, VOP2},
	{"V_MUL_F32",				0x10000000, VOP2},
	{"V_MUL_I32_I24",			0x12000000, VOP2},
	{"V_MUL_HI_I32_I24",		0x14000000, VOP2},
	{"V_MUL_U32_U24",			0x16000000, VOP2},
	{"V_MUL_HI_U32_U24",		0x18000000, VOP2},
	{"V_MIN_LEGACY_F32",		0x1A000000, VOP2},
	{"V_MAX_LEGACY_F32",		0x1C000000, VOP2},
	{"V_MIN_F32",				0x1E000000, VOP2},
	{"V_MAX_F32",				0x20000000, VOP2},
	{"V_MIN_I32",				0x22000000, VOP2},
	{"V_MAX_I32",				0x24000000, VOP2},
	{"V_MIN_U32",				0x26000000, VOP2},
	{"V_MAX_U32",				0x28000000, VOP2},
	{"V_LSHR_B32",				0x2A000000, VOP2},
	{"V_LSHRREV_B32",			0x2C000000, VOP2},
	{"V_ASHR_I32",				0x2E000000, VOP2},
	{"V_ASHRREV_I32",			0x30000000, VOP2},
	{"V_LSHL_B32",				0x32000000, VOP2},
	{"V_LSHLREV_B32",			0x34000000, VOP2},
	{"V_AND_B32",				0x36000000, VOP2},
	{"V_OR_B32",				0x38000000, VOP2},
	{"V_XOR_B32",				0x3A000000, VOP2},
	{"V_BFM_B32",				0x3C000000, VOP2},
	{"V_MAC_F32",				0x3E000000, VOP2},
	{"V_MADMK_F32",				0x40000000, VOP2},
	{"V_MADAK_F32",				0x42000000, VOP2},
	{"V_BCNT_U32_B32",			0x44000000, VOP2},
	{"V_MBCNT_LO_U32_B32",		0x46000000, VOP2},
	{"V_MBCNT_HI_U32_B32",		0x48000000, VOP2},
	{"V_ADD_I32",				0x4A000000, VOP2},
	{"V_SUB_I32",				0x4C000000, VOP2},
	{"V_SUBREV_I32",			0x4E000000, VOP2},
	{"V_ADDC_U32",				0x50000000, VOP2},
	{"V_SUBB_U32",				0x52000000, VOP2},
	{"V_SUBBREV_U32",			0x54000000, VOP2},
	{"V_LDEXP_F32",				0x56000000, VOP2},
	{"V_CVT_PKACCUM_U8_F32",	0x58000000, VOP2},
	{"V_CVT_PKNORM_I16_F32",	0x5A000000, VOP2},
	{"V_CVT_PKNORM_U16_F32",	0x5C000000, VOP2},
	{"V_CVT_PKRTZ_F16_F32",		0x5E000000, VOP2},
	{"V_CVT_PK_U16_U32",		0x60000000, VOP2},
	{"V_CVT_PK_I16_I32",		0x62000000, VOP2}
};

const int isa_instr_count = sizeof(isa_instr_list) / sizeof(isa_instr);