<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ld_st_rg_sl_struct.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ld_st_rg_sl_struct.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ld_st_rg_sl_struct.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ld_st_rg_sl_struct.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ld_st_rg_sl_struct.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ld_st_rg_sl_struct.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ld_st_rg_sl_struct.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ld_st_rg_sl_struct.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ld_st_rg_sl_struct.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ld_st_rg_sl_struct.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ld_st_rg_sl_struct.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ld_st_rg_sl_struct.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ld_st_rg_sl_struct.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ld_st_rg_sl_struct.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ld_st_rg_sl_struct.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ld_st_rg_sl_struct.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ld_st_rg_sl_struct.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ld_st_rg_sl_struct.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ld_st_rg_sl_struct.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ld_st_rg_sl_struct.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ld_st_rg_sl_struct_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ld_st_rg_sl_struct_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ld_st_rg_sl_struct_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ld_st_rg_sl_struct_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ld_st_rg_sl_struct_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_sl_struct_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_sl_struct_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ld_st_rg_sl_struct_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ld_st_rg_sl_struct_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_sl_struct_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ld_st_rg_sl_struct_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ld_st_rg_sl_struct_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ld_st_rg_sl_struct_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ld_st_rg_sl_struct_vtf.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ld_st_rg_sl_struct_vtf.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ld_st_rg_sl_struct_vtf.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ld_st_rg_sl_struct_vtf.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ld_st_rg_sl_struct_vtf.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ld_st_rg_sl_struct_vtf.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ld_st_rg_sl_struct_vtf.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ld_st_rg_sl_struct_vtf.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ld_st_rg_sl_struct_vtf.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ld_st_rg_sl_struct_vtf.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ld_st_rg_sl_struct_vtf_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_sl_struct_vtf_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ld_st_rg_sl_struct_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1360908394" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1360908394">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908394" xil_pn:in_ck="-9217971804407700418" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1360908394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.v"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.v"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_vtf.v"/>
      <outfile xil_pn:name="mux_2-1_rtl.v"/>
    </transform>
    <transform xil_pn:end_ts="1360908394" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8942708630097621642" xil_pn:start_ts="1360908394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908394" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4367367043962875596" xil_pn:start_ts="1360908394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908394" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4611041284542328285" xil_pn:start_ts="1360908394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1360908394" xil_pn:in_ck="-9217971804407700418" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1360908394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="dff_syn_low_clr_set.v"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.v"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_vtf.v"/>
      <outfile xil_pn:name="mux_2-1_rtl.v"/>
    </transform>
    <transform xil_pn:end_ts="1360908395" xil_pn:in_ck="-9217971804407700418" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-35684419682725798" xil_pn:start_ts="1360908394">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_vtf.fdo"/>
    </transform>
    <transform xil_pn:end_ts="1360908543" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1360908543">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908608" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1019539094322241061" xil_pn:start_ts="1360908608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908608" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-847117394726435404" xil_pn:start_ts="1360908608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908608" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1360908608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908608" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="539489839978392231" xil_pn:start_ts="1360908608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908608" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1360908608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908608" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1353829376674772798" xil_pn:start_ts="1360908608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908614" xil_pn:in_ck="-9217971804407700418" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2120480007019622397" xil_pn:start_ts="1360908608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.lso"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.ngc"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.ngr"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.prj"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.stx"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.syr"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.xst"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_vtf.prj"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1360908622" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7158998780940593874" xil_pn:start_ts="1360908622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1360908626" xil_pn:in_ck="4420265073760131067" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4105790203923618709" xil_pn:start_ts="1360908622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.bld"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.ngd"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1360908637" xil_pn:in_ck="-5429094726125418025" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2415728198128772097" xil_pn:start_ts="1360908626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.pcf"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_map.map"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_map.mrp"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_map.ncd"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_map.ngm"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_map.xrpt"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_summary.xml"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1360908657" xil_pn:in_ck="8084091623433890928" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1360908637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.ncd"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.pad"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.par"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.ptwx"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.unroutes"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.xpi"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_pad.csv"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_pad.txt"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1360908657" xil_pn:in_ck="-5429094726125418157" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1360908649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.twr"/>
      <outfile xil_pn:name="ld_st_rg_sl_struct.twx"/>
    </transform>
  </transforms>

</generated_project>
