
RF_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003db4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003e74  08003e74  00013e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003eac  08003eac  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08003eac  08003eac  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003eac  08003eac  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003eac  08003eac  00013eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003eb0  08003eb0  00013eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08003eb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  2000001c  08003ed0  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08003ed0  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed51  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021c4  00000000  00000000  0002ed95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00030f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c20  00000000  00000000  00031c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001eb0  00000000  00000000  00032888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001030f  00000000  00000000  00034738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00064901  00000000  00000000  00044a47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a9348  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e44  00000000  00000000  000a9398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000001c 	.word	0x2000001c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e5c 	.word	0x08003e5c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000020 	.word	0x20000020
 8000104:	08003e5c 	.word	0x08003e5c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Delay_nMs>:
    for(j=0;j<4540;j++);
  }
}

void HAL_Delay_nMs(uint32_t Delay)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = 0;
 8000228:	2300      	movs	r3, #0
 800022a:	60fb      	str	r3, [r7, #12]
    tickstart = HAL_GetTick( );
 800022c:	f000 fe90 	bl	8000f50 <HAL_GetTick>
 8000230:	0003      	movs	r3, r0
 8000232:	60fb      	str	r3, [r7, #12]
    while( ( HAL_GetTick( ) - tickstart ) < Delay );
 8000234:	46c0      	nop			; (mov r8, r8)
 8000236:	f000 fe8b 	bl	8000f50 <HAL_GetTick>
 800023a:	0003      	movs	r3, r0
 800023c:	001a      	movs	r2, r3
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	687a      	ldr	r2, [r7, #4]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f6      	bhi.n	8000236 <HAL_Delay_nMs+0x16>
}
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	46bd      	mov	sp, r7
 800024e:	b004      	add	sp, #16
 8000250:	bd80      	pop	{r7, pc}
	...

08000254 <HAL_TIM_PeriodElapsedCallback>:
 * @brief Timer interrupt callback function
 * @param htim timer handler
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
    //	if(htim->Instance == htim16.Instance)
    //	{
    //		time100ms_flag = 1;
    //		timer100InterruptHandler();
    //	}
    if (htim->Instance == htim17.Instance) {
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	681a      	ldr	r2, [r3, #0]
 8000260:	4b05      	ldr	r3, [pc, #20]	; (8000278 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	429a      	cmp	r2, r3
 8000266:	d103      	bne.n	8000270 <HAL_TIM_PeriodElapsedCallback+0x1c>
        uartTimerIrqHandler(htim);
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	0018      	movs	r0, r3
 800026c:	f000 f9da 	bl	8000624 <uartTimerIrqHandler>
    }
}
 8000270:	46c0      	nop			; (mov r8, r8)
 8000272:	46bd      	mov	sp, r7
 8000274:	b002      	add	sp, #8
 8000276:	bd80      	pop	{r7, pc}
 8000278:	2000015c 	.word	0x2000015c

0800027c <kfifo_reset>:
/**
 * kfifo_reset - removes the entire FIFO contents
 * @fifo: the fifo to be emptied.
 */
static __inline void kfifo_reset(struct kfifo *fifo)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	2200      	movs	r2, #0
 8000288:	60da      	str	r2, [r3, #12]
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	68da      	ldr	r2, [r3, #12]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	609a      	str	r2, [r3, #8]
}
 8000292:	46c0      	nop			; (mov r8, r8)
 8000294:	46bd      	mov	sp, r7
 8000296:	b002      	add	sp, #8
 8000298:	bd80      	pop	{r7, pc}
	...

0800029c <uartInitRxFifo>:
 * @brief Init uart fifo
 * @param None
 * @retval None
 */
static void uartInitRxFifo(uartChannel_t channel)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	0002      	movs	r2, r0
 80002a4:	1dfb      	adds	r3, r7, #7
 80002a6:	701a      	strb	r2, [r3, #0]
    kfifo_init(&uart_rx_fifo[channel], uart_rx_buffer[channel], UART_BUFFER_SIZE);
 80002a8:	1dfb      	adds	r3, r7, #7
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	011a      	lsls	r2, r3, #4
 80002ae:	4b08      	ldr	r3, [pc, #32]	; (80002d0 <uartInitRxFifo+0x34>)
 80002b0:	18d0      	adds	r0, r2, r3
 80002b2:	1dfb      	adds	r3, r7, #7
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	021a      	lsls	r2, r3, #8
 80002b8:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <uartInitRxFifo+0x38>)
 80002ba:	18d3      	adds	r3, r2, r3
 80002bc:	2280      	movs	r2, #128	; 0x80
 80002be:	0052      	lsls	r2, r2, #1
 80002c0:	0019      	movs	r1, r3
 80002c2:	f003 fccc 	bl	8003c5e <kfifo_init>
}
 80002c6:	46c0      	nop			; (mov r8, r8)
 80002c8:	46bd      	mov	sp, r7
 80002ca:	b002      	add	sp, #8
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	2000013c 	.word	0x2000013c
 80002d4:	2000003c 	.word	0x2000003c

080002d8 <UART_Receive_IT>:
 * @param pData data
 * @param Size size
 * @return HAL_StatusTypeDef return handle status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80002d8:	b5b0      	push	{r4, r5, r7, lr}
 80002da:	b086      	sub	sp, #24
 80002dc:	af00      	add	r7, sp, #0
 80002de:	60f8      	str	r0, [r7, #12]
 80002e0:	60b9      	str	r1, [r7, #8]
 80002e2:	1dbb      	adds	r3, r7, #6
 80002e4:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_OK;
 80002e6:	2517      	movs	r5, #23
 80002e8:	197b      	adds	r3, r7, r5
 80002ea:	2200      	movs	r2, #0
 80002ec:	701a      	strb	r2, [r3, #0]

    status = HAL_UART_Receive_IT(huart, pData, Size);
 80002ee:	197c      	adds	r4, r7, r5
 80002f0:	1dbb      	adds	r3, r7, #6
 80002f2:	881a      	ldrh	r2, [r3, #0]
 80002f4:	68b9      	ldr	r1, [r7, #8]
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	0018      	movs	r0, r3
 80002fa:	f002 fb05 	bl	8002908 <HAL_UART_Receive_IT>
 80002fe:	0003      	movs	r3, r0
 8000300:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 8000302:	197b      	adds	r3, r7, r5
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	2b00      	cmp	r3, #0
 8000308:	d007      	beq.n	800031a <UART_Receive_IT+0x42>
        // if (HAL_UART_STATE_READY == huart->RxState && HAL_LOCKED == huart->Lock) {
        // {
        // 	__HAL_UNLOCK(huart);
        // }
        /* strategy2 */
        huart->RxState = HAL_UART_STATE_READY;
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	2280      	movs	r2, #128	; 0x80
 800030e:	2120      	movs	r1, #32
 8000310:	5099      	str	r1, [r3, r2]
        __HAL_UNLOCK(huart);
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	2278      	movs	r2, #120	; 0x78
 8000316:	2100      	movs	r1, #0
 8000318:	5499      	strb	r1, [r3, r2]
    }

    return status;
 800031a:	2317      	movs	r3, #23
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	781b      	ldrb	r3, [r3, #0]
}
 8000320:	0018      	movs	r0, r3
 8000322:	46bd      	mov	sp, r7
 8000324:	b006      	add	sp, #24
 8000326:	bdb0      	pop	{r4, r5, r7, pc}

08000328 <uartInit>:
 * @brief Uart init
 * @param channel uart channel
 * @retval None
 */
void uartInit(uartChannel_t channel)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	0002      	movs	r2, r0
 8000330:	1dfb      	adds	r3, r7, #7
 8000332:	701a      	strb	r2, [r3, #0]
    uartInitRxFifo(channel);
 8000334:	1dfb      	adds	r3, r7, #7
 8000336:	781b      	ldrb	r3, [r3, #0]
 8000338:	0018      	movs	r0, r3
 800033a:	f7ff ffaf 	bl	800029c <uartInitRxFifo>
    uart_rx_counter[channel] = 0;
 800033e:	1dfb      	adds	r3, r7, #7
 8000340:	781a      	ldrb	r2, [r3, #0]
 8000342:	4b11      	ldr	r3, [pc, #68]	; (8000388 <uartInit+0x60>)
 8000344:	0052      	lsls	r2, r2, #1
 8000346:	2100      	movs	r1, #0
 8000348:	52d1      	strh	r1, [r2, r3]
    uart_rx_size[channel] = 0;
 800034a:	1dfb      	adds	r3, r7, #7
 800034c:	781a      	ldrb	r2, [r3, #0]
 800034e:	4b0f      	ldr	r3, [pc, #60]	; (800038c <uartInit+0x64>)
 8000350:	0052      	lsls	r2, r2, #1
 8000352:	2100      	movs	r1, #0
 8000354:	52d1      	strh	r1, [r2, r3]
    uart_tx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 8000356:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <uartInit+0x68>)
 8000358:	2200      	movs	r2, #0
 800035a:	705a      	strb	r2, [r3, #1]
    uart_rx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 800035c:	4b0d      	ldr	r3, [pc, #52]	; (8000394 <uartInit+0x6c>)
 800035e:	2200      	movs	r2, #0
 8000360:	705a      	strb	r2, [r3, #1]
    UART_Receive_IT(uartPara[channel].uart_handle_addr, &uart_rx_byte[channel], 1);
 8000362:	1dfb      	adds	r3, r7, #7
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	4a0c      	ldr	r2, [pc, #48]	; (8000398 <uartInit+0x70>)
 8000368:	011b      	lsls	r3, r3, #4
 800036a:	18d3      	adds	r3, r2, r3
 800036c:	3304      	adds	r3, #4
 800036e:	6818      	ldr	r0, [r3, #0]
 8000370:	1dfb      	adds	r3, r7, #7
 8000372:	781a      	ldrb	r2, [r3, #0]
 8000374:	4b09      	ldr	r3, [pc, #36]	; (800039c <uartInit+0x74>)
 8000376:	18d3      	adds	r3, r2, r3
 8000378:	2201      	movs	r2, #1
 800037a:	0019      	movs	r1, r3
 800037c:	f7ff ffac 	bl	80002d8 <UART_Receive_IT>
}
 8000380:	46c0      	nop			; (mov r8, r8)
 8000382:	46bd      	mov	sp, r7
 8000384:	b002      	add	sp, #8
 8000386:	bd80      	pop	{r7, pc}
 8000388:	2000014c 	.word	0x2000014c
 800038c:	20000150 	.word	0x20000150
 8000390:	20000154 	.word	0x20000154
 8000394:	20000158 	.word	0x20000158
 8000398:	20000000 	.word	0x20000000
 800039c:	20000038 	.word	0x20000038

080003a0 <uartRecovery>:
/**
 * @brief uart recovery mode
 * @param channel 
 */
static void uartRecovery(uartChannel_t channel)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	0002      	movs	r2, r0
 80003a8:	1dfb      	adds	r3, r7, #7
 80003aa:	701a      	strb	r2, [r3, #0]
    HAL_UART_DeInit(uartPara[channel].uart_handle_addr);
 80003ac:	1dfb      	adds	r3, r7, #7
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	4a08      	ldr	r2, [pc, #32]	; (80003d4 <uartRecovery+0x34>)
 80003b2:	011b      	lsls	r3, r3, #4
 80003b4:	18d3      	adds	r3, r2, r3
 80003b6:	3304      	adds	r3, #4
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	0018      	movs	r0, r3
 80003bc:	f002 f9c6 	bl	800274c <HAL_UART_DeInit>
    uartInit(channel);
 80003c0:	1dfb      	adds	r3, r7, #7
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	0018      	movs	r0, r3
 80003c6:	f7ff ffaf 	bl	8000328 <uartInit>
}
 80003ca:	46c0      	nop			; (mov r8, r8)
 80003cc:	46bd      	mov	sp, r7
 80003ce:	b002      	add	sp, #8
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	46c0      	nop			; (mov r8, r8)
 80003d4:	20000000 	.word	0x20000000

080003d8 <uartSendData>:
 * @param data
 * @param length
 * @retval None
 */
void uartSendData(uartChannel_t channel, uint8_t data[], uint16_t length)
{
 80003d8:	b590      	push	{r4, r7, lr}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6039      	str	r1, [r7, #0]
 80003e0:	0011      	movs	r1, r2
 80003e2:	1dfb      	adds	r3, r7, #7
 80003e4:	1c02      	adds	r2, r0, #0
 80003e6:	701a      	strb	r2, [r3, #0]
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	1c0a      	adds	r2, r1, #0
 80003ec:	801a      	strh	r2, [r3, #0]
    uart_tx_status[channel] = BSP_UART_TX_START;
 80003ee:	1dfb      	adds	r3, r7, #7
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	4a0e      	ldr	r2, [pc, #56]	; (800042c <uartSendData+0x54>)
 80003f4:	2101      	movs	r1, #1
 80003f6:	54d1      	strb	r1, [r2, r3]
	// if (HAL_UART_Transmit_DMA(uartPara[channel].uart_handle_addr, data, length) != HAL_OK)
	/* use IT mode send data */
	// if (HAL_UART_Transmit_IT( uartPara[channel].uart_handle_addr, data, length ) != HAL_OK)
	/* use poll mode send data */
	if (HAL_UART_Transmit(uartPara[channel].uart_handle_addr, data, length, 0xFFFF) != HAL_OK)
 80003f8:	1dfb      	adds	r3, r7, #7
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <uartSendData+0x58>)
 80003fe:	011b      	lsls	r3, r3, #4
 8000400:	18d3      	adds	r3, r2, r3
 8000402:	3304      	adds	r3, #4
 8000404:	6818      	ldr	r0, [r3, #0]
 8000406:	4c0b      	ldr	r4, [pc, #44]	; (8000434 <uartSendData+0x5c>)
 8000408:	1d3b      	adds	r3, r7, #4
 800040a:	881a      	ldrh	r2, [r3, #0]
 800040c:	6839      	ldr	r1, [r7, #0]
 800040e:	0023      	movs	r3, r4
 8000410:	f002 f9da 	bl	80027c8 <HAL_UART_Transmit>
 8000414:	1e03      	subs	r3, r0, #0
 8000416:	d004      	beq.n	8000422 <uartSendData+0x4a>
    {
        uartRecovery(channel);
 8000418:	1dfb      	adds	r3, r7, #7
 800041a:	781b      	ldrb	r3, [r3, #0]
 800041c:	0018      	movs	r0, r3
 800041e:	f7ff ffbf 	bl	80003a0 <uartRecovery>
    }
}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	b003      	add	sp, #12
 8000428:	bd90      	pop	{r4, r7, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	20000154 	.word	0x20000154
 8000430:	20000000 	.word	0x20000000
 8000434:	0000ffff 	.word	0x0000ffff

08000438 <HAL_UART_TxCpltCallback>:
 * @brief uart send done callback function
 * @param huart 
 * @retval None
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8000440:	230f      	movs	r3, #15
 8000442:	18fb      	adds	r3, r7, r3
 8000444:	2200      	movs	r2, #0
 8000446:	701a      	strb	r2, [r3, #0]
 8000448:	e015      	b.n	8000476 <HAL_UART_TxCpltCallback+0x3e>
	{
        if (uartPara[i].uart_instance == huart->Instance) 
 800044a:	210f      	movs	r1, #15
 800044c:	187b      	adds	r3, r7, r1
 800044e:	781a      	ldrb	r2, [r3, #0]
 8000450:	4b0e      	ldr	r3, [pc, #56]	; (800048c <HAL_UART_TxCpltCallback+0x54>)
 8000452:	0112      	lsls	r2, r2, #4
 8000454:	58d2      	ldr	r2, [r2, r3]
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	429a      	cmp	r2, r3
 800045c:	d105      	bne.n	800046a <HAL_UART_TxCpltCallback+0x32>
        {
            uart_tx_status[i] = BSP_UART_TX_COMPLETED; 
 800045e:	187b      	adds	r3, r7, r1
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	4a0b      	ldr	r2, [pc, #44]	; (8000490 <HAL_UART_TxCpltCallback+0x58>)
 8000464:	2102      	movs	r1, #2
 8000466:	54d1      	strb	r1, [r2, r3]
            break;
 8000468:	e00b      	b.n	8000482 <HAL_UART_TxCpltCallback+0x4a>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 800046a:	210f      	movs	r1, #15
 800046c:	187b      	adds	r3, r7, r1
 800046e:	781a      	ldrb	r2, [r3, #0]
 8000470:	187b      	adds	r3, r7, r1
 8000472:	3201      	adds	r2, #1
 8000474:	701a      	strb	r2, [r3, #0]
 8000476:	230f      	movs	r3, #15
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b00      	cmp	r3, #0
 800047e:	d0e4      	beq.n	800044a <HAL_UART_TxCpltCallback+0x12>
        }
    }
}
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	46c0      	nop			; (mov r8, r8)
 8000484:	46bd      	mov	sp, r7
 8000486:	b004      	add	sp, #16
 8000488:	bd80      	pop	{r7, pc}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	20000000 	.word	0x20000000
 8000490:	20000154 	.word	0x20000154

08000494 <uartGetData>:
 * @param data 
 * @param length 
 * @return uint32_t 
 */
uint32_t uartGetData(uartChannel_t channel, uint8_t data[], uint16_t length)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0
 800049a:	6039      	str	r1, [r7, #0]
 800049c:	0011      	movs	r1, r2
 800049e:	1dfb      	adds	r3, r7, #7
 80004a0:	1c02      	adds	r2, r0, #0
 80004a2:	701a      	strb	r2, [r3, #0]
 80004a4:	1d3b      	adds	r3, r7, #4
 80004a6:	1c0a      	adds	r2, r1, #0
 80004a8:	801a      	strh	r2, [r3, #0]
    uint32_t ret = 0;
 80004aa:	2300      	movs	r3, #0
 80004ac:	60fb      	str	r3, [r7, #12]

    if (BSP_UART_RX_COMPLETED == uart_rx_status[channel]) 
 80004ae:	1dfb      	adds	r3, r7, #7
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	4a0d      	ldr	r2, [pc, #52]	; (80004e8 <uartGetData+0x54>)
 80004b4:	5cd3      	ldrb	r3, [r2, r3]
 80004b6:	b2db      	uxtb	r3, r3
 80004b8:	2b04      	cmp	r3, #4
 80004ba:	d10d      	bne.n	80004d8 <uartGetData+0x44>
	{
		ret = kfifo_out(&uart_rx_fifo[channel], data, length);
 80004bc:	1dfb      	adds	r3, r7, #7
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	011a      	lsls	r2, r3, #4
 80004c2:	4b0a      	ldr	r3, [pc, #40]	; (80004ec <uartGetData+0x58>)
 80004c4:	18d0      	adds	r0, r2, r3
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	881a      	ldrh	r2, [r3, #0]
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	0019      	movs	r1, r3
 80004ce:	f003 fc67 	bl	8003da0 <kfifo_out>
 80004d2:	0003      	movs	r3, r0
 80004d4:	60fb      	str	r3, [r7, #12]
 80004d6:	e001      	b.n	80004dc <uartGetData+0x48>
	}    
	else
	{
		ret = 0;
 80004d8:	2300      	movs	r3, #0
 80004da:	60fb      	str	r3, [r7, #12]
	}

    return ret;
 80004dc:	68fb      	ldr	r3, [r7, #12]
}
 80004de:	0018      	movs	r0, r3
 80004e0:	46bd      	mov	sp, r7
 80004e2:	b004      	add	sp, #16
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	20000158 	.word	0x20000158
 80004ec:	2000013c 	.word	0x2000013c

080004f0 <uartResetData>:
 * @brief Reset uart fifo data
 * @param channel 
 * @retval None
 */
void uartResetData(uartChannel_t channel)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	0002      	movs	r2, r0
 80004f8:	1dfb      	adds	r3, r7, #7
 80004fa:	701a      	strb	r2, [r3, #0]
    kfifo_reset(&uart_rx_fifo[channel]);
 80004fc:	1dfb      	adds	r3, r7, #7
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	011a      	lsls	r2, r3, #4
 8000502:	4b0a      	ldr	r3, [pc, #40]	; (800052c <uartResetData+0x3c>)
 8000504:	18d3      	adds	r3, r2, r3
 8000506:	0018      	movs	r0, r3
 8000508:	f7ff feb8 	bl	800027c <kfifo_reset>
    uart_rx_size[channel] = 0;
 800050c:	1dfb      	adds	r3, r7, #7
 800050e:	781a      	ldrb	r2, [r3, #0]
 8000510:	4b07      	ldr	r3, [pc, #28]	; (8000530 <uartResetData+0x40>)
 8000512:	0052      	lsls	r2, r2, #1
 8000514:	2100      	movs	r1, #0
 8000516:	52d1      	strh	r1, [r2, r3]
    uart_rx_status[channel] = BSP_UART_IDLE;
 8000518:	1dfb      	adds	r3, r7, #7
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4a05      	ldr	r2, [pc, #20]	; (8000534 <uartResetData+0x44>)
 800051e:	2100      	movs	r1, #0
 8000520:	54d1      	strb	r1, [r2, r3]
}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	46bd      	mov	sp, r7
 8000526:	b002      	add	sp, #8
 8000528:	bd80      	pop	{r7, pc}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	2000013c 	.word	0x2000013c
 8000530:	20000150 	.word	0x20000150
 8000534:	20000158 	.word	0x20000158

08000538 <HAL_UART_RxCpltCallback>:
 * @brief Uart rx callback
 * 
 * @param huart 
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000538:	b590      	push	{r4, r7, lr}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8000540:	230f      	movs	r3, #15
 8000542:	18fb      	adds	r3, r7, r3
 8000544:	2200      	movs	r2, #0
 8000546:	701a      	strb	r2, [r3, #0]
 8000548:	e059      	b.n	80005fe <HAL_UART_RxCpltCallback+0xc6>
    {
        if (uartPara[i].uart_instance == huart->Instance) 
 800054a:	240f      	movs	r4, #15
 800054c:	193b      	adds	r3, r7, r4
 800054e:	781a      	ldrb	r2, [r3, #0]
 8000550:	4b2f      	ldr	r3, [pc, #188]	; (8000610 <HAL_UART_RxCpltCallback+0xd8>)
 8000552:	0112      	lsls	r2, r2, #4
 8000554:	58d2      	ldr	r2, [r2, r3]
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	429a      	cmp	r2, r3
 800055c:	d149      	bne.n	80005f2 <HAL_UART_RxCpltCallback+0xba>
		{
            uart_rx_status[i] = BSP_UART_RX_START; 
 800055e:	193b      	adds	r3, r7, r4
 8000560:	781b      	ldrb	r3, [r3, #0]
 8000562:	4a2c      	ldr	r2, [pc, #176]	; (8000614 <HAL_UART_RxCpltCallback+0xdc>)
 8000564:	2103      	movs	r1, #3
 8000566:	54d1      	strb	r1, [r2, r3]
            uartPara[i].tim_instance->SR = 0; 
 8000568:	193b      	adds	r3, r7, r4
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	4a28      	ldr	r2, [pc, #160]	; (8000610 <HAL_UART_RxCpltCallback+0xd8>)
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	18d3      	adds	r3, r2, r3
 8000572:	3308      	adds	r3, #8
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
            uartPara[i].tim_instance->CNT = 1;
 800057a:	193b      	adds	r3, r7, r4
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	4a24      	ldr	r2, [pc, #144]	; (8000610 <HAL_UART_RxCpltCallback+0xd8>)
 8000580:	011b      	lsls	r3, r3, #4
 8000582:	18d3      	adds	r3, r2, r3
 8000584:	3308      	adds	r3, #8
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	2201      	movs	r2, #1
 800058a:	625a      	str	r2, [r3, #36]	; 0x24
            HAL_TIM_Base_Start_IT(uartPara[i].tim_handle_addr); 
 800058c:	193b      	adds	r3, r7, r4
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	4a1f      	ldr	r2, [pc, #124]	; (8000610 <HAL_UART_RxCpltCallback+0xd8>)
 8000592:	011b      	lsls	r3, r3, #4
 8000594:	18d3      	adds	r3, r2, r3
 8000596:	330c      	adds	r3, #12
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	0018      	movs	r0, r3
 800059c:	f001 fe4c 	bl	8002238 <HAL_TIM_Base_Start_IT>
            kfifo_in(&uart_rx_fifo[i], &uart_rx_byte[i], sizeof(uart_rx_byte[i]));
 80005a0:	193b      	adds	r3, r7, r4
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	011a      	lsls	r2, r3, #4
 80005a6:	4b1c      	ldr	r3, [pc, #112]	; (8000618 <HAL_UART_RxCpltCallback+0xe0>)
 80005a8:	18d0      	adds	r0, r2, r3
 80005aa:	193b      	adds	r3, r7, r4
 80005ac:	781a      	ldrb	r2, [r3, #0]
 80005ae:	4b1b      	ldr	r3, [pc, #108]	; (800061c <HAL_UART_RxCpltCallback+0xe4>)
 80005b0:	18d3      	adds	r3, r2, r3
 80005b2:	2201      	movs	r2, #1
 80005b4:	0019      	movs	r1, r3
 80005b6:	f003 fbcc 	bl	8003d52 <kfifo_in>
            uart_rx_counter[i]++;
 80005ba:	0020      	movs	r0, r4
 80005bc:	193b      	adds	r3, r7, r4
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	4a17      	ldr	r2, [pc, #92]	; (8000620 <HAL_UART_RxCpltCallback+0xe8>)
 80005c2:	0059      	lsls	r1, r3, #1
 80005c4:	5a8a      	ldrh	r2, [r1, r2]
 80005c6:	3201      	adds	r2, #1
 80005c8:	b291      	uxth	r1, r2
 80005ca:	4a15      	ldr	r2, [pc, #84]	; (8000620 <HAL_UART_RxCpltCallback+0xe8>)
 80005cc:	005b      	lsls	r3, r3, #1
 80005ce:	5299      	strh	r1, [r3, r2]
            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
 80005d0:	0001      	movs	r1, r0
 80005d2:	187b      	adds	r3, r7, r1
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	4a0e      	ldr	r2, [pc, #56]	; (8000610 <HAL_UART_RxCpltCallback+0xd8>)
 80005d8:	011b      	lsls	r3, r3, #4
 80005da:	18d3      	adds	r3, r2, r3
 80005dc:	3304      	adds	r3, #4
 80005de:	6818      	ldr	r0, [r3, #0]
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	781a      	ldrb	r2, [r3, #0]
 80005e4:	4b0d      	ldr	r3, [pc, #52]	; (800061c <HAL_UART_RxCpltCallback+0xe4>)
 80005e6:	18d3      	adds	r3, r2, r3
 80005e8:	2201      	movs	r2, #1
 80005ea:	0019      	movs	r1, r3
 80005ec:	f7ff fe74 	bl	80002d8 <UART_Receive_IT>
            return;
 80005f0:	e00a      	b.n	8000608 <HAL_UART_RxCpltCallback+0xd0>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 80005f2:	210f      	movs	r1, #15
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	781a      	ldrb	r2, [r3, #0]
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	3201      	adds	r2, #1
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	230f      	movs	r3, #15
 8000600:	18fb      	adds	r3, r7, r3
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d0a0      	beq.n	800054a <HAL_UART_RxCpltCallback+0x12>
        }
    }
}
 8000608:	46bd      	mov	sp, r7
 800060a:	b005      	add	sp, #20
 800060c:	bd90      	pop	{r4, r7, pc}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	20000000 	.word	0x20000000
 8000614:	20000158 	.word	0x20000158
 8000618:	2000013c 	.word	0x2000013c
 800061c:	20000038 	.word	0x20000038
 8000620:	2000014c 	.word	0x2000014c

08000624 <uartTimerIrqHandler>:
/**
 * @brief Uart rx timeout callback
 * @param htim 
 */
void uartTimerIrqHandler(TIM_HandleTypeDef *htim)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b085      	sub	sp, #20
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 800062c:	230f      	movs	r3, #15
 800062e:	18fb      	adds	r3, r7, r3
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
 8000634:	e05d      	b.n	80006f2 <uartTimerIrqHandler+0xce>
    {
        if (uartPara[i].tim_instance == htim->Instance)
 8000636:	210f      	movs	r1, #15
 8000638:	187b      	adds	r3, r7, r1
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	4a32      	ldr	r2, [pc, #200]	; (8000708 <uartTimerIrqHandler+0xe4>)
 800063e:	011b      	lsls	r3, r3, #4
 8000640:	18d3      	adds	r3, r2, r3
 8000642:	3308      	adds	r3, #8
 8000644:	681a      	ldr	r2, [r3, #0]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	429a      	cmp	r2, r3
 800064c:	d14b      	bne.n	80006e6 <uartTimerIrqHandler+0xc2>
		{
            HAL_TIM_Base_Stop_IT(uartPara[i].tim_handle_addr); 
 800064e:	000c      	movs	r4, r1
 8000650:	187b      	adds	r3, r7, r1
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4a2c      	ldr	r2, [pc, #176]	; (8000708 <uartTimerIrqHandler+0xe4>)
 8000656:	011b      	lsls	r3, r3, #4
 8000658:	18d3      	adds	r3, r2, r3
 800065a:	330c      	adds	r3, #12
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	0018      	movs	r0, r3
 8000660:	f001 fe36 	bl	80022d0 <HAL_TIM_Base_Stop_IT>
            uart_rx_status[i] = BSP_UART_RX_COMPLETED;
 8000664:	0020      	movs	r0, r4
 8000666:	183b      	adds	r3, r7, r0
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	4a28      	ldr	r2, [pc, #160]	; (800070c <uartTimerIrqHandler+0xe8>)
 800066c:	2104      	movs	r1, #4
 800066e:	54d1      	strb	r1, [r2, r3]
            uart_rx_size[i] += uart_rx_counter[i];
 8000670:	183b      	adds	r3, r7, r0
 8000672:	781a      	ldrb	r2, [r3, #0]
 8000674:	4b26      	ldr	r3, [pc, #152]	; (8000710 <uartTimerIrqHandler+0xec>)
 8000676:	0052      	lsls	r2, r2, #1
 8000678:	5ad1      	ldrh	r1, [r2, r3]
 800067a:	183b      	adds	r3, r7, r0
 800067c:	781a      	ldrb	r2, [r3, #0]
 800067e:	4b25      	ldr	r3, [pc, #148]	; (8000714 <uartTimerIrqHandler+0xf0>)
 8000680:	0052      	lsls	r2, r2, #1
 8000682:	5ad3      	ldrh	r3, [r2, r3]
 8000684:	183a      	adds	r2, r7, r0
 8000686:	7812      	ldrb	r2, [r2, #0]
 8000688:	18cb      	adds	r3, r1, r3
 800068a:	b299      	uxth	r1, r3
 800068c:	4b20      	ldr	r3, [pc, #128]	; (8000710 <uartTimerIrqHandler+0xec>)
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	52d1      	strh	r1, [r2, r3]
            /* uart fifo overflow, discard one package */
            if (uart_rx_size[i] > UART_BUFFER_SIZE)
 8000692:	183b      	adds	r3, r7, r0
 8000694:	781a      	ldrb	r2, [r3, #0]
 8000696:	4b1e      	ldr	r3, [pc, #120]	; (8000710 <uartTimerIrqHandler+0xec>)
 8000698:	0052      	lsls	r2, r2, #1
 800069a:	5ad2      	ldrh	r2, [r2, r3]
 800069c:	2380      	movs	r3, #128	; 0x80
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d918      	bls.n	80006d6 <uartTimerIrqHandler+0xb2>
            {
            	uart_rx_size[i] = uart_rx_counter[i];
 80006a4:	183b      	adds	r3, r7, r0
 80006a6:	7819      	ldrb	r1, [r3, #0]
 80006a8:	183b      	adds	r3, r7, r0
 80006aa:	781a      	ldrb	r2, [r3, #0]
 80006ac:	4b19      	ldr	r3, [pc, #100]	; (8000714 <uartTimerIrqHandler+0xf0>)
 80006ae:	0049      	lsls	r1, r1, #1
 80006b0:	5ac9      	ldrh	r1, [r1, r3]
 80006b2:	4b17      	ldr	r3, [pc, #92]	; (8000710 <uartTimerIrqHandler+0xec>)
 80006b4:	0052      	lsls	r2, r2, #1
 80006b6:	52d1      	strh	r1, [r2, r3]
            	kfifo_reset(&uart_rx_fifo[i]);
 80006b8:	0004      	movs	r4, r0
 80006ba:	183b      	adds	r3, r7, r0
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	011a      	lsls	r2, r3, #4
 80006c0:	4b15      	ldr	r3, [pc, #84]	; (8000718 <uartTimerIrqHandler+0xf4>)
 80006c2:	18d3      	adds	r3, r2, r3
 80006c4:	0018      	movs	r0, r3
 80006c6:	f7ff fdd9 	bl	800027c <kfifo_reset>
            	uart_rx_size[i] = 0;
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	781a      	ldrb	r2, [r3, #0]
 80006ce:	4b10      	ldr	r3, [pc, #64]	; (8000710 <uartTimerIrqHandler+0xec>)
 80006d0:	0052      	lsls	r2, r2, #1
 80006d2:	2100      	movs	r1, #0
 80006d4:	52d1      	strh	r1, [r2, r3]
            }
            uart_rx_counter[i] = 0;
 80006d6:	230f      	movs	r3, #15
 80006d8:	18fb      	adds	r3, r7, r3
 80006da:	781a      	ldrb	r2, [r3, #0]
 80006dc:	4b0d      	ldr	r3, [pc, #52]	; (8000714 <uartTimerIrqHandler+0xf0>)
 80006de:	0052      	lsls	r2, r2, #1
 80006e0:	2100      	movs	r1, #0
 80006e2:	52d1      	strh	r1, [r2, r3]
//            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
            break;
 80006e4:	e00b      	b.n	80006fe <uartTimerIrqHandler+0xda>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 80006e6:	210f      	movs	r1, #15
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	781a      	ldrb	r2, [r3, #0]
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	3201      	adds	r2, #1
 80006f0:	701a      	strb	r2, [r3, #0]
 80006f2:	230f      	movs	r3, #15
 80006f4:	18fb      	adds	r3, r7, r3
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d09c      	beq.n	8000636 <uartTimerIrqHandler+0x12>
        }
    }
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b005      	add	sp, #20
 8000704:	bd90      	pop	{r4, r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	20000000 	.word	0x20000000
 800070c:	20000158 	.word	0x20000158
 8000710:	20000150 	.word	0x20000150
 8000714:	2000014c 	.word	0x2000014c
 8000718:	2000013c 	.word	0x2000013c

0800071c <HAL_UART_ErrorCallback>:
/**
 * @brief uart error callback
 * @param huart 
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
     for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8000724:	230f      	movs	r3, #15
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]
 800072c:	e014      	b.n	8000758 <HAL_UART_ErrorCallback+0x3c>
    {
        if (uartPara[i].uart_instance == huart->Instance)
 800072e:	210f      	movs	r1, #15
 8000730:	187b      	adds	r3, r7, r1
 8000732:	781a      	ldrb	r2, [r3, #0]
 8000734:	4b0d      	ldr	r3, [pc, #52]	; (800076c <HAL_UART_ErrorCallback+0x50>)
 8000736:	0112      	lsls	r2, r2, #4
 8000738:	58d2      	ldr	r2, [r2, r3]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	429a      	cmp	r2, r3
 8000740:	d104      	bne.n	800074c <HAL_UART_ErrorCallback+0x30>
        {
            uartRecovery(i);
 8000742:	187b      	adds	r3, r7, r1
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	0018      	movs	r0, r3
 8000748:	f7ff fe2a 	bl	80003a0 <uartRecovery>
     for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 800074c:	210f      	movs	r1, #15
 800074e:	187b      	adds	r3, r7, r1
 8000750:	781a      	ldrb	r2, [r3, #0]
 8000752:	187b      	adds	r3, r7, r1
 8000754:	3201      	adds	r2, #1
 8000756:	701a      	strb	r2, [r3, #0]
 8000758:	230f      	movs	r3, #15
 800075a:	18fb      	adds	r3, r7, r3
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d0e5      	beq.n	800072e <HAL_UART_ErrorCallback+0x12>
        }
    }
}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46c0      	nop			; (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	b004      	add	sp, #16
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000000 	.word	0x20000000

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b0c2      	sub	sp, #264	; 0x108
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint8_t buffer[256] = { 0 };
 8000776:	4b23      	ldr	r3, [pc, #140]	; (8000804 <main+0x94>)
 8000778:	2284      	movs	r2, #132	; 0x84
 800077a:	0052      	lsls	r2, r2, #1
 800077c:	189b      	adds	r3, r3, r2
 800077e:	19db      	adds	r3, r3, r7
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	3304      	adds	r3, #4
 8000786:	22fc      	movs	r2, #252	; 0xfc
 8000788:	2100      	movs	r1, #0
 800078a:	0018      	movs	r0, r3
 800078c:	f003 fb5d 	bl	8003e4a <memset>
  uint32_t bufferSize = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	1d7a      	adds	r2, r7, #5
 8000794:	32ff      	adds	r2, #255	; 0xff
 8000796:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000798:	f000 fb80 	bl	8000e9c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800079c:	f000 f834 	bl	8000808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007a0:	f000 f91a 	bl	80009d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80007a4:	f000 f8b8 	bl	8000918 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80007a8:	f000 f8e6 	bl	8000978 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 80007ac:	f000 f88c 	bl	80008c8 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  uartInit(BSP_TTL_CHANNEL1);
 80007b0:	2000      	movs	r0, #0
 80007b2:	f7ff fdb9 	bl	8000328 <uartInit>

    /* USER CODE BEGIN 3 */
#if BSP_TEST_ENABLE
	  bspTest();
#endif
	bufferSize = uartGetData(BSP_TTL_CHANNEL1, buffer, 256);
 80007b6:	2380      	movs	r3, #128	; 0x80
 80007b8:	005a      	lsls	r2, r3, #1
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	0019      	movs	r1, r3
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff fe68 	bl	8000494 <uartGetData>
 80007c4:	0003      	movs	r3, r0
 80007c6:	1d7a      	adds	r2, r7, #5
 80007c8:	32ff      	adds	r2, #255	; 0xff
 80007ca:	6013      	str	r3, [r2, #0]
	if (bufferSize)
 80007cc:	1d7b      	adds	r3, r7, #5
 80007ce:	33ff      	adds	r3, #255	; 0xff
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d0ef      	beq.n	80007b6 <main+0x46>
	{
		/* send the buffer data to uart1 */
		uartSendData(BSP_TTL_CHANNEL1, buffer, bufferSize);
 80007d6:	1d7b      	adds	r3, r7, #5
 80007d8:	33ff      	adds	r3, #255	; 0xff
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	b29a      	uxth	r2, r3
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	0019      	movs	r1, r3
 80007e2:	2000      	movs	r0, #0
 80007e4:	f7ff fdf8 	bl	80003d8 <uartSendData>
		HAL_Delay_nMs(1000);
 80007e8:	23fa      	movs	r3, #250	; 0xfa
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	0018      	movs	r0, r3
 80007ee:	f7ff fd17 	bl	8000220 <HAL_Delay_nMs>

		/* reset the value */
		bufferSize = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	1d7a      	adds	r2, r7, #5
 80007f6:	32ff      	adds	r2, #255	; 0xff
 80007f8:	6013      	str	r3, [r2, #0]
		uartResetData(BSP_TTL_CHANNEL1);
 80007fa:	2000      	movs	r0, #0
 80007fc:	f7ff fe78 	bl	80004f0 <uartResetData>
	bufferSize = uartGetData(BSP_TTL_CHANNEL1, buffer, 256);
 8000800:	e7d9      	b.n	80007b6 <main+0x46>
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	fffffefc 	.word	0xfffffefc

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b095      	sub	sp, #84	; 0x54
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	2420      	movs	r4, #32
 8000810:	193b      	adds	r3, r7, r4
 8000812:	0018      	movs	r0, r3
 8000814:	2330      	movs	r3, #48	; 0x30
 8000816:	001a      	movs	r2, r3
 8000818:	2100      	movs	r1, #0
 800081a:	f003 fb16 	bl	8003e4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081e:	2310      	movs	r3, #16
 8000820:	18fb      	adds	r3, r7, r3
 8000822:	0018      	movs	r0, r3
 8000824:	2310      	movs	r3, #16
 8000826:	001a      	movs	r2, r3
 8000828:	2100      	movs	r1, #0
 800082a:	f003 fb0e 	bl	8003e4a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800082e:	003b      	movs	r3, r7
 8000830:	0018      	movs	r0, r3
 8000832:	2310      	movs	r3, #16
 8000834:	001a      	movs	r2, r3
 8000836:	2100      	movs	r1, #0
 8000838:	f003 fb07 	bl	8003e4a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800083c:	0021      	movs	r1, r4
 800083e:	187b      	adds	r3, r7, r1
 8000840:	2201      	movs	r2, #1
 8000842:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000844:	187b      	adds	r3, r7, r1
 8000846:	2201      	movs	r2, #1
 8000848:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800084a:	187b      	adds	r3, r7, r1
 800084c:	2202      	movs	r2, #2
 800084e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000850:	187b      	adds	r3, r7, r1
 8000852:	2280      	movs	r2, #128	; 0x80
 8000854:	0252      	lsls	r2, r2, #9
 8000856:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2280      	movs	r2, #128	; 0x80
 800085c:	02d2      	lsls	r2, r2, #11
 800085e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000860:	187b      	adds	r3, r7, r1
 8000862:	2200      	movs	r2, #0
 8000864:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	187b      	adds	r3, r7, r1
 8000868:	0018      	movs	r0, r3
 800086a:	f000 ff67 	bl	800173c <HAL_RCC_OscConfig>
 800086e:	1e03      	subs	r3, r0, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000872:	f000 f997 	bl	8000ba4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000876:	2110      	movs	r1, #16
 8000878:	187b      	adds	r3, r7, r1
 800087a:	2207      	movs	r2, #7
 800087c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2202      	movs	r2, #2
 8000882:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2200      	movs	r2, #0
 800088e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2101      	movs	r1, #1
 8000894:	0018      	movs	r0, r3
 8000896:	f001 fa6b 	bl	8001d70 <HAL_RCC_ClockConfig>
 800089a:	1e03      	subs	r3, r0, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800089e:	f000 f981 	bl	8000ba4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008a2:	003b      	movs	r3, r7
 80008a4:	2201      	movs	r2, #1
 80008a6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80008a8:	003b      	movs	r3, r7
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008ae:	003b      	movs	r3, r7
 80008b0:	0018      	movs	r0, r3
 80008b2:	f001 fba3 	bl	8001ffc <HAL_RCCEx_PeriphCLKConfig>
 80008b6:	1e03      	subs	r3, r0, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80008ba:	f000 f973 	bl	8000ba4 <Error_Handler>
  }
}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	46bd      	mov	sp, r7
 80008c2:	b015      	add	sp, #84	; 0x54
 80008c4:	bd90      	pop	{r4, r7, pc}
	...

080008c8 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	; (800090c <MX_TIM17_Init+0x44>)
 80008ce:	4a10      	ldr	r2, [pc, #64]	; (8000910 <MX_TIM17_Init+0x48>)
 80008d0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 4800-1;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	; (800090c <MX_TIM17_Init+0x44>)
 80008d4:	4a0f      	ldr	r2, [pc, #60]	; (8000914 <MX_TIM17_Init+0x4c>)
 80008d6:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <MX_TIM17_Init+0x44>)
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 36-1;
 80008de:	4b0b      	ldr	r3, [pc, #44]	; (800090c <MX_TIM17_Init+0x44>)
 80008e0:	2223      	movs	r2, #35	; 0x23
 80008e2:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e4:	4b09      	ldr	r3, [pc, #36]	; (800090c <MX_TIM17_Init+0x44>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80008ea:	4b08      	ldr	r3, [pc, #32]	; (800090c <MX_TIM17_Init+0x44>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <MX_TIM17_Init+0x44>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80008f6:	4b05      	ldr	r3, [pc, #20]	; (800090c <MX_TIM17_Init+0x44>)
 80008f8:	0018      	movs	r0, r3
 80008fa:	f001 fc4d 	bl	8002198 <HAL_TIM_Base_Init>
 80008fe:	1e03      	subs	r3, r0, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8000902:	f000 f94f 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	2000015c 	.word	0x2000015c
 8000910:	40014800 	.word	0x40014800
 8000914:	000012bf 	.word	0x000012bf

08000918 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800091c:	4b14      	ldr	r3, [pc, #80]	; (8000970 <MX_USART1_UART_Init+0x58>)
 800091e:	4a15      	ldr	r2, [pc, #84]	; (8000974 <MX_USART1_UART_Init+0x5c>)
 8000920:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000922:	4b13      	ldr	r3, [pc, #76]	; (8000970 <MX_USART1_UART_Init+0x58>)
 8000924:	22e1      	movs	r2, #225	; 0xe1
 8000926:	0252      	lsls	r2, r2, #9
 8000928:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <MX_USART1_UART_Init+0x58>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000930:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <MX_USART1_UART_Init+0x58>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <MX_USART1_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800093c:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <MX_USART1_UART_Init+0x58>)
 800093e:	220c      	movs	r2, #12
 8000940:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000942:	4b0b      	ldr	r3, [pc, #44]	; (8000970 <MX_USART1_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <MX_USART1_UART_Init+0x58>)
 800094a:	2200      	movs	r2, #0
 800094c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800094e:	4b08      	ldr	r3, [pc, #32]	; (8000970 <MX_USART1_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <MX_USART1_UART_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800095a:	4b05      	ldr	r3, [pc, #20]	; (8000970 <MX_USART1_UART_Init+0x58>)
 800095c:	0018      	movs	r0, r3
 800095e:	f001 fea1 	bl	80026a4 <HAL_UART_Init>
 8000962:	1e03      	subs	r3, r0, #0
 8000964:	d001      	beq.n	800096a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000966:	f000 f91d 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800096a:	46c0      	nop			; (mov r8, r8)
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200001a4 	.word	0x200001a4
 8000974:	40013800 	.word	0x40013800

08000978 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 800097e:	4a15      	ldr	r2, [pc, #84]	; (80009d4 <MX_USART2_UART_Init+0x5c>)
 8000980:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000982:	4b13      	ldr	r3, [pc, #76]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 8000984:	22e1      	movs	r2, #225	; 0xe1
 8000986:	0252      	lsls	r2, r2, #9
 8000988:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 8000992:	2200      	movs	r2, #0
 8000994:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000996:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 8000998:	2200      	movs	r2, #0
 800099a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800099c:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 800099e:	220c      	movs	r2, #12
 80009a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009a2:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a8:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ae:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ba:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <MX_USART2_UART_Init+0x58>)
 80009bc:	0018      	movs	r0, r3
 80009be:	f001 fe71 	bl	80026a4 <HAL_UART_Init>
 80009c2:	1e03      	subs	r3, r0, #0
 80009c4:	d001      	beq.n	80009ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009c6:	f000 f8ed 	bl	8000ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	2000022c 	.word	0x2000022c
 80009d4:	40004400 	.word	0x40004400

080009d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009d8:	b590      	push	{r4, r7, lr}
 80009da:	b089      	sub	sp, #36	; 0x24
 80009dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009de:	240c      	movs	r4, #12
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	0018      	movs	r0, r3
 80009e4:	2314      	movs	r3, #20
 80009e6:	001a      	movs	r2, r3
 80009e8:	2100      	movs	r1, #0
 80009ea:	f003 fa2e 	bl	8003e4a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ee:	4b6a      	ldr	r3, [pc, #424]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 80009f0:	695a      	ldr	r2, [r3, #20]
 80009f2:	4b69      	ldr	r3, [pc, #420]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 80009f4:	2180      	movs	r1, #128	; 0x80
 80009f6:	03c9      	lsls	r1, r1, #15
 80009f8:	430a      	orrs	r2, r1
 80009fa:	615a      	str	r2, [r3, #20]
 80009fc:	4b66      	ldr	r3, [pc, #408]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 80009fe:	695a      	ldr	r2, [r3, #20]
 8000a00:	2380      	movs	r3, #128	; 0x80
 8000a02:	03db      	lsls	r3, r3, #15
 8000a04:	4013      	ands	r3, r2
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	4b63      	ldr	r3, [pc, #396]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 8000a0c:	695a      	ldr	r2, [r3, #20]
 8000a0e:	4b62      	ldr	r3, [pc, #392]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 8000a10:	2180      	movs	r1, #128	; 0x80
 8000a12:	0289      	lsls	r1, r1, #10
 8000a14:	430a      	orrs	r2, r1
 8000a16:	615a      	str	r2, [r3, #20]
 8000a18:	4b5f      	ldr	r3, [pc, #380]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 8000a1a:	695a      	ldr	r2, [r3, #20]
 8000a1c:	2380      	movs	r3, #128	; 0x80
 8000a1e:	029b      	lsls	r3, r3, #10
 8000a20:	4013      	ands	r3, r2
 8000a22:	607b      	str	r3, [r7, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a26:	4b5c      	ldr	r3, [pc, #368]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 8000a28:	695a      	ldr	r2, [r3, #20]
 8000a2a:	4b5b      	ldr	r3, [pc, #364]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 8000a2c:	2180      	movs	r1, #128	; 0x80
 8000a2e:	02c9      	lsls	r1, r1, #11
 8000a30:	430a      	orrs	r2, r1
 8000a32:	615a      	str	r2, [r3, #20]
 8000a34:	4b58      	ldr	r3, [pc, #352]	; (8000b98 <MX_GPIO_Init+0x1c0>)
 8000a36:	695a      	ldr	r2, [r3, #20]
 8000a38:	2380      	movs	r3, #128	; 0x80
 8000a3a:	02db      	lsls	r3, r3, #11
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	603b      	str	r3, [r7, #0]
 8000a40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_RS485_EN_Pin|GPIO_RF_SCK_Pin, GPIO_PIN_RESET);
 8000a42:	2381      	movs	r3, #129	; 0x81
 8000a44:	0119      	lsls	r1, r3, #4
 8000a46:	2390      	movs	r3, #144	; 0x90
 8000a48:	05db      	lsls	r3, r3, #23
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f000 fe57 	bl	8001700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin|GPIO_LED1_Pin|GPIO_LED2_Pin, GPIO_PIN_RESET);
 8000a52:	4952      	ldr	r1, [pc, #328]	; (8000b9c <MX_GPIO_Init+0x1c4>)
 8000a54:	4b52      	ldr	r3, [pc, #328]	; (8000ba0 <MX_GPIO_Init+0x1c8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f000 fe51 	bl	8001700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_RS485_EN_Pin */
  GPIO_InitStruct.Pin = GPIO_RS485_EN_Pin;
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	2210      	movs	r2, #16
 8000a62:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	2201      	movs	r2, #1
 8000a68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a70:	193b      	adds	r3, r7, r4
 8000a72:	2201      	movs	r2, #1
 8000a74:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RS485_EN_GPIO_Port, &GPIO_InitStruct);
 8000a76:	193a      	adds	r2, r7, r4
 8000a78:	2390      	movs	r3, #144	; 0x90
 8000a7a:	05db      	lsls	r3, r3, #23
 8000a7c:	0011      	movs	r1, r2
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f000 fbfe 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO1_Pin;
 8000a84:	0021      	movs	r1, r4
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	2280      	movs	r2, #128	; 0x80
 8000a8a:	0152      	lsls	r2, r2, #5
 8000a8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a8e:	000c      	movs	r4, r1
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	2200      	movs	r2, #0
 8000a94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a96:	193b      	adds	r3, r7, r4
 8000a98:	2201      	movs	r2, #1
 8000a9a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO1_GPIO_Port, &GPIO_InitStruct);
 8000a9c:	193b      	adds	r3, r7, r4
 8000a9e:	4a40      	ldr	r2, [pc, #256]	; (8000ba0 <MX_GPIO_Init+0x1c8>)
 8000aa0:	0019      	movs	r1, r3
 8000aa2:	0010      	movs	r0, r2
 8000aa4:	f000 fbec 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO2_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO2_Pin;
 8000aa8:	0021      	movs	r1, r4
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	2280      	movs	r2, #128	; 0x80
 8000aae:	0192      	lsls	r2, r2, #6
 8000ab0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2288      	movs	r2, #136	; 0x88
 8000ab6:	0352      	lsls	r2, r2, #13
 8000ab8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2201      	movs	r2, #1
 8000abe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO2_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	000c      	movs	r4, r1
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	4a36      	ldr	r2, [pc, #216]	; (8000ba0 <MX_GPIO_Init+0x1c8>)
 8000ac6:	0019      	movs	r1, r3
 8000ac8:	0010      	movs	r0, r2
 8000aca:	f000 fbd9 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_RF_FCSB_Pin GPIO_RF_CSB_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin;
 8000ace:	0021      	movs	r1, r4
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	22c0      	movs	r2, #192	; 0xc0
 8000ad4:	0212      	lsls	r2, r2, #8
 8000ad6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	000c      	movs	r4, r1
 8000ada:	193b      	adds	r3, r7, r4
 8000adc:	2201      	movs	r2, #1
 8000ade:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae0:	193b      	adds	r3, r7, r4
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	2203      	movs	r2, #3
 8000aea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aec:	193b      	adds	r3, r7, r4
 8000aee:	4a2c      	ldr	r2, [pc, #176]	; (8000ba0 <MX_GPIO_Init+0x1c8>)
 8000af0:	0019      	movs	r1, r3
 8000af2:	0010      	movs	r0, r2
 8000af4:	f000 fbc4 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SDIO_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	2280      	movs	r2, #128	; 0x80
 8000afc:	0052      	lsls	r2, r2, #1
 8000afe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b00:	193b      	adds	r3, r7, r4
 8000b02:	2200      	movs	r2, #0
 8000b04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	2200      	movs	r2, #0
 8000b0a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	193a      	adds	r2, r7, r4
 8000b0e:	2390      	movs	r3, #144	; 0x90
 8000b10:	05db      	lsls	r3, r3, #23
 8000b12:	0011      	movs	r1, r2
 8000b14:	0018      	movs	r0, r3
 8000b16:	f000 fbb3 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SCK_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SCK_Pin;
 8000b1a:	0021      	movs	r1, r4
 8000b1c:	187b      	adds	r3, r7, r1
 8000b1e:	2280      	movs	r2, #128	; 0x80
 8000b20:	0112      	lsls	r2, r2, #4
 8000b22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	000c      	movs	r4, r1
 8000b26:	193b      	adds	r3, r7, r4
 8000b28:	2201      	movs	r2, #1
 8000b2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2c:	193b      	adds	r3, r7, r4
 8000b2e:	2200      	movs	r2, #0
 8000b30:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b32:	193b      	adds	r3, r7, r4
 8000b34:	2203      	movs	r2, #3
 8000b36:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RF_SCK_GPIO_Port, &GPIO_InitStruct);
 8000b38:	193a      	adds	r2, r7, r4
 8000b3a:	2390      	movs	r3, #144	; 0x90
 8000b3c:	05db      	lsls	r3, r3, #23
 8000b3e:	0011      	movs	r1, r2
 8000b40:	0018      	movs	r0, r3
 8000b42:	f000 fb9d 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO3_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO3_Pin;
 8000b46:	193b      	adds	r3, r7, r4
 8000b48:	2280      	movs	r2, #128	; 0x80
 8000b4a:	0152      	lsls	r2, r2, #5
 8000b4c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b4e:	193b      	adds	r3, r7, r4
 8000b50:	2288      	movs	r2, #136	; 0x88
 8000b52:	0352      	lsls	r2, r2, #13
 8000b54:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b56:	193b      	adds	r3, r7, r4
 8000b58:	2201      	movs	r2, #1
 8000b5a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8000b5c:	193a      	adds	r2, r7, r4
 8000b5e:	2390      	movs	r3, #144	; 0x90
 8000b60:	05db      	lsls	r3, r3, #23
 8000b62:	0011      	movs	r1, r2
 8000b64:	0018      	movs	r0, r3
 8000b66:	f000 fb8b 	bl	8001280 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin GPIO_LED2_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|GPIO_LED2_Pin;
 8000b6a:	0021      	movs	r1, r4
 8000b6c:	187b      	adds	r3, r7, r1
 8000b6e:	2230      	movs	r2, #48	; 0x30
 8000b70:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b72:	187b      	adds	r3, r7, r1
 8000b74:	2201      	movs	r2, #1
 8000b76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000b7e:	187b      	adds	r3, r7, r1
 8000b80:	2201      	movs	r2, #1
 8000b82:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b84:	187b      	adds	r3, r7, r1
 8000b86:	4a06      	ldr	r2, [pc, #24]	; (8000ba0 <MX_GPIO_Init+0x1c8>)
 8000b88:	0019      	movs	r1, r3
 8000b8a:	0010      	movs	r0, r2
 8000b8c:	f000 fb78 	bl	8001280 <HAL_GPIO_Init>

}
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b009      	add	sp, #36	; 0x24
 8000b96:	bd90      	pop	{r4, r7, pc}
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	0000c030 	.word	0x0000c030
 8000ba0:	48000400 	.word	0x48000400

08000ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba8:	b672      	cpsid	i
}
 8000baa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bac:	e7fe      	b.n	8000bac <Error_Handler+0x8>
	...

08000bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb6:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bb8:	699a      	ldr	r2, [r3, #24]
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	619a      	str	r2, [r3, #24]
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bc4:	699b      	ldr	r3, [r3, #24]
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4013      	ands	r3, r2
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd0:	69da      	ldr	r2, [r3, #28]
 8000bd2:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	0549      	lsls	r1, r1, #21
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	61da      	str	r2, [r3, #28]
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <HAL_MspInit+0x44>)
 8000bde:	69da      	ldr	r2, [r3, #28]
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	055b      	lsls	r3, r3, #21
 8000be4:	4013      	ands	r3, r2
 8000be6:	603b      	str	r3, [r7, #0]
 8000be8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a0e      	ldr	r2, [pc, #56]	; (8000c40 <HAL_TIM_Base_MspInit+0x48>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d115      	bne.n	8000c36 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	; (8000c44 <HAL_TIM_Base_MspInit+0x4c>)
 8000c0c:	699a      	ldr	r2, [r3, #24]
 8000c0e:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <HAL_TIM_Base_MspInit+0x4c>)
 8000c10:	2180      	movs	r1, #128	; 0x80
 8000c12:	02c9      	lsls	r1, r1, #11
 8000c14:	430a      	orrs	r2, r1
 8000c16:	619a      	str	r2, [r3, #24]
 8000c18:	4b0a      	ldr	r3, [pc, #40]	; (8000c44 <HAL_TIM_Base_MspInit+0x4c>)
 8000c1a:	699a      	ldr	r2, [r3, #24]
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	02db      	lsls	r3, r3, #11
 8000c20:	4013      	ands	r3, r2
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2100      	movs	r1, #0
 8000c2a:	2016      	movs	r0, #22
 8000c2c:	f000 fa68 	bl	8001100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8000c30:	2016      	movs	r0, #22
 8000c32:	f000 fa7a 	bl	800112a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	b004      	add	sp, #16
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	40014800 	.word	0x40014800
 8000c44:	40021000 	.word	0x40021000

08000c48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c48:	b590      	push	{r4, r7, lr}
 8000c4a:	b08d      	sub	sp, #52	; 0x34
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	241c      	movs	r4, #28
 8000c52:	193b      	adds	r3, r7, r4
 8000c54:	0018      	movs	r0, r3
 8000c56:	2314      	movs	r3, #20
 8000c58:	001a      	movs	r2, r3
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	f003 f8f5 	bl	8003e4a <memset>
  if(huart->Instance==USART1)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a3d      	ldr	r2, [pc, #244]	; (8000d5c <HAL_UART_MspInit+0x114>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d13c      	bne.n	8000ce4 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c6a:	4b3d      	ldr	r3, [pc, #244]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000c6c:	699a      	ldr	r2, [r3, #24]
 8000c6e:	4b3c      	ldr	r3, [pc, #240]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000c70:	2180      	movs	r1, #128	; 0x80
 8000c72:	01c9      	lsls	r1, r1, #7
 8000c74:	430a      	orrs	r2, r1
 8000c76:	619a      	str	r2, [r3, #24]
 8000c78:	4b39      	ldr	r3, [pc, #228]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000c7a:	699a      	ldr	r2, [r3, #24]
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	01db      	lsls	r3, r3, #7
 8000c80:	4013      	ands	r3, r2
 8000c82:	61bb      	str	r3, [r7, #24]
 8000c84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c86:	4b36      	ldr	r3, [pc, #216]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000c88:	695a      	ldr	r2, [r3, #20]
 8000c8a:	4b35      	ldr	r3, [pc, #212]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000c8c:	2180      	movs	r1, #128	; 0x80
 8000c8e:	0289      	lsls	r1, r1, #10
 8000c90:	430a      	orrs	r2, r1
 8000c92:	615a      	str	r2, [r3, #20]
 8000c94:	4b32      	ldr	r3, [pc, #200]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000c96:	695a      	ldr	r2, [r3, #20]
 8000c98:	2380      	movs	r3, #128	; 0x80
 8000c9a:	029b      	lsls	r3, r3, #10
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ca2:	193b      	adds	r3, r7, r4
 8000ca4:	22c0      	movs	r2, #192	; 0xc0
 8000ca6:	00d2      	lsls	r2, r2, #3
 8000ca8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	0021      	movs	r1, r4
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	2202      	movs	r2, #2
 8000cb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	2203      	movs	r2, #3
 8000cbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000cbe:	187b      	adds	r3, r7, r1
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc4:	187a      	adds	r2, r7, r1
 8000cc6:	2390      	movs	r3, #144	; 0x90
 8000cc8:	05db      	lsls	r3, r3, #23
 8000cca:	0011      	movs	r1, r2
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f000 fad7 	bl	8001280 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	201b      	movs	r0, #27
 8000cd8:	f000 fa12 	bl	8001100 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cdc:	201b      	movs	r0, #27
 8000cde:	f000 fa24 	bl	800112a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ce2:	e037      	b.n	8000d54 <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a1e      	ldr	r2, [pc, #120]	; (8000d64 <HAL_UART_MspInit+0x11c>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d132      	bne.n	8000d54 <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cee:	4b1c      	ldr	r3, [pc, #112]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000cf0:	69da      	ldr	r2, [r3, #28]
 8000cf2:	4b1b      	ldr	r3, [pc, #108]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000cf4:	2180      	movs	r1, #128	; 0x80
 8000cf6:	0289      	lsls	r1, r1, #10
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	61da      	str	r2, [r3, #28]
 8000cfc:	4b18      	ldr	r3, [pc, #96]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000cfe:	69da      	ldr	r2, [r3, #28]
 8000d00:	2380      	movs	r3, #128	; 0x80
 8000d02:	029b      	lsls	r3, r3, #10
 8000d04:	4013      	ands	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
 8000d08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000d0c:	695a      	ldr	r2, [r3, #20]
 8000d0e:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000d10:	2180      	movs	r1, #128	; 0x80
 8000d12:	0289      	lsls	r1, r1, #10
 8000d14:	430a      	orrs	r2, r1
 8000d16:	615a      	str	r2, [r3, #20]
 8000d18:	4b11      	ldr	r3, [pc, #68]	; (8000d60 <HAL_UART_MspInit+0x118>)
 8000d1a:	695a      	ldr	r2, [r3, #20]
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	029b      	lsls	r3, r3, #10
 8000d20:	4013      	ands	r3, r2
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d26:	211c      	movs	r1, #28
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	220c      	movs	r2, #12
 8000d2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2202      	movs	r2, #2
 8000d32:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2201      	movs	r2, #1
 8000d44:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d46:	187a      	adds	r2, r7, r1
 8000d48:	2390      	movs	r3, #144	; 0x90
 8000d4a:	05db      	lsls	r3, r3, #23
 8000d4c:	0011      	movs	r1, r2
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f000 fa96 	bl	8001280 <HAL_GPIO_Init>
}
 8000d54:	46c0      	nop			; (mov r8, r8)
 8000d56:	46bd      	mov	sp, r7
 8000d58:	b00d      	add	sp, #52	; 0x34
 8000d5a:	bd90      	pop	{r4, r7, pc}
 8000d5c:	40013800 	.word	0x40013800
 8000d60:	40021000 	.word	0x40021000
 8000d64:	40004400 	.word	0x40004400

08000d68 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a14      	ldr	r2, [pc, #80]	; (8000dc8 <HAL_UART_MspDeInit+0x60>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d111      	bne.n	8000d9e <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000d7a:	4b14      	ldr	r3, [pc, #80]	; (8000dcc <HAL_UART_MspDeInit+0x64>)
 8000d7c:	699a      	ldr	r2, [r3, #24]
 8000d7e:	4b13      	ldr	r3, [pc, #76]	; (8000dcc <HAL_UART_MspDeInit+0x64>)
 8000d80:	4913      	ldr	r1, [pc, #76]	; (8000dd0 <HAL_UART_MspDeInit+0x68>)
 8000d82:	400a      	ands	r2, r1
 8000d84:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8000d86:	23c0      	movs	r3, #192	; 0xc0
 8000d88:	00da      	lsls	r2, r3, #3
 8000d8a:	2390      	movs	r3, #144	; 0x90
 8000d8c:	05db      	lsls	r3, r3, #23
 8000d8e:	0011      	movs	r1, r2
 8000d90:	0018      	movs	r0, r3
 8000d92:	f000 fbe5 	bl	8001560 <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000d96:	201b      	movs	r0, #27
 8000d98:	f000 f9d7 	bl	800114a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8000d9c:	e010      	b.n	8000dc0 <HAL_UART_MspDeInit+0x58>
  else if(huart->Instance==USART2)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a0c      	ldr	r2, [pc, #48]	; (8000dd4 <HAL_UART_MspDeInit+0x6c>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d10b      	bne.n	8000dc0 <HAL_UART_MspDeInit+0x58>
    __HAL_RCC_USART2_CLK_DISABLE();
 8000da8:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <HAL_UART_MspDeInit+0x64>)
 8000daa:	69da      	ldr	r2, [r3, #28]
 8000dac:	4b07      	ldr	r3, [pc, #28]	; (8000dcc <HAL_UART_MspDeInit+0x64>)
 8000dae:	490a      	ldr	r1, [pc, #40]	; (8000dd8 <HAL_UART_MspDeInit+0x70>)
 8000db0:	400a      	ands	r2, r1
 8000db2:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8000db4:	2390      	movs	r3, #144	; 0x90
 8000db6:	05db      	lsls	r3, r3, #23
 8000db8:	210c      	movs	r1, #12
 8000dba:	0018      	movs	r0, r3
 8000dbc:	f000 fbd0 	bl	8001560 <HAL_GPIO_DeInit>
}
 8000dc0:	46c0      	nop			; (mov r8, r8)
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	b002      	add	sp, #8
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40013800 	.word	0x40013800
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	ffffbfff 	.word	0xffffbfff
 8000dd4:	40004400 	.word	0x40004400
 8000dd8:	fffdffff 	.word	0xfffdffff

08000ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <NMI_Handler+0x4>

08000de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000de6:	e7fe      	b.n	8000de6 <HardFault_Handler+0x4>

08000de8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e00:	f000 f894 	bl	8000f2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000e10:	4b03      	ldr	r3, [pc, #12]	; (8000e20 <TIM17_IRQHandler+0x14>)
 8000e12:	0018      	movs	r0, r3
 8000e14:	f001 fa8a 	bl	800232c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	2000015c 	.word	0x2000015c

08000e24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e28:	4b03      	ldr	r3, [pc, #12]	; (8000e38 <USART1_IRQHandler+0x14>)
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f001 fdc4 	bl	80029b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e30:	46c0      	nop			; (mov r8, r8)
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	200001a4 	.word	0x200001a4

08000e3c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
	...

08000e48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e48:	480d      	ldr	r0, [pc, #52]	; (8000e80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e4a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e4c:	f7ff fff6 	bl	8000e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e50:	480c      	ldr	r0, [pc, #48]	; (8000e84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e52:	490d      	ldr	r1, [pc, #52]	; (8000e88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e54:	4a0d      	ldr	r2, [pc, #52]	; (8000e8c <LoopForever+0xe>)
  movs r3, #0
 8000e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e58:	e002      	b.n	8000e60 <LoopCopyDataInit>

08000e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e5e:	3304      	adds	r3, #4

08000e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e64:	d3f9      	bcc.n	8000e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e66:	4a0a      	ldr	r2, [pc, #40]	; (8000e90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e68:	4c0a      	ldr	r4, [pc, #40]	; (8000e94 <LoopForever+0x16>)
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e6c:	e001      	b.n	8000e72 <LoopFillZerobss>

08000e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e70:	3204      	adds	r2, #4

08000e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e74:	d3fb      	bcc.n	8000e6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e76:	f002 ffbb 	bl	8003df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e7a:	f7ff fc79 	bl	8000770 <main>

08000e7e <LoopForever>:

LoopForever:
    b LoopForever
 8000e7e:	e7fe      	b.n	8000e7e <LoopForever>
  ldr   r0, =_estack
 8000e80:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e88:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000e8c:	08003eb4 	.word	0x08003eb4
  ldr r2, =_sbss
 8000e90:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000e94:	200002b8 	.word	0x200002b8

08000e98 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC1_IRQHandler>
	...

08000e9c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ea0:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <HAL_Init+0x24>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <HAL_Init+0x24>)
 8000ea6:	2110      	movs	r1, #16
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000eac:	2000      	movs	r0, #0
 8000eae:	f000 f809 	bl	8000ec4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb2:	f7ff fe7d 	bl	8000bb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb6:	2300      	movs	r3, #0
}
 8000eb8:	0018      	movs	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	40022000 	.word	0x40022000

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b590      	push	{r4, r7, lr}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ecc:	4b14      	ldr	r3, [pc, #80]	; (8000f20 <HAL_InitTick+0x5c>)
 8000ece:	681c      	ldr	r4, [r3, #0]
 8000ed0:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <HAL_InitTick+0x60>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	0019      	movs	r1, r3
 8000ed6:	23fa      	movs	r3, #250	; 0xfa
 8000ed8:	0098      	lsls	r0, r3, #2
 8000eda:	f7ff f915 	bl	8000108 <__udivsi3>
 8000ede:	0003      	movs	r3, r0
 8000ee0:	0019      	movs	r1, r3
 8000ee2:	0020      	movs	r0, r4
 8000ee4:	f7ff f910 	bl	8000108 <__udivsi3>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	0018      	movs	r0, r3
 8000eec:	f000 f93d 	bl	800116a <HAL_SYSTICK_Config>
 8000ef0:	1e03      	subs	r3, r0, #0
 8000ef2:	d001      	beq.n	8000ef8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e00f      	b.n	8000f18 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2b03      	cmp	r3, #3
 8000efc:	d80b      	bhi.n	8000f16 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000efe:	6879      	ldr	r1, [r7, #4]
 8000f00:	2301      	movs	r3, #1
 8000f02:	425b      	negs	r3, r3
 8000f04:	2200      	movs	r2, #0
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 f8fa 	bl	8001100 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	; (8000f28 <HAL_InitTick+0x64>)
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
 8000f14:	e000      	b.n	8000f18 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
}
 8000f18:	0018      	movs	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	b003      	add	sp, #12
 8000f1e:	bd90      	pop	{r4, r7, pc}
 8000f20:	20000010 	.word	0x20000010
 8000f24:	20000018 	.word	0x20000018
 8000f28:	20000014 	.word	0x20000014

08000f2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f30:	4b05      	ldr	r3, [pc, #20]	; (8000f48 <HAL_IncTick+0x1c>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	001a      	movs	r2, r3
 8000f36:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <HAL_IncTick+0x20>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	18d2      	adds	r2, r2, r3
 8000f3c:	4b03      	ldr	r3, [pc, #12]	; (8000f4c <HAL_IncTick+0x20>)
 8000f3e:	601a      	str	r2, [r3, #0]
}
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	20000018 	.word	0x20000018
 8000f4c:	200002b4 	.word	0x200002b4

08000f50 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  return uwTick;
 8000f54:	4b02      	ldr	r3, [pc, #8]	; (8000f60 <HAL_GetTick+0x10>)
 8000f56:	681b      	ldr	r3, [r3, #0]
}
 8000f58:	0018      	movs	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	200002b4 	.word	0x200002b4

08000f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	0002      	movs	r2, r0
 8000f6c:	1dfb      	adds	r3, r7, #7
 8000f6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f70:	1dfb      	adds	r3, r7, #7
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	2b7f      	cmp	r3, #127	; 0x7f
 8000f76:	d809      	bhi.n	8000f8c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f78:	1dfb      	adds	r3, r7, #7
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	001a      	movs	r2, r3
 8000f7e:	231f      	movs	r3, #31
 8000f80:	401a      	ands	r2, r3
 8000f82:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <__NVIC_EnableIRQ+0x30>)
 8000f84:	2101      	movs	r1, #1
 8000f86:	4091      	lsls	r1, r2
 8000f88:	000a      	movs	r2, r1
 8000f8a:	601a      	str	r2, [r3, #0]
  }
}
 8000f8c:	46c0      	nop			; (mov r8, r8)
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	b002      	add	sp, #8
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	e000e100 	.word	0xe000e100

08000f98 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	0002      	movs	r2, r0
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b7f      	cmp	r3, #127	; 0x7f
 8000faa:	d810      	bhi.n	8000fce <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fac:	1dfb      	adds	r3, r7, #7
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	231f      	movs	r3, #31
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	4908      	ldr	r1, [pc, #32]	; (8000fd8 <__NVIC_DisableIRQ+0x40>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	409a      	lsls	r2, r3
 8000fbc:	0013      	movs	r3, r2
 8000fbe:	2280      	movs	r2, #128	; 0x80
 8000fc0:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000fc2:	f3bf 8f4f 	dsb	sy
}
 8000fc6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8000fc8:	f3bf 8f6f 	isb	sy
}
 8000fcc:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	b002      	add	sp, #8
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	e000e100 	.word	0xe000e100

08000fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fdc:	b590      	push	{r4, r7, lr}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	0002      	movs	r2, r0
 8000fe4:	6039      	str	r1, [r7, #0]
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	1dfb      	adds	r3, r7, #7
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b7f      	cmp	r3, #127	; 0x7f
 8000ff0:	d828      	bhi.n	8001044 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff2:	4a2f      	ldr	r2, [pc, #188]	; (80010b0 <__NVIC_SetPriority+0xd4>)
 8000ff4:	1dfb      	adds	r3, r7, #7
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b25b      	sxtb	r3, r3
 8000ffa:	089b      	lsrs	r3, r3, #2
 8000ffc:	33c0      	adds	r3, #192	; 0xc0
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	589b      	ldr	r3, [r3, r2]
 8001002:	1dfa      	adds	r2, r7, #7
 8001004:	7812      	ldrb	r2, [r2, #0]
 8001006:	0011      	movs	r1, r2
 8001008:	2203      	movs	r2, #3
 800100a:	400a      	ands	r2, r1
 800100c:	00d2      	lsls	r2, r2, #3
 800100e:	21ff      	movs	r1, #255	; 0xff
 8001010:	4091      	lsls	r1, r2
 8001012:	000a      	movs	r2, r1
 8001014:	43d2      	mvns	r2, r2
 8001016:	401a      	ands	r2, r3
 8001018:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	019b      	lsls	r3, r3, #6
 800101e:	22ff      	movs	r2, #255	; 0xff
 8001020:	401a      	ands	r2, r3
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	0018      	movs	r0, r3
 8001028:	2303      	movs	r3, #3
 800102a:	4003      	ands	r3, r0
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001030:	481f      	ldr	r0, [pc, #124]	; (80010b0 <__NVIC_SetPriority+0xd4>)
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	b25b      	sxtb	r3, r3
 8001038:	089b      	lsrs	r3, r3, #2
 800103a:	430a      	orrs	r2, r1
 800103c:	33c0      	adds	r3, #192	; 0xc0
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001042:	e031      	b.n	80010a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001044:	4a1b      	ldr	r2, [pc, #108]	; (80010b4 <__NVIC_SetPriority+0xd8>)
 8001046:	1dfb      	adds	r3, r7, #7
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	0019      	movs	r1, r3
 800104c:	230f      	movs	r3, #15
 800104e:	400b      	ands	r3, r1
 8001050:	3b08      	subs	r3, #8
 8001052:	089b      	lsrs	r3, r3, #2
 8001054:	3306      	adds	r3, #6
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	18d3      	adds	r3, r2, r3
 800105a:	3304      	adds	r3, #4
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	1dfa      	adds	r2, r7, #7
 8001060:	7812      	ldrb	r2, [r2, #0]
 8001062:	0011      	movs	r1, r2
 8001064:	2203      	movs	r2, #3
 8001066:	400a      	ands	r2, r1
 8001068:	00d2      	lsls	r2, r2, #3
 800106a:	21ff      	movs	r1, #255	; 0xff
 800106c:	4091      	lsls	r1, r2
 800106e:	000a      	movs	r2, r1
 8001070:	43d2      	mvns	r2, r2
 8001072:	401a      	ands	r2, r3
 8001074:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	019b      	lsls	r3, r3, #6
 800107a:	22ff      	movs	r2, #255	; 0xff
 800107c:	401a      	ands	r2, r3
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	0018      	movs	r0, r3
 8001084:	2303      	movs	r3, #3
 8001086:	4003      	ands	r3, r0
 8001088:	00db      	lsls	r3, r3, #3
 800108a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800108c:	4809      	ldr	r0, [pc, #36]	; (80010b4 <__NVIC_SetPriority+0xd8>)
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	001c      	movs	r4, r3
 8001094:	230f      	movs	r3, #15
 8001096:	4023      	ands	r3, r4
 8001098:	3b08      	subs	r3, #8
 800109a:	089b      	lsrs	r3, r3, #2
 800109c:	430a      	orrs	r2, r1
 800109e:	3306      	adds	r3, #6
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	18c3      	adds	r3, r0, r3
 80010a4:	3304      	adds	r3, #4
 80010a6:	601a      	str	r2, [r3, #0]
}
 80010a8:	46c0      	nop			; (mov r8, r8)
 80010aa:	46bd      	mov	sp, r7
 80010ac:	b003      	add	sp, #12
 80010ae:	bd90      	pop	{r4, r7, pc}
 80010b0:	e000e100 	.word	0xe000e100
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	1e5a      	subs	r2, r3, #1
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	045b      	lsls	r3, r3, #17
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d301      	bcc.n	80010d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010cc:	2301      	movs	r3, #1
 80010ce:	e010      	b.n	80010f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d0:	4b0a      	ldr	r3, [pc, #40]	; (80010fc <SysTick_Config+0x44>)
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	3a01      	subs	r2, #1
 80010d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010d8:	2301      	movs	r3, #1
 80010da:	425b      	negs	r3, r3
 80010dc:	2103      	movs	r1, #3
 80010de:	0018      	movs	r0, r3
 80010e0:	f7ff ff7c 	bl	8000fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e4:	4b05      	ldr	r3, [pc, #20]	; (80010fc <SysTick_Config+0x44>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <SysTick_Config+0x44>)
 80010ec:	2207      	movs	r2, #7
 80010ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	0018      	movs	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b002      	add	sp, #8
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	e000e010 	.word	0xe000e010

08001100 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	60b9      	str	r1, [r7, #8]
 8001108:	607a      	str	r2, [r7, #4]
 800110a:	210f      	movs	r1, #15
 800110c:	187b      	adds	r3, r7, r1
 800110e:	1c02      	adds	r2, r0, #0
 8001110:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	187b      	adds	r3, r7, r1
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	b25b      	sxtb	r3, r3
 800111a:	0011      	movs	r1, r2
 800111c:	0018      	movs	r0, r3
 800111e:	f7ff ff5d 	bl	8000fdc <__NVIC_SetPriority>
}
 8001122:	46c0      	nop			; (mov r8, r8)
 8001124:	46bd      	mov	sp, r7
 8001126:	b004      	add	sp, #16
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	0002      	movs	r2, r0
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001136:	1dfb      	adds	r3, r7, #7
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	b25b      	sxtb	r3, r3
 800113c:	0018      	movs	r0, r3
 800113e:	f7ff ff11 	bl	8000f64 <__NVIC_EnableIRQ>
}
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	46bd      	mov	sp, r7
 8001146:	b002      	add	sp, #8
 8001148:	bd80      	pop	{r7, pc}

0800114a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	0002      	movs	r2, r0
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001156:	1dfb      	adds	r3, r7, #7
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b25b      	sxtb	r3, r3
 800115c:	0018      	movs	r0, r3
 800115e:	f7ff ff1b 	bl	8000f98 <__NVIC_DisableIRQ>
}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	46bd      	mov	sp, r7
 8001166:	b002      	add	sp, #8
 8001168:	bd80      	pop	{r7, pc}

0800116a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	0018      	movs	r0, r3
 8001176:	f7ff ff9f 	bl	80010b8 <SysTick_Config>
 800117a:	0003      	movs	r3, r0
}
 800117c:	0018      	movs	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	b002      	add	sp, #8
 8001182:	bd80      	pop	{r7, pc}

08001184 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2221      	movs	r2, #33	; 0x21
 8001190:	5c9b      	ldrb	r3, [r3, r2]
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d008      	beq.n	80011aa <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2204      	movs	r2, #4
 800119c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2220      	movs	r2, #32
 80011a2:	2100      	movs	r1, #0
 80011a4:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e020      	b.n	80011ec <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	210e      	movs	r1, #14
 80011b6:	438a      	bics	r2, r1
 80011b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2101      	movs	r1, #1
 80011c6:	438a      	bics	r2, r1
 80011c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011d2:	2101      	movs	r1, #1
 80011d4:	4091      	lsls	r1, r2
 80011d6:	000a      	movs	r2, r1
 80011d8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2221      	movs	r2, #33	; 0x21
 80011de:	2101      	movs	r1, #1
 80011e0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2220      	movs	r2, #32
 80011e6:	2100      	movs	r1, #0
 80011e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80011ea:	2300      	movs	r3, #0
}
 80011ec:	0018      	movs	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b002      	add	sp, #8
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011fc:	210f      	movs	r1, #15
 80011fe:	187b      	adds	r3, r7, r1
 8001200:	2200      	movs	r2, #0
 8001202:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2221      	movs	r2, #33	; 0x21
 8001208:	5c9b      	ldrb	r3, [r3, r2]
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d006      	beq.n	800121e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2204      	movs	r2, #4
 8001214:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001216:	187b      	adds	r3, r7, r1
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]
 800121c:	e028      	b.n	8001270 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	210e      	movs	r1, #14
 800122a:	438a      	bics	r2, r1
 800122c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2101      	movs	r1, #1
 800123a:	438a      	bics	r2, r1
 800123c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001246:	2101      	movs	r1, #1
 8001248:	4091      	lsls	r1, r2
 800124a:	000a      	movs	r2, r1
 800124c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2221      	movs	r2, #33	; 0x21
 8001252:	2101      	movs	r1, #1
 8001254:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2220      	movs	r2, #32
 800125a:	2100      	movs	r1, #0
 800125c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001262:	2b00      	cmp	r3, #0
 8001264:	d004      	beq.n	8001270 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	0010      	movs	r0, r2
 800126e:	4798      	blx	r3
    }
  }
  return status;
 8001270:	230f      	movs	r3, #15
 8001272:	18fb      	adds	r3, r7, r3
 8001274:	781b      	ldrb	r3, [r3, #0]
}
 8001276:	0018      	movs	r0, r3
 8001278:	46bd      	mov	sp, r7
 800127a:	b004      	add	sp, #16
 800127c:	bd80      	pop	{r7, pc}
	...

08001280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800128e:	e14f      	b.n	8001530 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2101      	movs	r1, #1
 8001296:	697a      	ldr	r2, [r7, #20]
 8001298:	4091      	lsls	r1, r2
 800129a:	000a      	movs	r2, r1
 800129c:	4013      	ands	r3, r2
 800129e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d100      	bne.n	80012a8 <HAL_GPIO_Init+0x28>
 80012a6:	e140      	b.n	800152a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2203      	movs	r2, #3
 80012ae:	4013      	ands	r3, r2
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d005      	beq.n	80012c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	2203      	movs	r2, #3
 80012ba:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d130      	bne.n	8001322 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	2203      	movs	r2, #3
 80012cc:	409a      	lsls	r2, r3
 80012ce:	0013      	movs	r3, r2
 80012d0:	43da      	mvns	r2, r3
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	4013      	ands	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	68da      	ldr	r2, [r3, #12]
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	409a      	lsls	r2, r3
 80012e2:	0013      	movs	r3, r2
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012f6:	2201      	movs	r2, #1
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	409a      	lsls	r2, r3
 80012fc:	0013      	movs	r3, r2
 80012fe:	43da      	mvns	r2, r3
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	4013      	ands	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	091b      	lsrs	r3, r3, #4
 800130c:	2201      	movs	r2, #1
 800130e:	401a      	ands	r2, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	409a      	lsls	r2, r3
 8001314:	0013      	movs	r3, r2
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	4313      	orrs	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2203      	movs	r2, #3
 8001328:	4013      	ands	r3, r2
 800132a:	2b03      	cmp	r3, #3
 800132c:	d017      	beq.n	800135e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	68db      	ldr	r3, [r3, #12]
 8001332:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	2203      	movs	r2, #3
 800133a:	409a      	lsls	r2, r3
 800133c:	0013      	movs	r3, r2
 800133e:	43da      	mvns	r2, r3
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	4013      	ands	r3, r2
 8001344:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	689a      	ldr	r2, [r3, #8]
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	409a      	lsls	r2, r3
 8001350:	0013      	movs	r3, r2
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	4313      	orrs	r3, r2
 8001356:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2203      	movs	r2, #3
 8001364:	4013      	ands	r3, r2
 8001366:	2b02      	cmp	r3, #2
 8001368:	d123      	bne.n	80013b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	08da      	lsrs	r2, r3, #3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	3208      	adds	r2, #8
 8001372:	0092      	lsls	r2, r2, #2
 8001374:	58d3      	ldr	r3, [r2, r3]
 8001376:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	2207      	movs	r2, #7
 800137c:	4013      	ands	r3, r2
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	220f      	movs	r2, #15
 8001382:	409a      	lsls	r2, r3
 8001384:	0013      	movs	r3, r2
 8001386:	43da      	mvns	r2, r3
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	4013      	ands	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	691a      	ldr	r2, [r3, #16]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	2107      	movs	r1, #7
 8001396:	400b      	ands	r3, r1
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	409a      	lsls	r2, r3
 800139c:	0013      	movs	r3, r2
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	08da      	lsrs	r2, r3, #3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3208      	adds	r2, #8
 80013ac:	0092      	lsls	r2, r2, #2
 80013ae:	6939      	ldr	r1, [r7, #16]
 80013b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	2203      	movs	r2, #3
 80013be:	409a      	lsls	r2, r3
 80013c0:	0013      	movs	r3, r2
 80013c2:	43da      	mvns	r2, r3
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	4013      	ands	r3, r2
 80013c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2203      	movs	r2, #3
 80013d0:	401a      	ands	r2, r3
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	409a      	lsls	r2, r3
 80013d8:	0013      	movs	r3, r2
 80013da:	693a      	ldr	r2, [r7, #16]
 80013dc:	4313      	orrs	r3, r2
 80013de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	23c0      	movs	r3, #192	; 0xc0
 80013ec:	029b      	lsls	r3, r3, #10
 80013ee:	4013      	ands	r3, r2
 80013f0:	d100      	bne.n	80013f4 <HAL_GPIO_Init+0x174>
 80013f2:	e09a      	b.n	800152a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f4:	4b54      	ldr	r3, [pc, #336]	; (8001548 <HAL_GPIO_Init+0x2c8>)
 80013f6:	699a      	ldr	r2, [r3, #24]
 80013f8:	4b53      	ldr	r3, [pc, #332]	; (8001548 <HAL_GPIO_Init+0x2c8>)
 80013fa:	2101      	movs	r1, #1
 80013fc:	430a      	orrs	r2, r1
 80013fe:	619a      	str	r2, [r3, #24]
 8001400:	4b51      	ldr	r3, [pc, #324]	; (8001548 <HAL_GPIO_Init+0x2c8>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	2201      	movs	r2, #1
 8001406:	4013      	ands	r3, r2
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800140c:	4a4f      	ldr	r2, [pc, #316]	; (800154c <HAL_GPIO_Init+0x2cc>)
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	089b      	lsrs	r3, r3, #2
 8001412:	3302      	adds	r3, #2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	589b      	ldr	r3, [r3, r2]
 8001418:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	2203      	movs	r2, #3
 800141e:	4013      	ands	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	220f      	movs	r2, #15
 8001424:	409a      	lsls	r2, r3
 8001426:	0013      	movs	r3, r2
 8001428:	43da      	mvns	r2, r3
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4013      	ands	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	2390      	movs	r3, #144	; 0x90
 8001434:	05db      	lsls	r3, r3, #23
 8001436:	429a      	cmp	r2, r3
 8001438:	d013      	beq.n	8001462 <HAL_GPIO_Init+0x1e2>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a44      	ldr	r2, [pc, #272]	; (8001550 <HAL_GPIO_Init+0x2d0>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d00d      	beq.n	800145e <HAL_GPIO_Init+0x1de>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a43      	ldr	r2, [pc, #268]	; (8001554 <HAL_GPIO_Init+0x2d4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d007      	beq.n	800145a <HAL_GPIO_Init+0x1da>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a42      	ldr	r2, [pc, #264]	; (8001558 <HAL_GPIO_Init+0x2d8>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d101      	bne.n	8001456 <HAL_GPIO_Init+0x1d6>
 8001452:	2303      	movs	r3, #3
 8001454:	e006      	b.n	8001464 <HAL_GPIO_Init+0x1e4>
 8001456:	2305      	movs	r3, #5
 8001458:	e004      	b.n	8001464 <HAL_GPIO_Init+0x1e4>
 800145a:	2302      	movs	r3, #2
 800145c:	e002      	b.n	8001464 <HAL_GPIO_Init+0x1e4>
 800145e:	2301      	movs	r3, #1
 8001460:	e000      	b.n	8001464 <HAL_GPIO_Init+0x1e4>
 8001462:	2300      	movs	r3, #0
 8001464:	697a      	ldr	r2, [r7, #20]
 8001466:	2103      	movs	r1, #3
 8001468:	400a      	ands	r2, r1
 800146a:	0092      	lsls	r2, r2, #2
 800146c:	4093      	lsls	r3, r2
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001474:	4935      	ldr	r1, [pc, #212]	; (800154c <HAL_GPIO_Init+0x2cc>)
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	089b      	lsrs	r3, r3, #2
 800147a:	3302      	adds	r3, #2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001482:	4b36      	ldr	r3, [pc, #216]	; (800155c <HAL_GPIO_Init+0x2dc>)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	43da      	mvns	r2, r3
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4013      	ands	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	2380      	movs	r3, #128	; 0x80
 8001498:	035b      	lsls	r3, r3, #13
 800149a:	4013      	ands	r3, r2
 800149c:	d003      	beq.n	80014a6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014a6:	4b2d      	ldr	r3, [pc, #180]	; (800155c <HAL_GPIO_Init+0x2dc>)
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014ac:	4b2b      	ldr	r3, [pc, #172]	; (800155c <HAL_GPIO_Init+0x2dc>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	43da      	mvns	r2, r3
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	4013      	ands	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685a      	ldr	r2, [r3, #4]
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	039b      	lsls	r3, r3, #14
 80014c4:	4013      	ands	r3, r2
 80014c6:	d003      	beq.n	80014d0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014d0:	4b22      	ldr	r3, [pc, #136]	; (800155c <HAL_GPIO_Init+0x2dc>)
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80014d6:	4b21      	ldr	r3, [pc, #132]	; (800155c <HAL_GPIO_Init+0x2dc>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	43da      	mvns	r2, r3
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	4013      	ands	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685a      	ldr	r2, [r3, #4]
 80014ea:	2380      	movs	r3, #128	; 0x80
 80014ec:	029b      	lsls	r3, r3, #10
 80014ee:	4013      	ands	r3, r2
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014fa:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_GPIO_Init+0x2dc>)
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001500:	4b16      	ldr	r3, [pc, #88]	; (800155c <HAL_GPIO_Init+0x2dc>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	43da      	mvns	r2, r3
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	4013      	ands	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685a      	ldr	r2, [r3, #4]
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	025b      	lsls	r3, r3, #9
 8001518:	4013      	ands	r3, r2
 800151a:	d003      	beq.n	8001524 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	4313      	orrs	r3, r2
 8001522:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001524:	4b0d      	ldr	r3, [pc, #52]	; (800155c <HAL_GPIO_Init+0x2dc>)
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3301      	adds	r3, #1
 800152e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	40da      	lsrs	r2, r3
 8001538:	1e13      	subs	r3, r2, #0
 800153a:	d000      	beq.n	800153e <HAL_GPIO_Init+0x2be>
 800153c:	e6a8      	b.n	8001290 <HAL_GPIO_Init+0x10>
  } 
}
 800153e:	46c0      	nop			; (mov r8, r8)
 8001540:	46c0      	nop			; (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	b006      	add	sp, #24
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021000 	.word	0x40021000
 800154c:	40010000 	.word	0x40010000
 8001550:	48000400 	.word	0x48000400
 8001554:	48000800 	.word	0x48000800
 8001558:	48000c00 	.word	0x48000c00
 800155c:	40010400 	.word	0x40010400

08001560 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800156e:	e0b1      	b.n	80016d4 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001570:	2201      	movs	r2, #1
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	409a      	lsls	r2, r3
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	4013      	ands	r3, r2
 800157a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d100      	bne.n	8001584 <HAL_GPIO_DeInit+0x24>
 8001582:	e0a4      	b.n	80016ce <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001584:	4a59      	ldr	r2, [pc, #356]	; (80016ec <HAL_GPIO_DeInit+0x18c>)
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	089b      	lsrs	r3, r3, #2
 800158a:	3302      	adds	r3, #2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	589b      	ldr	r3, [r3, r2]
 8001590:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	2203      	movs	r2, #3
 8001596:	4013      	ands	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	220f      	movs	r2, #15
 800159c:	409a      	lsls	r2, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	4013      	ands	r3, r2
 80015a2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	2390      	movs	r3, #144	; 0x90
 80015a8:	05db      	lsls	r3, r3, #23
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d013      	beq.n	80015d6 <HAL_GPIO_DeInit+0x76>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a4f      	ldr	r2, [pc, #316]	; (80016f0 <HAL_GPIO_DeInit+0x190>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d00d      	beq.n	80015d2 <HAL_GPIO_DeInit+0x72>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a4e      	ldr	r2, [pc, #312]	; (80016f4 <HAL_GPIO_DeInit+0x194>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d007      	beq.n	80015ce <HAL_GPIO_DeInit+0x6e>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a4d      	ldr	r2, [pc, #308]	; (80016f8 <HAL_GPIO_DeInit+0x198>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d101      	bne.n	80015ca <HAL_GPIO_DeInit+0x6a>
 80015c6:	2303      	movs	r3, #3
 80015c8:	e006      	b.n	80015d8 <HAL_GPIO_DeInit+0x78>
 80015ca:	2305      	movs	r3, #5
 80015cc:	e004      	b.n	80015d8 <HAL_GPIO_DeInit+0x78>
 80015ce:	2302      	movs	r3, #2
 80015d0:	e002      	b.n	80015d8 <HAL_GPIO_DeInit+0x78>
 80015d2:	2301      	movs	r3, #1
 80015d4:	e000      	b.n	80015d8 <HAL_GPIO_DeInit+0x78>
 80015d6:	2300      	movs	r3, #0
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	2103      	movs	r1, #3
 80015dc:	400a      	ands	r2, r1
 80015de:	0092      	lsls	r2, r2, #2
 80015e0:	4093      	lsls	r3, r2
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d132      	bne.n	800164e <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80015e8:	4b44      	ldr	r3, [pc, #272]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	43d9      	mvns	r1, r3
 80015f0:	4b42      	ldr	r3, [pc, #264]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 80015f2:	400a      	ands	r2, r1
 80015f4:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80015f6:	4b41      	ldr	r3, [pc, #260]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 80015f8:	685a      	ldr	r2, [r3, #4]
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	43d9      	mvns	r1, r3
 80015fe:	4b3f      	ldr	r3, [pc, #252]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 8001600:	400a      	ands	r2, r1
 8001602:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001604:	4b3d      	ldr	r3, [pc, #244]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 8001606:	68da      	ldr	r2, [r3, #12]
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	43d9      	mvns	r1, r3
 800160c:	4b3b      	ldr	r3, [pc, #236]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 800160e:	400a      	ands	r2, r1
 8001610:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001612:	4b3a      	ldr	r3, [pc, #232]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	43d9      	mvns	r1, r3
 800161a:	4b38      	ldr	r3, [pc, #224]	; (80016fc <HAL_GPIO_DeInit+0x19c>)
 800161c:	400a      	ands	r2, r1
 800161e:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	2203      	movs	r2, #3
 8001624:	4013      	ands	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	220f      	movs	r2, #15
 800162a:	409a      	lsls	r2, r3
 800162c:	0013      	movs	r3, r2
 800162e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001630:	4a2e      	ldr	r2, [pc, #184]	; (80016ec <HAL_GPIO_DeInit+0x18c>)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	089b      	lsrs	r3, r3, #2
 8001636:	3302      	adds	r3, #2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	589a      	ldr	r2, [r3, r2]
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	43d9      	mvns	r1, r3
 8001640:	482a      	ldr	r0, [pc, #168]	; (80016ec <HAL_GPIO_DeInit+0x18c>)
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	089b      	lsrs	r3, r3, #2
 8001646:	400a      	ands	r2, r1
 8001648:	3302      	adds	r3, #2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	0052      	lsls	r2, r2, #1
 8001656:	2103      	movs	r1, #3
 8001658:	4091      	lsls	r1, r2
 800165a:	000a      	movs	r2, r1
 800165c:	43d2      	mvns	r2, r2
 800165e:	401a      	ands	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	08da      	lsrs	r2, r3, #3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3208      	adds	r2, #8
 800166c:	0092      	lsls	r2, r2, #2
 800166e:	58d3      	ldr	r3, [r2, r3]
 8001670:	697a      	ldr	r2, [r7, #20]
 8001672:	2107      	movs	r1, #7
 8001674:	400a      	ands	r2, r1
 8001676:	0092      	lsls	r2, r2, #2
 8001678:	210f      	movs	r1, #15
 800167a:	4091      	lsls	r1, r2
 800167c:	000a      	movs	r2, r1
 800167e:	43d1      	mvns	r1, r2
 8001680:	697a      	ldr	r2, [r7, #20]
 8001682:	08d2      	lsrs	r2, r2, #3
 8001684:	4019      	ands	r1, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	3208      	adds	r2, #8
 800168a:	0092      	lsls	r2, r2, #2
 800168c:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	0052      	lsls	r2, r2, #1
 8001696:	2103      	movs	r1, #3
 8001698:	4091      	lsls	r1, r2
 800169a:	000a      	movs	r2, r1
 800169c:	43d2      	mvns	r2, r2
 800169e:	401a      	ands	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	2101      	movs	r1, #1
 80016aa:	697a      	ldr	r2, [r7, #20]
 80016ac:	4091      	lsls	r1, r2
 80016ae:	000a      	movs	r2, r1
 80016b0:	43d2      	mvns	r2, r2
 80016b2:	401a      	ands	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	0052      	lsls	r2, r2, #1
 80016c0:	2103      	movs	r1, #3
 80016c2:	4091      	lsls	r1, r2
 80016c4:	000a      	movs	r2, r1
 80016c6:	43d2      	mvns	r2, r2
 80016c8:	401a      	ands	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	609a      	str	r2, [r3, #8]

    }

    position++;
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	3301      	adds	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	40da      	lsrs	r2, r3
 80016da:	1e13      	subs	r3, r2, #0
 80016dc:	d000      	beq.n	80016e0 <HAL_GPIO_DeInit+0x180>
 80016de:	e747      	b.n	8001570 <HAL_GPIO_DeInit+0x10>
  }
}
 80016e0:	46c0      	nop			; (mov r8, r8)
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b006      	add	sp, #24
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	40010000 	.word	0x40010000
 80016f0:	48000400 	.word	0x48000400
 80016f4:	48000800 	.word	0x48000800
 80016f8:	48000c00 	.word	0x48000c00
 80016fc:	40010400 	.word	0x40010400

08001700 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	0008      	movs	r0, r1
 800170a:	0011      	movs	r1, r2
 800170c:	1cbb      	adds	r3, r7, #2
 800170e:	1c02      	adds	r2, r0, #0
 8001710:	801a      	strh	r2, [r3, #0]
 8001712:	1c7b      	adds	r3, r7, #1
 8001714:	1c0a      	adds	r2, r1, #0
 8001716:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001718:	1c7b      	adds	r3, r7, #1
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d004      	beq.n	800172a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001720:	1cbb      	adds	r3, r7, #2
 8001722:	881a      	ldrh	r2, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001728:	e003      	b.n	8001732 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800172a:	1cbb      	adds	r3, r7, #2
 800172c:	881a      	ldrh	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001732:	46c0      	nop			; (mov r8, r8)
 8001734:	46bd      	mov	sp, r7
 8001736:	b002      	add	sp, #8
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b088      	sub	sp, #32
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e301      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2201      	movs	r2, #1
 8001754:	4013      	ands	r3, r2
 8001756:	d100      	bne.n	800175a <HAL_RCC_OscConfig+0x1e>
 8001758:	e08d      	b.n	8001876 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800175a:	4bc3      	ldr	r3, [pc, #780]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	220c      	movs	r2, #12
 8001760:	4013      	ands	r3, r2
 8001762:	2b04      	cmp	r3, #4
 8001764:	d00e      	beq.n	8001784 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001766:	4bc0      	ldr	r3, [pc, #768]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	220c      	movs	r2, #12
 800176c:	4013      	ands	r3, r2
 800176e:	2b08      	cmp	r3, #8
 8001770:	d116      	bne.n	80017a0 <HAL_RCC_OscConfig+0x64>
 8001772:	4bbd      	ldr	r3, [pc, #756]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	025b      	lsls	r3, r3, #9
 800177a:	401a      	ands	r2, r3
 800177c:	2380      	movs	r3, #128	; 0x80
 800177e:	025b      	lsls	r3, r3, #9
 8001780:	429a      	cmp	r2, r3
 8001782:	d10d      	bne.n	80017a0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001784:	4bb8      	ldr	r3, [pc, #736]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	2380      	movs	r3, #128	; 0x80
 800178a:	029b      	lsls	r3, r3, #10
 800178c:	4013      	ands	r3, r2
 800178e:	d100      	bne.n	8001792 <HAL_RCC_OscConfig+0x56>
 8001790:	e070      	b.n	8001874 <HAL_RCC_OscConfig+0x138>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d000      	beq.n	800179c <HAL_RCC_OscConfig+0x60>
 800179a:	e06b      	b.n	8001874 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e2d8      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d107      	bne.n	80017b8 <HAL_RCC_OscConfig+0x7c>
 80017a8:	4baf      	ldr	r3, [pc, #700]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4bae      	ldr	r3, [pc, #696]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	0249      	lsls	r1, r1, #9
 80017b2:	430a      	orrs	r2, r1
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	e02f      	b.n	8001818 <HAL_RCC_OscConfig+0xdc>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d10c      	bne.n	80017da <HAL_RCC_OscConfig+0x9e>
 80017c0:	4ba9      	ldr	r3, [pc, #676]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	4ba8      	ldr	r3, [pc, #672]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017c6:	49a9      	ldr	r1, [pc, #676]	; (8001a6c <HAL_RCC_OscConfig+0x330>)
 80017c8:	400a      	ands	r2, r1
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	4ba6      	ldr	r3, [pc, #664]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4ba5      	ldr	r3, [pc, #660]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017d2:	49a7      	ldr	r1, [pc, #668]	; (8001a70 <HAL_RCC_OscConfig+0x334>)
 80017d4:	400a      	ands	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	e01e      	b.n	8001818 <HAL_RCC_OscConfig+0xdc>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b05      	cmp	r3, #5
 80017e0:	d10e      	bne.n	8001800 <HAL_RCC_OscConfig+0xc4>
 80017e2:	4ba1      	ldr	r3, [pc, #644]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	4ba0      	ldr	r3, [pc, #640]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017e8:	2180      	movs	r1, #128	; 0x80
 80017ea:	02c9      	lsls	r1, r1, #11
 80017ec:	430a      	orrs	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	4b9d      	ldr	r3, [pc, #628]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4b9c      	ldr	r3, [pc, #624]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	2180      	movs	r1, #128	; 0x80
 80017f8:	0249      	lsls	r1, r1, #9
 80017fa:	430a      	orrs	r2, r1
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	e00b      	b.n	8001818 <HAL_RCC_OscConfig+0xdc>
 8001800:	4b99      	ldr	r3, [pc, #612]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b98      	ldr	r3, [pc, #608]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001806:	4999      	ldr	r1, [pc, #612]	; (8001a6c <HAL_RCC_OscConfig+0x330>)
 8001808:	400a      	ands	r2, r1
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	4b96      	ldr	r3, [pc, #600]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b95      	ldr	r3, [pc, #596]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001812:	4997      	ldr	r1, [pc, #604]	; (8001a70 <HAL_RCC_OscConfig+0x334>)
 8001814:	400a      	ands	r2, r1
 8001816:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d014      	beq.n	800184a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff fb96 	bl	8000f50 <HAL_GetTick>
 8001824:	0003      	movs	r3, r0
 8001826:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001828:	e008      	b.n	800183c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800182a:	f7ff fb91 	bl	8000f50 <HAL_GetTick>
 800182e:	0002      	movs	r2, r0
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b64      	cmp	r3, #100	; 0x64
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e28a      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183c:	4b8a      	ldr	r3, [pc, #552]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	2380      	movs	r3, #128	; 0x80
 8001842:	029b      	lsls	r3, r3, #10
 8001844:	4013      	ands	r3, r2
 8001846:	d0f0      	beq.n	800182a <HAL_RCC_OscConfig+0xee>
 8001848:	e015      	b.n	8001876 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184a:	f7ff fb81 	bl	8000f50 <HAL_GetTick>
 800184e:	0003      	movs	r3, r0
 8001850:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001854:	f7ff fb7c 	bl	8000f50 <HAL_GetTick>
 8001858:	0002      	movs	r2, r0
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b64      	cmp	r3, #100	; 0x64
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e275      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001866:	4b80      	ldr	r3, [pc, #512]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	029b      	lsls	r3, r3, #10
 800186e:	4013      	ands	r3, r2
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x118>
 8001872:	e000      	b.n	8001876 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001874:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2202      	movs	r2, #2
 800187c:	4013      	ands	r3, r2
 800187e:	d100      	bne.n	8001882 <HAL_RCC_OscConfig+0x146>
 8001880:	e069      	b.n	8001956 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001882:	4b79      	ldr	r3, [pc, #484]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	220c      	movs	r2, #12
 8001888:	4013      	ands	r3, r2
 800188a:	d00b      	beq.n	80018a4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800188c:	4b76      	ldr	r3, [pc, #472]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	220c      	movs	r2, #12
 8001892:	4013      	ands	r3, r2
 8001894:	2b08      	cmp	r3, #8
 8001896:	d11c      	bne.n	80018d2 <HAL_RCC_OscConfig+0x196>
 8001898:	4b73      	ldr	r3, [pc, #460]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	025b      	lsls	r3, r3, #9
 80018a0:	4013      	ands	r3, r2
 80018a2:	d116      	bne.n	80018d2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018a4:	4b70      	ldr	r3, [pc, #448]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2202      	movs	r2, #2
 80018aa:	4013      	ands	r3, r2
 80018ac:	d005      	beq.n	80018ba <HAL_RCC_OscConfig+0x17e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d001      	beq.n	80018ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e24b      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ba:	4b6b      	ldr	r3, [pc, #428]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	22f8      	movs	r2, #248	; 0xf8
 80018c0:	4393      	bics	r3, r2
 80018c2:	0019      	movs	r1, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	00da      	lsls	r2, r3, #3
 80018ca:	4b67      	ldr	r3, [pc, #412]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80018cc:	430a      	orrs	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d0:	e041      	b.n	8001956 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d024      	beq.n	8001924 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018da:	4b63      	ldr	r3, [pc, #396]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	4b62      	ldr	r3, [pc, #392]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80018e0:	2101      	movs	r1, #1
 80018e2:	430a      	orrs	r2, r1
 80018e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e6:	f7ff fb33 	bl	8000f50 <HAL_GetTick>
 80018ea:	0003      	movs	r3, r0
 80018ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018f0:	f7ff fb2e 	bl	8000f50 <HAL_GetTick>
 80018f4:	0002      	movs	r2, r0
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e227      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001902:	4b59      	ldr	r3, [pc, #356]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2202      	movs	r2, #2
 8001908:	4013      	ands	r3, r2
 800190a:	d0f1      	beq.n	80018f0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190c:	4b56      	ldr	r3, [pc, #344]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	22f8      	movs	r2, #248	; 0xf8
 8001912:	4393      	bics	r3, r2
 8001914:	0019      	movs	r1, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	00da      	lsls	r2, r3, #3
 800191c:	4b52      	ldr	r3, [pc, #328]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800191e:	430a      	orrs	r2, r1
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	e018      	b.n	8001956 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001924:	4b50      	ldr	r3, [pc, #320]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	4b4f      	ldr	r3, [pc, #316]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800192a:	2101      	movs	r1, #1
 800192c:	438a      	bics	r2, r1
 800192e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001930:	f7ff fb0e 	bl	8000f50 <HAL_GetTick>
 8001934:	0003      	movs	r3, r0
 8001936:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001938:	e008      	b.n	800194c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800193a:	f7ff fb09 	bl	8000f50 <HAL_GetTick>
 800193e:	0002      	movs	r2, r0
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b02      	cmp	r3, #2
 8001946:	d901      	bls.n	800194c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001948:	2303      	movs	r3, #3
 800194a:	e202      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800194c:	4b46      	ldr	r3, [pc, #280]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2202      	movs	r2, #2
 8001952:	4013      	ands	r3, r2
 8001954:	d1f1      	bne.n	800193a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2208      	movs	r2, #8
 800195c:	4013      	ands	r3, r2
 800195e:	d036      	beq.n	80019ce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d019      	beq.n	800199c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001968:	4b3f      	ldr	r3, [pc, #252]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800196a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800196c:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800196e:	2101      	movs	r1, #1
 8001970:	430a      	orrs	r2, r1
 8001972:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001974:	f7ff faec 	bl	8000f50 <HAL_GetTick>
 8001978:	0003      	movs	r3, r0
 800197a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800197e:	f7ff fae7 	bl	8000f50 <HAL_GetTick>
 8001982:	0002      	movs	r2, r0
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b02      	cmp	r3, #2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e1e0      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001990:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001994:	2202      	movs	r2, #2
 8001996:	4013      	ands	r3, r2
 8001998:	d0f1      	beq.n	800197e <HAL_RCC_OscConfig+0x242>
 800199a:	e018      	b.n	80019ce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800199c:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 800199e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019a0:	4b31      	ldr	r3, [pc, #196]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80019a2:	2101      	movs	r1, #1
 80019a4:	438a      	bics	r2, r1
 80019a6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a8:	f7ff fad2 	bl	8000f50 <HAL_GetTick>
 80019ac:	0003      	movs	r3, r0
 80019ae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b0:	e008      	b.n	80019c4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019b2:	f7ff facd 	bl	8000f50 <HAL_GetTick>
 80019b6:	0002      	movs	r2, r0
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e1c6      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c4:	4b28      	ldr	r3, [pc, #160]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	2202      	movs	r2, #2
 80019ca:	4013      	ands	r3, r2
 80019cc:	d1f1      	bne.n	80019b2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2204      	movs	r2, #4
 80019d4:	4013      	ands	r3, r2
 80019d6:	d100      	bne.n	80019da <HAL_RCC_OscConfig+0x29e>
 80019d8:	e0b4      	b.n	8001b44 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019da:	201f      	movs	r0, #31
 80019dc:	183b      	adds	r3, r7, r0
 80019de:	2200      	movs	r2, #0
 80019e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019e2:	4b21      	ldr	r3, [pc, #132]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80019e4:	69da      	ldr	r2, [r3, #28]
 80019e6:	2380      	movs	r3, #128	; 0x80
 80019e8:	055b      	lsls	r3, r3, #21
 80019ea:	4013      	ands	r3, r2
 80019ec:	d110      	bne.n	8001a10 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	4b1e      	ldr	r3, [pc, #120]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80019f0:	69da      	ldr	r2, [r3, #28]
 80019f2:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80019f4:	2180      	movs	r1, #128	; 0x80
 80019f6:	0549      	lsls	r1, r1, #21
 80019f8:	430a      	orrs	r2, r1
 80019fa:	61da      	str	r2, [r3, #28]
 80019fc:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 80019fe:	69da      	ldr	r2, [r3, #28]
 8001a00:	2380      	movs	r3, #128	; 0x80
 8001a02:	055b      	lsls	r3, r3, #21
 8001a04:	4013      	ands	r3, r2
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a0a:	183b      	adds	r3, r7, r0
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a10:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <HAL_RCC_OscConfig+0x338>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d11a      	bne.n	8001a52 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a1c:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_RCC_OscConfig+0x338>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <HAL_RCC_OscConfig+0x338>)
 8001a22:	2180      	movs	r1, #128	; 0x80
 8001a24:	0049      	lsls	r1, r1, #1
 8001a26:	430a      	orrs	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a2a:	f7ff fa91 	bl	8000f50 <HAL_GetTick>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a34:	f7ff fa8c 	bl	8000f50 <HAL_GetTick>
 8001a38:	0002      	movs	r2, r0
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b64      	cmp	r3, #100	; 0x64
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e185      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a46:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <HAL_RCC_OscConfig+0x338>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	2380      	movs	r3, #128	; 0x80
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d0f0      	beq.n	8001a34 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d10e      	bne.n	8001a78 <HAL_RCC_OscConfig+0x33c>
 8001a5a:	4b03      	ldr	r3, [pc, #12]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001a5c:	6a1a      	ldr	r2, [r3, #32]
 8001a5e:	4b02      	ldr	r3, [pc, #8]	; (8001a68 <HAL_RCC_OscConfig+0x32c>)
 8001a60:	2101      	movs	r1, #1
 8001a62:	430a      	orrs	r2, r1
 8001a64:	621a      	str	r2, [r3, #32]
 8001a66:	e035      	b.n	8001ad4 <HAL_RCC_OscConfig+0x398>
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	fffeffff 	.word	0xfffeffff
 8001a70:	fffbffff 	.word	0xfffbffff
 8001a74:	40007000 	.word	0x40007000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10c      	bne.n	8001a9a <HAL_RCC_OscConfig+0x35e>
 8001a80:	4bb6      	ldr	r3, [pc, #728]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001a82:	6a1a      	ldr	r2, [r3, #32]
 8001a84:	4bb5      	ldr	r3, [pc, #724]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001a86:	2101      	movs	r1, #1
 8001a88:	438a      	bics	r2, r1
 8001a8a:	621a      	str	r2, [r3, #32]
 8001a8c:	4bb3      	ldr	r3, [pc, #716]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001a8e:	6a1a      	ldr	r2, [r3, #32]
 8001a90:	4bb2      	ldr	r3, [pc, #712]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001a92:	2104      	movs	r1, #4
 8001a94:	438a      	bics	r2, r1
 8001a96:	621a      	str	r2, [r3, #32]
 8001a98:	e01c      	b.n	8001ad4 <HAL_RCC_OscConfig+0x398>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	d10c      	bne.n	8001abc <HAL_RCC_OscConfig+0x380>
 8001aa2:	4bae      	ldr	r3, [pc, #696]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001aa4:	6a1a      	ldr	r2, [r3, #32]
 8001aa6:	4bad      	ldr	r3, [pc, #692]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001aa8:	2104      	movs	r1, #4
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	621a      	str	r2, [r3, #32]
 8001aae:	4bab      	ldr	r3, [pc, #684]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001ab0:	6a1a      	ldr	r2, [r3, #32]
 8001ab2:	4baa      	ldr	r3, [pc, #680]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	621a      	str	r2, [r3, #32]
 8001aba:	e00b      	b.n	8001ad4 <HAL_RCC_OscConfig+0x398>
 8001abc:	4ba7      	ldr	r3, [pc, #668]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001abe:	6a1a      	ldr	r2, [r3, #32]
 8001ac0:	4ba6      	ldr	r3, [pc, #664]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	621a      	str	r2, [r3, #32]
 8001ac8:	4ba4      	ldr	r3, [pc, #656]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001aca:	6a1a      	ldr	r2, [r3, #32]
 8001acc:	4ba3      	ldr	r3, [pc, #652]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001ace:	2104      	movs	r1, #4
 8001ad0:	438a      	bics	r2, r1
 8001ad2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d014      	beq.n	8001b06 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001adc:	f7ff fa38 	bl	8000f50 <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae4:	e009      	b.n	8001afa <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ae6:	f7ff fa33 	bl	8000f50 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	4a9b      	ldr	r2, [pc, #620]	; (8001d60 <HAL_RCC_OscConfig+0x624>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e12b      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afa:	4b98      	ldr	r3, [pc, #608]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	2202      	movs	r2, #2
 8001b00:	4013      	ands	r3, r2
 8001b02:	d0f0      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x3aa>
 8001b04:	e013      	b.n	8001b2e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b06:	f7ff fa23 	bl	8000f50 <HAL_GetTick>
 8001b0a:	0003      	movs	r3, r0
 8001b0c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b0e:	e009      	b.n	8001b24 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b10:	f7ff fa1e 	bl	8000f50 <HAL_GetTick>
 8001b14:	0002      	movs	r2, r0
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	4a91      	ldr	r2, [pc, #580]	; (8001d60 <HAL_RCC_OscConfig+0x624>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d901      	bls.n	8001b24 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001b20:	2303      	movs	r3, #3
 8001b22:	e116      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b24:	4b8d      	ldr	r3, [pc, #564]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	2202      	movs	r2, #2
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d1f0      	bne.n	8001b10 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b2e:	231f      	movs	r3, #31
 8001b30:	18fb      	adds	r3, r7, r3
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d105      	bne.n	8001b44 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b38:	4b88      	ldr	r3, [pc, #544]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b3a:	69da      	ldr	r2, [r3, #28]
 8001b3c:	4b87      	ldr	r3, [pc, #540]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b3e:	4989      	ldr	r1, [pc, #548]	; (8001d64 <HAL_RCC_OscConfig+0x628>)
 8001b40:	400a      	ands	r2, r1
 8001b42:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2210      	movs	r2, #16
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d063      	beq.n	8001c16 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d12a      	bne.n	8001bac <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b56:	4b81      	ldr	r3, [pc, #516]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b5a:	4b80      	ldr	r3, [pc, #512]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b5c:	2104      	movs	r1, #4
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001b62:	4b7e      	ldr	r3, [pc, #504]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b66:	4b7d      	ldr	r3, [pc, #500]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b68:	2101      	movs	r1, #1
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7ff f9ef 	bl	8000f50 <HAL_GetTick>
 8001b72:	0003      	movs	r3, r0
 8001b74:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b78:	f7ff f9ea 	bl	8000f50 <HAL_GetTick>
 8001b7c:	0002      	movs	r2, r0
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e0e3      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b8a:	4b74      	ldr	r3, [pc, #464]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b8e:	2202      	movs	r2, #2
 8001b90:	4013      	ands	r3, r2
 8001b92:	d0f1      	beq.n	8001b78 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b94:	4b71      	ldr	r3, [pc, #452]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b98:	22f8      	movs	r2, #248	; 0xf8
 8001b9a:	4393      	bics	r3, r2
 8001b9c:	0019      	movs	r1, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	699b      	ldr	r3, [r3, #24]
 8001ba2:	00da      	lsls	r2, r3, #3
 8001ba4:	4b6d      	ldr	r3, [pc, #436]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	635a      	str	r2, [r3, #52]	; 0x34
 8001baa:	e034      	b.n	8001c16 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	3305      	adds	r3, #5
 8001bb2:	d111      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001bb4:	4b69      	ldr	r3, [pc, #420]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001bb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bb8:	4b68      	ldr	r3, [pc, #416]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001bba:	2104      	movs	r1, #4
 8001bbc:	438a      	bics	r2, r1
 8001bbe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bc0:	4b66      	ldr	r3, [pc, #408]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001bc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bc4:	22f8      	movs	r2, #248	; 0xf8
 8001bc6:	4393      	bics	r3, r2
 8001bc8:	0019      	movs	r1, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	699b      	ldr	r3, [r3, #24]
 8001bce:	00da      	lsls	r2, r3, #3
 8001bd0:	4b62      	ldr	r3, [pc, #392]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	635a      	str	r2, [r3, #52]	; 0x34
 8001bd6:	e01e      	b.n	8001c16 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bd8:	4b60      	ldr	r3, [pc, #384]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001bda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bdc:	4b5f      	ldr	r3, [pc, #380]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001bde:	2104      	movs	r1, #4
 8001be0:	430a      	orrs	r2, r1
 8001be2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001be4:	4b5d      	ldr	r3, [pc, #372]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001be6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001be8:	4b5c      	ldr	r3, [pc, #368]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001bea:	2101      	movs	r1, #1
 8001bec:	438a      	bics	r2, r1
 8001bee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf0:	f7ff f9ae 	bl	8000f50 <HAL_GetTick>
 8001bf4:	0003      	movs	r3, r0
 8001bf6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001bf8:	e008      	b.n	8001c0c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001bfa:	f7ff f9a9 	bl	8000f50 <HAL_GetTick>
 8001bfe:	0002      	movs	r2, r0
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e0a2      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c0c:	4b53      	ldr	r3, [pc, #332]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c10:	2202      	movs	r2, #2
 8001c12:	4013      	ands	r3, r2
 8001c14:	d1f1      	bne.n	8001bfa <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d100      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4e4>
 8001c1e:	e097      	b.n	8001d50 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c20:	4b4e      	ldr	r3, [pc, #312]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	220c      	movs	r2, #12
 8001c26:	4013      	ands	r3, r2
 8001c28:	2b08      	cmp	r3, #8
 8001c2a:	d100      	bne.n	8001c2e <HAL_RCC_OscConfig+0x4f2>
 8001c2c:	e06b      	b.n	8001d06 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d14c      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c36:	4b49      	ldr	r3, [pc, #292]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	4b48      	ldr	r3, [pc, #288]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c3c:	494a      	ldr	r1, [pc, #296]	; (8001d68 <HAL_RCC_OscConfig+0x62c>)
 8001c3e:	400a      	ands	r2, r1
 8001c40:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c42:	f7ff f985 	bl	8000f50 <HAL_GetTick>
 8001c46:	0003      	movs	r3, r0
 8001c48:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c4c:	f7ff f980 	bl	8000f50 <HAL_GetTick>
 8001c50:	0002      	movs	r2, r0
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e079      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5e:	4b3f      	ldr	r3, [pc, #252]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	2380      	movs	r3, #128	; 0x80
 8001c64:	049b      	lsls	r3, r3, #18
 8001c66:	4013      	ands	r3, r2
 8001c68:	d1f0      	bne.n	8001c4c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c6a:	4b3c      	ldr	r3, [pc, #240]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c6e:	220f      	movs	r2, #15
 8001c70:	4393      	bics	r3, r2
 8001c72:	0019      	movs	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c78:	4b38      	ldr	r3, [pc, #224]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c7e:	4b37      	ldr	r3, [pc, #220]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	4a3a      	ldr	r2, [pc, #232]	; (8001d6c <HAL_RCC_OscConfig+0x630>)
 8001c84:	4013      	ands	r3, r2
 8001c86:	0019      	movs	r1, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c90:	431a      	orrs	r2, r3
 8001c92:	4b32      	ldr	r3, [pc, #200]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c94:	430a      	orrs	r2, r1
 8001c96:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c98:	4b30      	ldr	r3, [pc, #192]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b2f      	ldr	r3, [pc, #188]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	0449      	lsls	r1, r1, #17
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca6:	f7ff f953 	bl	8000f50 <HAL_GetTick>
 8001caa:	0003      	movs	r3, r0
 8001cac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cae:	e008      	b.n	8001cc2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb0:	f7ff f94e 	bl	8000f50 <HAL_GetTick>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d901      	bls.n	8001cc2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	e047      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc2:	4b26      	ldr	r3, [pc, #152]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	2380      	movs	r3, #128	; 0x80
 8001cc8:	049b      	lsls	r3, r3, #18
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d0f0      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x574>
 8001cce:	e03f      	b.n	8001d50 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd0:	4b22      	ldr	r3, [pc, #136]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4b21      	ldr	r3, [pc, #132]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001cd6:	4924      	ldr	r1, [pc, #144]	; (8001d68 <HAL_RCC_OscConfig+0x62c>)
 8001cd8:	400a      	ands	r2, r1
 8001cda:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cdc:	f7ff f938 	bl	8000f50 <HAL_GetTick>
 8001ce0:	0003      	movs	r3, r0
 8001ce2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce4:	e008      	b.n	8001cf8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ce6:	f7ff f933 	bl	8000f50 <HAL_GetTick>
 8001cea:	0002      	movs	r2, r0
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d901      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e02c      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cf8:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	2380      	movs	r3, #128	; 0x80
 8001cfe:	049b      	lsls	r3, r3, #18
 8001d00:	4013      	ands	r3, r2
 8001d02:	d1f0      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x5aa>
 8001d04:	e024      	b.n	8001d50 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a1b      	ldr	r3, [r3, #32]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e01f      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d12:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d18:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <HAL_RCC_OscConfig+0x620>)
 8001d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1e:	697a      	ldr	r2, [r7, #20]
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	025b      	lsls	r3, r3, #9
 8001d24:	401a      	ands	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d10e      	bne.n	8001d4c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	220f      	movs	r2, #15
 8001d32:	401a      	ands	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d107      	bne.n	8001d4c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	23f0      	movs	r3, #240	; 0xf0
 8001d40:	039b      	lsls	r3, r3, #14
 8001d42:	401a      	ands	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d001      	beq.n	8001d50 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e000      	b.n	8001d52 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b008      	add	sp, #32
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	00001388 	.word	0x00001388
 8001d64:	efffffff 	.word	0xefffffff
 8001d68:	feffffff 	.word	0xfeffffff
 8001d6c:	ffc2ffff 	.word	0xffc2ffff

08001d70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e0b3      	b.n	8001eec <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d84:	4b5b      	ldr	r3, [pc, #364]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d911      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d92:	4b58      	ldr	r3, [pc, #352]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2201      	movs	r2, #1
 8001d98:	4393      	bics	r3, r2
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	4b55      	ldr	r3, [pc, #340]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001da4:	4b53      	ldr	r3, [pc, #332]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2201      	movs	r2, #1
 8001daa:	4013      	ands	r3, r2
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d001      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e09a      	b.n	8001eec <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2202      	movs	r2, #2
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d015      	beq.n	8001dec <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2204      	movs	r2, #4
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d006      	beq.n	8001dd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dca:	4b4b      	ldr	r3, [pc, #300]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	4b4a      	ldr	r3, [pc, #296]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001dd0:	21e0      	movs	r1, #224	; 0xe0
 8001dd2:	00c9      	lsls	r1, r1, #3
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dd8:	4b47      	ldr	r3, [pc, #284]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	22f0      	movs	r2, #240	; 0xf0
 8001dde:	4393      	bics	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	4b44      	ldr	r3, [pc, #272]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001de8:	430a      	orrs	r2, r1
 8001dea:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2201      	movs	r2, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	d040      	beq.n	8001e78 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d107      	bne.n	8001e0e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfe:	4b3e      	ldr	r3, [pc, #248]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	2380      	movs	r3, #128	; 0x80
 8001e04:	029b      	lsls	r3, r3, #10
 8001e06:	4013      	ands	r3, r2
 8001e08:	d114      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e06e      	b.n	8001eec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d107      	bne.n	8001e26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e16:	4b38      	ldr	r3, [pc, #224]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	049b      	lsls	r3, r3, #18
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d108      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e062      	b.n	8001eec <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e26:	4b34      	ldr	r3, [pc, #208]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d101      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e05b      	b.n	8001eec <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e34:	4b30      	ldr	r3, [pc, #192]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2203      	movs	r2, #3
 8001e3a:	4393      	bics	r3, r2
 8001e3c:	0019      	movs	r1, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685a      	ldr	r2, [r3, #4]
 8001e42:	4b2d      	ldr	r3, [pc, #180]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001e44:	430a      	orrs	r2, r1
 8001e46:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e48:	f7ff f882 	bl	8000f50 <HAL_GetTick>
 8001e4c:	0003      	movs	r3, r0
 8001e4e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e50:	e009      	b.n	8001e66 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e52:	f7ff f87d 	bl	8000f50 <HAL_GetTick>
 8001e56:	0002      	movs	r2, r0
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	4a27      	ldr	r2, [pc, #156]	; (8001efc <HAL_RCC_ClockConfig+0x18c>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d901      	bls.n	8001e66 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e042      	b.n	8001eec <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e66:	4b24      	ldr	r3, [pc, #144]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	220c      	movs	r2, #12
 8001e6c:	401a      	ands	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d1ec      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e78:	4b1e      	ldr	r3, [pc, #120]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	4013      	ands	r3, r2
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d211      	bcs.n	8001eaa <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e86:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	4393      	bics	r3, r2
 8001e8e:	0019      	movs	r1, r3
 8001e90:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	430a      	orrs	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e98:	4b16      	ldr	r3, [pc, #88]	; (8001ef4 <HAL_RCC_ClockConfig+0x184>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d001      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e020      	b.n	8001eec <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2204      	movs	r2, #4
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d009      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb4:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	4a11      	ldr	r2, [pc, #68]	; (8001f00 <HAL_RCC_ClockConfig+0x190>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	0019      	movs	r1, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68da      	ldr	r2, [r3, #12]
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ec8:	f000 f820 	bl	8001f0c <HAL_RCC_GetSysClockFreq>
 8001ecc:	0001      	movs	r1, r0
 8001ece:	4b0a      	ldr	r3, [pc, #40]	; (8001ef8 <HAL_RCC_ClockConfig+0x188>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	091b      	lsrs	r3, r3, #4
 8001ed4:	220f      	movs	r2, #15
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	4a0a      	ldr	r2, [pc, #40]	; (8001f04 <HAL_RCC_ClockConfig+0x194>)
 8001eda:	5cd3      	ldrb	r3, [r2, r3]
 8001edc:	000a      	movs	r2, r1
 8001ede:	40da      	lsrs	r2, r3
 8001ee0:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <HAL_RCC_ClockConfig+0x198>)
 8001ee2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	f7fe ffed 	bl	8000ec4 <HAL_InitTick>
  
  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	0018      	movs	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	b004      	add	sp, #16
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40022000 	.word	0x40022000
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	00001388 	.word	0x00001388
 8001f00:	fffff8ff 	.word	0xfffff8ff
 8001f04:	08003e74 	.word	0x08003e74
 8001f08:	20000010 	.word	0x20000010

08001f0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	2300      	movs	r3, #0
 8001f20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f26:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	220c      	movs	r2, #12
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	d002      	beq.n	8001f3c <HAL_RCC_GetSysClockFreq+0x30>
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d003      	beq.n	8001f42 <HAL_RCC_GetSysClockFreq+0x36>
 8001f3a:	e02c      	b.n	8001f96 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f3c:	4b1b      	ldr	r3, [pc, #108]	; (8001fac <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f3e:	613b      	str	r3, [r7, #16]
      break;
 8001f40:	e02c      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	0c9b      	lsrs	r3, r3, #18
 8001f46:	220f      	movs	r2, #15
 8001f48:	4013      	ands	r3, r2
 8001f4a:	4a19      	ldr	r2, [pc, #100]	; (8001fb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f4c:	5cd3      	ldrb	r3, [r2, r3]
 8001f4e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f50:	4b15      	ldr	r3, [pc, #84]	; (8001fa8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f54:	220f      	movs	r2, #15
 8001f56:	4013      	ands	r3, r2
 8001f58:	4a16      	ldr	r2, [pc, #88]	; (8001fb4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001f5a:	5cd3      	ldrb	r3, [r2, r3]
 8001f5c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	025b      	lsls	r3, r3, #9
 8001f64:	4013      	ands	r3, r2
 8001f66:	d009      	beq.n	8001f7c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	4810      	ldr	r0, [pc, #64]	; (8001fac <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f6c:	f7fe f8cc 	bl	8000108 <__udivsi3>
 8001f70:	0003      	movs	r3, r0
 8001f72:	001a      	movs	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4353      	muls	r3, r2
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	e009      	b.n	8001f90 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f7c:	6879      	ldr	r1, [r7, #4]
 8001f7e:	000a      	movs	r2, r1
 8001f80:	0152      	lsls	r2, r2, #5
 8001f82:	1a52      	subs	r2, r2, r1
 8001f84:	0193      	lsls	r3, r2, #6
 8001f86:	1a9b      	subs	r3, r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	185b      	adds	r3, r3, r1
 8001f8c:	021b      	lsls	r3, r3, #8
 8001f8e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	613b      	str	r3, [r7, #16]
      break;
 8001f94:	e002      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f96:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0xac>)
 8001f98:	613b      	str	r3, [r7, #16]
      break;
 8001f9a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f9c:	693b      	ldr	r3, [r7, #16]
}
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	b006      	add	sp, #24
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	00f42400 	.word	0x00f42400
 8001fb0:	08003e8c 	.word	0x08003e8c
 8001fb4:	08003e9c 	.word	0x08003e9c
 8001fb8:	007a1200 	.word	0x007a1200

08001fbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fc0:	4b02      	ldr	r3, [pc, #8]	; (8001fcc <HAL_RCC_GetHCLKFreq+0x10>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	20000010 	.word	0x20000010

08001fd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001fd4:	f7ff fff2 	bl	8001fbc <HAL_RCC_GetHCLKFreq>
 8001fd8:	0001      	movs	r1, r0
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	0a1b      	lsrs	r3, r3, #8
 8001fe0:	2207      	movs	r2, #7
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	4a04      	ldr	r2, [pc, #16]	; (8001ff8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fe6:	5cd3      	ldrb	r3, [r2, r3]
 8001fe8:	40d9      	lsrs	r1, r3
 8001fea:	000b      	movs	r3, r1
}    
 8001fec:	0018      	movs	r0, r3
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	08003e84 	.word	0x08003e84

08001ffc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002004:	2300      	movs	r3, #0
 8002006:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	2380      	movs	r3, #128	; 0x80
 8002012:	025b      	lsls	r3, r3, #9
 8002014:	4013      	ands	r3, r2
 8002016:	d100      	bne.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002018:	e08e      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800201a:	2017      	movs	r0, #23
 800201c:	183b      	adds	r3, r7, r0
 800201e:	2200      	movs	r2, #0
 8002020:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002022:	4b57      	ldr	r3, [pc, #348]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	2380      	movs	r3, #128	; 0x80
 8002028:	055b      	lsls	r3, r3, #21
 800202a:	4013      	ands	r3, r2
 800202c:	d110      	bne.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800202e:	4b54      	ldr	r3, [pc, #336]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002030:	69da      	ldr	r2, [r3, #28]
 8002032:	4b53      	ldr	r3, [pc, #332]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002034:	2180      	movs	r1, #128	; 0x80
 8002036:	0549      	lsls	r1, r1, #21
 8002038:	430a      	orrs	r2, r1
 800203a:	61da      	str	r2, [r3, #28]
 800203c:	4b50      	ldr	r3, [pc, #320]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800203e:	69da      	ldr	r2, [r3, #28]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	055b      	lsls	r3, r3, #21
 8002044:	4013      	ands	r3, r2
 8002046:	60bb      	str	r3, [r7, #8]
 8002048:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800204a:	183b      	adds	r3, r7, r0
 800204c:	2201      	movs	r2, #1
 800204e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002050:	4b4c      	ldr	r3, [pc, #304]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	2380      	movs	r3, #128	; 0x80
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	4013      	ands	r3, r2
 800205a:	d11a      	bne.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800205c:	4b49      	ldr	r3, [pc, #292]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	4b48      	ldr	r3, [pc, #288]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002062:	2180      	movs	r1, #128	; 0x80
 8002064:	0049      	lsls	r1, r1, #1
 8002066:	430a      	orrs	r2, r1
 8002068:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800206a:	f7fe ff71 	bl	8000f50 <HAL_GetTick>
 800206e:	0003      	movs	r3, r0
 8002070:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002072:	e008      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002074:	f7fe ff6c 	bl	8000f50 <HAL_GetTick>
 8002078:	0002      	movs	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	; 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e077      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002086:	4b3f      	ldr	r3, [pc, #252]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	2380      	movs	r3, #128	; 0x80
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	4013      	ands	r3, r2
 8002090:	d0f0      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002092:	4b3b      	ldr	r3, [pc, #236]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002094:	6a1a      	ldr	r2, [r3, #32]
 8002096:	23c0      	movs	r3, #192	; 0xc0
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4013      	ands	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d034      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	23c0      	movs	r3, #192	; 0xc0
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4013      	ands	r3, r2
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d02c      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020b4:	4b32      	ldr	r3, [pc, #200]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	4a33      	ldr	r2, [pc, #204]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80020ba:	4013      	ands	r3, r2
 80020bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020be:	4b30      	ldr	r3, [pc, #192]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020c0:	6a1a      	ldr	r2, [r3, #32]
 80020c2:	4b2f      	ldr	r3, [pc, #188]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020c4:	2180      	movs	r1, #128	; 0x80
 80020c6:	0249      	lsls	r1, r1, #9
 80020c8:	430a      	orrs	r2, r1
 80020ca:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020cc:	4b2c      	ldr	r3, [pc, #176]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020ce:	6a1a      	ldr	r2, [r3, #32]
 80020d0:	4b2b      	ldr	r3, [pc, #172]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020d2:	492e      	ldr	r1, [pc, #184]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80020d4:	400a      	ands	r2, r1
 80020d6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020d8:	4b29      	ldr	r3, [pc, #164]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2201      	movs	r2, #1
 80020e2:	4013      	ands	r3, r2
 80020e4:	d013      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e6:	f7fe ff33 	bl	8000f50 <HAL_GetTick>
 80020ea:	0003      	movs	r3, r0
 80020ec:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ee:	e009      	b.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020f0:	f7fe ff2e 	bl	8000f50 <HAL_GetTick>
 80020f4:	0002      	movs	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	4a25      	ldr	r2, [pc, #148]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d901      	bls.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e038      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002104:	4b1e      	ldr	r3, [pc, #120]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	2202      	movs	r2, #2
 800210a:	4013      	ands	r3, r2
 800210c:	d0f0      	beq.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800210e:	4b1c      	ldr	r3, [pc, #112]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	4a1d      	ldr	r2, [pc, #116]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002114:	4013      	ands	r3, r2
 8002116:	0019      	movs	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	4b18      	ldr	r3, [pc, #96]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800211e:	430a      	orrs	r2, r1
 8002120:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002122:	2317      	movs	r3, #23
 8002124:	18fb      	adds	r3, r7, r3
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d105      	bne.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800212c:	4b14      	ldr	r3, [pc, #80]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	4b13      	ldr	r3, [pc, #76]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002132:	4918      	ldr	r1, [pc, #96]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002134:	400a      	ands	r2, r1
 8002136:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2201      	movs	r2, #1
 800213e:	4013      	ands	r3, r2
 8002140:	d009      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002142:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	2203      	movs	r2, #3
 8002148:	4393      	bics	r3, r2
 800214a:	0019      	movs	r1, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002152:	430a      	orrs	r2, r1
 8002154:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	2220      	movs	r2, #32
 800215c:	4013      	ands	r3, r2
 800215e:	d009      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002160:	4b07      	ldr	r3, [pc, #28]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002164:	2210      	movs	r2, #16
 8002166:	4393      	bics	r3, r2
 8002168:	0019      	movs	r1, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	4b04      	ldr	r3, [pc, #16]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002170:	430a      	orrs	r2, r1
 8002172:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	0018      	movs	r0, r3
 8002178:	46bd      	mov	sp, r7
 800217a:	b006      	add	sp, #24
 800217c:	bd80      	pop	{r7, pc}
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	40021000 	.word	0x40021000
 8002184:	40007000 	.word	0x40007000
 8002188:	fffffcff 	.word	0xfffffcff
 800218c:	fffeffff 	.word	0xfffeffff
 8002190:	00001388 	.word	0x00001388
 8002194:	efffffff 	.word	0xefffffff

08002198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e042      	b.n	8002230 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	223d      	movs	r2, #61	; 0x3d
 80021ae:	5c9b      	ldrb	r3, [r3, r2]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d107      	bne.n	80021c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	223c      	movs	r2, #60	; 0x3c
 80021ba:	2100      	movs	r1, #0
 80021bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	0018      	movs	r0, r3
 80021c2:	f7fe fd19 	bl	8000bf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	223d      	movs	r2, #61	; 0x3d
 80021ca:	2102      	movs	r1, #2
 80021cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	3304      	adds	r3, #4
 80021d6:	0019      	movs	r1, r3
 80021d8:	0010      	movs	r0, r2
 80021da:	f000 f9dd 	bl	8002598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2246      	movs	r2, #70	; 0x46
 80021e2:	2101      	movs	r1, #1
 80021e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	223e      	movs	r2, #62	; 0x3e
 80021ea:	2101      	movs	r1, #1
 80021ec:	5499      	strb	r1, [r3, r2]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	223f      	movs	r2, #63	; 0x3f
 80021f2:	2101      	movs	r1, #1
 80021f4:	5499      	strb	r1, [r3, r2]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2240      	movs	r2, #64	; 0x40
 80021fa:	2101      	movs	r1, #1
 80021fc:	5499      	strb	r1, [r3, r2]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2241      	movs	r2, #65	; 0x41
 8002202:	2101      	movs	r1, #1
 8002204:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2242      	movs	r2, #66	; 0x42
 800220a:	2101      	movs	r1, #1
 800220c:	5499      	strb	r1, [r3, r2]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2243      	movs	r2, #67	; 0x43
 8002212:	2101      	movs	r1, #1
 8002214:	5499      	strb	r1, [r3, r2]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2244      	movs	r2, #68	; 0x44
 800221a:	2101      	movs	r1, #1
 800221c:	5499      	strb	r1, [r3, r2]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2245      	movs	r2, #69	; 0x45
 8002222:	2101      	movs	r1, #1
 8002224:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	223d      	movs	r2, #61	; 0x3d
 800222a:	2101      	movs	r1, #1
 800222c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	0018      	movs	r0, r3
 8002232:	46bd      	mov	sp, r7
 8002234:	b002      	add	sp, #8
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	223d      	movs	r2, #61	; 0x3d
 8002244:	5c9b      	ldrb	r3, [r3, r2]
 8002246:	b2db      	uxtb	r3, r3
 8002248:	2b01      	cmp	r3, #1
 800224a:	d001      	beq.n	8002250 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e035      	b.n	80022bc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	223d      	movs	r2, #61	; 0x3d
 8002254:	2102      	movs	r1, #2
 8002256:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68da      	ldr	r2, [r3, #12]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2101      	movs	r1, #1
 8002264:	430a      	orrs	r2, r1
 8002266:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a15      	ldr	r2, [pc, #84]	; (80022c4 <HAL_TIM_Base_Start_IT+0x8c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d009      	beq.n	8002286 <HAL_TIM_Base_Start_IT+0x4e>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a14      	ldr	r2, [pc, #80]	; (80022c8 <HAL_TIM_Base_Start_IT+0x90>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d004      	beq.n	8002286 <HAL_TIM_Base_Start_IT+0x4e>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a12      	ldr	r2, [pc, #72]	; (80022cc <HAL_TIM_Base_Start_IT+0x94>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d111      	bne.n	80022aa <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	2207      	movs	r2, #7
 800228e:	4013      	ands	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2b06      	cmp	r3, #6
 8002296:	d010      	beq.n	80022ba <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2101      	movs	r1, #1
 80022a4:	430a      	orrs	r2, r1
 80022a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022a8:	e007      	b.n	80022ba <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2101      	movs	r1, #1
 80022b6:	430a      	orrs	r2, r1
 80022b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b004      	add	sp, #16
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40012c00 	.word	0x40012c00
 80022c8:	40000400 	.word	0x40000400
 80022cc:	40014000 	.word	0x40014000

080022d0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2101      	movs	r1, #1
 80022e4:	438a      	bics	r2, r1
 80022e6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <HAL_TIM_Base_Stop_IT+0x54>)
 80022f0:	4013      	ands	r3, r2
 80022f2:	d10d      	bne.n	8002310 <HAL_TIM_Base_Stop_IT+0x40>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	4a0b      	ldr	r2, [pc, #44]	; (8002328 <HAL_TIM_Base_Stop_IT+0x58>)
 80022fc:	4013      	ands	r3, r2
 80022fe:	d107      	bne.n	8002310 <HAL_TIM_Base_Stop_IT+0x40>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2101      	movs	r1, #1
 800230c:	438a      	bics	r2, r1
 800230e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	223d      	movs	r2, #61	; 0x3d
 8002314:	2101      	movs	r1, #1
 8002316:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	0018      	movs	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	b002      	add	sp, #8
 8002320:	bd80      	pop	{r7, pc}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	00001111 	.word	0x00001111
 8002328:	00000444 	.word	0x00000444

0800232c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	691b      	ldr	r3, [r3, #16]
 800233a:	2202      	movs	r2, #2
 800233c:	4013      	ands	r3, r2
 800233e:	2b02      	cmp	r3, #2
 8002340:	d124      	bne.n	800238c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	2202      	movs	r2, #2
 800234a:	4013      	ands	r3, r2
 800234c:	2b02      	cmp	r3, #2
 800234e:	d11d      	bne.n	800238c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2203      	movs	r2, #3
 8002356:	4252      	negs	r2, r2
 8002358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	2203      	movs	r2, #3
 8002368:	4013      	ands	r3, r2
 800236a:	d004      	beq.n	8002376 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	0018      	movs	r0, r3
 8002370:	f000 f8fa 	bl	8002568 <HAL_TIM_IC_CaptureCallback>
 8002374:	e007      	b.n	8002386 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	0018      	movs	r0, r3
 800237a:	f000 f8ed 	bl	8002558 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	0018      	movs	r0, r3
 8002382:	f000 f8f9 	bl	8002578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	2204      	movs	r2, #4
 8002394:	4013      	ands	r3, r2
 8002396:	2b04      	cmp	r3, #4
 8002398:	d125      	bne.n	80023e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	2204      	movs	r2, #4
 80023a2:	4013      	ands	r3, r2
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d11e      	bne.n	80023e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2205      	movs	r2, #5
 80023ae:	4252      	negs	r2, r2
 80023b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2202      	movs	r2, #2
 80023b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	699a      	ldr	r2, [r3, #24]
 80023be:	23c0      	movs	r3, #192	; 0xc0
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4013      	ands	r3, r2
 80023c4:	d004      	beq.n	80023d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	0018      	movs	r0, r3
 80023ca:	f000 f8cd 	bl	8002568 <HAL_TIM_IC_CaptureCallback>
 80023ce:	e007      	b.n	80023e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	0018      	movs	r0, r3
 80023d4:	f000 f8c0 	bl	8002558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	0018      	movs	r0, r3
 80023dc:	f000 f8cc 	bl	8002578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	2208      	movs	r2, #8
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b08      	cmp	r3, #8
 80023f2:	d124      	bne.n	800243e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2208      	movs	r2, #8
 80023fc:	4013      	ands	r3, r2
 80023fe:	2b08      	cmp	r3, #8
 8002400:	d11d      	bne.n	800243e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2209      	movs	r2, #9
 8002408:	4252      	negs	r2, r2
 800240a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2204      	movs	r2, #4
 8002410:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	2203      	movs	r2, #3
 800241a:	4013      	ands	r3, r2
 800241c:	d004      	beq.n	8002428 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	0018      	movs	r0, r3
 8002422:	f000 f8a1 	bl	8002568 <HAL_TIM_IC_CaptureCallback>
 8002426:	e007      	b.n	8002438 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	0018      	movs	r0, r3
 800242c:	f000 f894 	bl	8002558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	0018      	movs	r0, r3
 8002434:	f000 f8a0 	bl	8002578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	2210      	movs	r2, #16
 8002446:	4013      	ands	r3, r2
 8002448:	2b10      	cmp	r3, #16
 800244a:	d125      	bne.n	8002498 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	2210      	movs	r2, #16
 8002454:	4013      	ands	r3, r2
 8002456:	2b10      	cmp	r3, #16
 8002458:	d11e      	bne.n	8002498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2211      	movs	r2, #17
 8002460:	4252      	negs	r2, r2
 8002462:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2208      	movs	r2, #8
 8002468:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	69da      	ldr	r2, [r3, #28]
 8002470:	23c0      	movs	r3, #192	; 0xc0
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4013      	ands	r3, r2
 8002476:	d004      	beq.n	8002482 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	0018      	movs	r0, r3
 800247c:	f000 f874 	bl	8002568 <HAL_TIM_IC_CaptureCallback>
 8002480:	e007      	b.n	8002492 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	0018      	movs	r0, r3
 8002486:	f000 f867 	bl	8002558 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	0018      	movs	r0, r3
 800248e:	f000 f873 	bl	8002578 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	2201      	movs	r2, #1
 80024a0:	4013      	ands	r3, r2
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d10f      	bne.n	80024c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	2201      	movs	r2, #1
 80024ae:	4013      	ands	r3, r2
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d108      	bne.n	80024c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2202      	movs	r2, #2
 80024ba:	4252      	negs	r2, r2
 80024bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	0018      	movs	r0, r3
 80024c2:	f7fd fec7 	bl	8000254 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	2280      	movs	r2, #128	; 0x80
 80024ce:	4013      	ands	r3, r2
 80024d0:	2b80      	cmp	r3, #128	; 0x80
 80024d2:	d10f      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	2280      	movs	r2, #128	; 0x80
 80024dc:	4013      	ands	r3, r2
 80024de:	2b80      	cmp	r3, #128	; 0x80
 80024e0:	d108      	bne.n	80024f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2281      	movs	r2, #129	; 0x81
 80024e8:	4252      	negs	r2, r2
 80024ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	0018      	movs	r0, r3
 80024f0:	f000 f8d0 	bl	8002694 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	2240      	movs	r2, #64	; 0x40
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b40      	cmp	r3, #64	; 0x40
 8002500:	d10f      	bne.n	8002522 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	2240      	movs	r2, #64	; 0x40
 800250a:	4013      	ands	r3, r2
 800250c:	2b40      	cmp	r3, #64	; 0x40
 800250e:	d108      	bne.n	8002522 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2241      	movs	r2, #65	; 0x41
 8002516:	4252      	negs	r2, r2
 8002518:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	0018      	movs	r0, r3
 800251e:	f000 f833 	bl	8002588 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	2220      	movs	r2, #32
 800252a:	4013      	ands	r3, r2
 800252c:	2b20      	cmp	r3, #32
 800252e:	d10f      	bne.n	8002550 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	2220      	movs	r2, #32
 8002538:	4013      	ands	r3, r2
 800253a:	2b20      	cmp	r3, #32
 800253c:	d108      	bne.n	8002550 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2221      	movs	r2, #33	; 0x21
 8002544:	4252      	negs	r2, r2
 8002546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	0018      	movs	r0, r3
 800254c:	f000 f89a 	bl	8002684 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002550:	46c0      	nop			; (mov r8, r8)
 8002552:	46bd      	mov	sp, r7
 8002554:	b002      	add	sp, #8
 8002556:	bd80      	pop	{r7, pc}

08002558 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002560:	46c0      	nop			; (mov r8, r8)
 8002562:	46bd      	mov	sp, r7
 8002564:	b002      	add	sp, #8
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002570:	46c0      	nop			; (mov r8, r8)
 8002572:	46bd      	mov	sp, r7
 8002574:	b002      	add	sp, #8
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002580:	46c0      	nop			; (mov r8, r8)
 8002582:	46bd      	mov	sp, r7
 8002584:	b002      	add	sp, #8
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	b002      	add	sp, #8
 8002596:	bd80      	pop	{r7, pc}

08002598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a2f      	ldr	r2, [pc, #188]	; (8002668 <TIM_Base_SetConfig+0xd0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d003      	beq.n	80025b8 <TIM_Base_SetConfig+0x20>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a2e      	ldr	r2, [pc, #184]	; (800266c <TIM_Base_SetConfig+0xd4>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d108      	bne.n	80025ca <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2270      	movs	r2, #112	; 0x70
 80025bc:	4393      	bics	r3, r2
 80025be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a26      	ldr	r2, [pc, #152]	; (8002668 <TIM_Base_SetConfig+0xd0>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d013      	beq.n	80025fa <TIM_Base_SetConfig+0x62>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a25      	ldr	r2, [pc, #148]	; (800266c <TIM_Base_SetConfig+0xd4>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d00f      	beq.n	80025fa <TIM_Base_SetConfig+0x62>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a24      	ldr	r2, [pc, #144]	; (8002670 <TIM_Base_SetConfig+0xd8>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d00b      	beq.n	80025fa <TIM_Base_SetConfig+0x62>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a23      	ldr	r2, [pc, #140]	; (8002674 <TIM_Base_SetConfig+0xdc>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d007      	beq.n	80025fa <TIM_Base_SetConfig+0x62>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a22      	ldr	r2, [pc, #136]	; (8002678 <TIM_Base_SetConfig+0xe0>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d003      	beq.n	80025fa <TIM_Base_SetConfig+0x62>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a21      	ldr	r2, [pc, #132]	; (800267c <TIM_Base_SetConfig+0xe4>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d108      	bne.n	800260c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4a20      	ldr	r2, [pc, #128]	; (8002680 <TIM_Base_SetConfig+0xe8>)
 80025fe:	4013      	ands	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	4313      	orrs	r3, r2
 800260a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2280      	movs	r2, #128	; 0x80
 8002610:	4393      	bics	r3, r2
 8002612:	001a      	movs	r2, r3
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a0c      	ldr	r2, [pc, #48]	; (8002668 <TIM_Base_SetConfig+0xd0>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00b      	beq.n	8002652 <TIM_Base_SetConfig+0xba>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a0d      	ldr	r2, [pc, #52]	; (8002674 <TIM_Base_SetConfig+0xdc>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d007      	beq.n	8002652 <TIM_Base_SetConfig+0xba>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a0c      	ldr	r2, [pc, #48]	; (8002678 <TIM_Base_SetConfig+0xe0>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d003      	beq.n	8002652 <TIM_Base_SetConfig+0xba>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a0b      	ldr	r2, [pc, #44]	; (800267c <TIM_Base_SetConfig+0xe4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d103      	bne.n	800265a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	691a      	ldr	r2, [r3, #16]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2201      	movs	r2, #1
 800265e:	615a      	str	r2, [r3, #20]
}
 8002660:	46c0      	nop			; (mov r8, r8)
 8002662:	46bd      	mov	sp, r7
 8002664:	b004      	add	sp, #16
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40012c00 	.word	0x40012c00
 800266c:	40000400 	.word	0x40000400
 8002670:	40002000 	.word	0x40002000
 8002674:	40014000 	.word	0x40014000
 8002678:	40014400 	.word	0x40014400
 800267c:	40014800 	.word	0x40014800
 8002680:	fffffcff 	.word	0xfffffcff

08002684 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800268c:	46c0      	nop			; (mov r8, r8)
 800268e:	46bd      	mov	sp, r7
 8002690:	b002      	add	sp, #8
 8002692:	bd80      	pop	{r7, pc}

08002694 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800269c:	46c0      	nop			; (mov r8, r8)
 800269e:	46bd      	mov	sp, r7
 80026a0:	b002      	add	sp, #8
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e044      	b.n	8002740 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d107      	bne.n	80026ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2278      	movs	r2, #120	; 0x78
 80026c2:	2100      	movs	r1, #0
 80026c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	0018      	movs	r0, r3
 80026ca:	f7fe fabd 	bl	8000c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2224      	movs	r2, #36	; 0x24
 80026d2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2101      	movs	r1, #1
 80026e0:	438a      	bics	r2, r1
 80026e2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	0018      	movs	r0, r3
 80026e8:	f000 fc3a 	bl	8002f60 <UART_SetConfig>
 80026ec:	0003      	movs	r3, r0
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d101      	bne.n	80026f6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e024      	b.n	8002740 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	0018      	movs	r0, r3
 8002702:	f000 fd6d 	bl	80031e0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	490d      	ldr	r1, [pc, #52]	; (8002748 <HAL_UART_Init+0xa4>)
 8002712:	400a      	ands	r2, r1
 8002714:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2108      	movs	r1, #8
 8002722:	438a      	bics	r2, r1
 8002724:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2101      	movs	r1, #1
 8002732:	430a      	orrs	r2, r1
 8002734:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	0018      	movs	r0, r3
 800273a:	f000 fe05 	bl	8003348 <UART_CheckIdleState>
 800273e:	0003      	movs	r3, r0
}
 8002740:	0018      	movs	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	b002      	add	sp, #8
 8002746:	bd80      	pop	{r7, pc}
 8002748:	fffff7ff 	.word	0xfffff7ff

0800274c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e030      	b.n	80027c0 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2224      	movs	r2, #36	; 0x24
 8002762:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2101      	movs	r1, #1
 8002770:	438a      	bics	r2, r1
 8002772:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2200      	movs	r2, #0
 800278a:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	0018      	movs	r0, r3
 8002790:	f7fe faea 	bl	8000d68 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2284      	movs	r2, #132	; 0x84
 8002798:	2100      	movs	r1, #0
 800279a:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2280      	movs	r2, #128	; 0x80
 80027a6:	2100      	movs	r1, #0
 80027a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2278      	movs	r2, #120	; 0x78
 80027ba:	2100      	movs	r1, #0
 80027bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	0018      	movs	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	b002      	add	sp, #8
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b08a      	sub	sp, #40	; 0x28
 80027cc:	af02      	add	r7, sp, #8
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	1dbb      	adds	r3, r7, #6
 80027d6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027dc:	2b20      	cmp	r3, #32
 80027de:	d000      	beq.n	80027e2 <HAL_UART_Transmit+0x1a>
 80027e0:	e08d      	b.n	80028fe <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_UART_Transmit+0x28>
 80027e8:	1dbb      	adds	r3, r7, #6
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e085      	b.n	8002900 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	689a      	ldr	r2, [r3, #8]
 80027f8:	2380      	movs	r3, #128	; 0x80
 80027fa:	015b      	lsls	r3, r3, #5
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d109      	bne.n	8002814 <HAL_UART_Transmit+0x4c>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	2201      	movs	r2, #1
 800280c:	4013      	ands	r3, r2
 800280e:	d001      	beq.n	8002814 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e075      	b.n	8002900 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2284      	movs	r2, #132	; 0x84
 8002818:	2100      	movs	r1, #0
 800281a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2221      	movs	r2, #33	; 0x21
 8002820:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002822:	f7fe fb95 	bl	8000f50 <HAL_GetTick>
 8002826:	0003      	movs	r3, r0
 8002828:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	1dba      	adds	r2, r7, #6
 800282e:	2150      	movs	r1, #80	; 0x50
 8002830:	8812      	ldrh	r2, [r2, #0]
 8002832:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	1dba      	adds	r2, r7, #6
 8002838:	2152      	movs	r1, #82	; 0x52
 800283a:	8812      	ldrh	r2, [r2, #0]
 800283c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	015b      	lsls	r3, r3, #5
 8002846:	429a      	cmp	r2, r3
 8002848:	d108      	bne.n	800285c <HAL_UART_Transmit+0x94>
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d104      	bne.n	800285c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	61bb      	str	r3, [r7, #24]
 800285a:	e003      	b.n	8002864 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002860:	2300      	movs	r3, #0
 8002862:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002864:	e030      	b.n	80028c8 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	68f8      	ldr	r0, [r7, #12]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	0013      	movs	r3, r2
 8002870:	2200      	movs	r2, #0
 8002872:	2180      	movs	r1, #128	; 0x80
 8002874:	f000 fe10 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 8002878:	1e03      	subs	r3, r0, #0
 800287a:	d004      	beq.n	8002886 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2220      	movs	r2, #32
 8002880:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e03c      	b.n	8002900 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d10b      	bne.n	80028a4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	881a      	ldrh	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	05d2      	lsls	r2, r2, #23
 8002896:	0dd2      	lsrs	r2, r2, #23
 8002898:	b292      	uxth	r2, r2
 800289a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	3302      	adds	r3, #2
 80028a0:	61bb      	str	r3, [r7, #24]
 80028a2:	e008      	b.n	80028b6 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	781a      	ldrb	r2, [r3, #0]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	b292      	uxth	r2, r2
 80028ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	3301      	adds	r3, #1
 80028b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2252      	movs	r2, #82	; 0x52
 80028ba:	5a9b      	ldrh	r3, [r3, r2]
 80028bc:	b29b      	uxth	r3, r3
 80028be:	3b01      	subs	r3, #1
 80028c0:	b299      	uxth	r1, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2252      	movs	r2, #82	; 0x52
 80028c6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2252      	movs	r2, #82	; 0x52
 80028cc:	5a9b      	ldrh	r3, [r3, r2]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1c8      	bne.n	8002866 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	0013      	movs	r3, r2
 80028de:	2200      	movs	r2, #0
 80028e0:	2140      	movs	r1, #64	; 0x40
 80028e2:	f000 fdd9 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d004      	beq.n	80028f4 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2220      	movs	r2, #32
 80028ee:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e005      	b.n	8002900 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2220      	movs	r2, #32
 80028f8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	e000      	b.n	8002900 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80028fe:	2302      	movs	r3, #2
  }
}
 8002900:	0018      	movs	r0, r3
 8002902:	46bd      	mov	sp, r7
 8002904:	b008      	add	sp, #32
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b088      	sub	sp, #32
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	1dbb      	adds	r3, r7, #6
 8002914:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2280      	movs	r2, #128	; 0x80
 800291a:	589b      	ldr	r3, [r3, r2]
 800291c:	2b20      	cmp	r3, #32
 800291e:	d145      	bne.n	80029ac <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_UART_Receive_IT+0x26>
 8002926:	1dbb      	adds	r3, r7, #6
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e03d      	b.n	80029ae <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	689a      	ldr	r2, [r3, #8]
 8002936:	2380      	movs	r3, #128	; 0x80
 8002938:	015b      	lsls	r3, r3, #5
 800293a:	429a      	cmp	r2, r3
 800293c:	d109      	bne.n	8002952 <HAL_UART_Receive_IT+0x4a>
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d105      	bne.n	8002952 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	2201      	movs	r2, #1
 800294a:	4013      	ands	r3, r2
 800294c:	d001      	beq.n	8002952 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e02d      	b.n	80029ae <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	2380      	movs	r3, #128	; 0x80
 8002960:	041b      	lsls	r3, r3, #16
 8002962:	4013      	ands	r3, r2
 8002964:	d019      	beq.n	800299a <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002966:	f3ef 8310 	mrs	r3, PRIMASK
 800296a:	613b      	str	r3, [r7, #16]
  return(result);
 800296c:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800296e:	61fb      	str	r3, [r7, #28]
 8002970:	2301      	movs	r3, #1
 8002972:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	f383 8810 	msr	PRIMASK, r3
}
 800297a:	46c0      	nop			; (mov r8, r8)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2180      	movs	r1, #128	; 0x80
 8002988:	04c9      	lsls	r1, r1, #19
 800298a:	430a      	orrs	r2, r1
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	f383 8810 	msr	PRIMASK, r3
}
 8002998:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800299a:	1dbb      	adds	r3, r7, #6
 800299c:	881a      	ldrh	r2, [r3, #0]
 800299e:	68b9      	ldr	r1, [r7, #8]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	0018      	movs	r0, r3
 80029a4:	f000 fde2 	bl	800356c <UART_Start_Receive_IT>
 80029a8:	0003      	movs	r3, r0
 80029aa:	e000      	b.n	80029ae <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80029ac:	2302      	movs	r3, #2
  }
}
 80029ae:	0018      	movs	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b008      	add	sp, #32
 80029b4:	bd80      	pop	{r7, pc}
	...

080029b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029b8:	b590      	push	{r4, r7, lr}
 80029ba:	b0ab      	sub	sp, #172	; 0xac
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	22a4      	movs	r2, #164	; 0xa4
 80029c8:	18b9      	adds	r1, r7, r2
 80029ca:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	20a0      	movs	r0, #160	; 0xa0
 80029d4:	1839      	adds	r1, r7, r0
 80029d6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	219c      	movs	r1, #156	; 0x9c
 80029e0:	1879      	adds	r1, r7, r1
 80029e2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80029e4:	0011      	movs	r1, r2
 80029e6:	18bb      	adds	r3, r7, r2
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a99      	ldr	r2, [pc, #612]	; (8002c50 <HAL_UART_IRQHandler+0x298>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	2298      	movs	r2, #152	; 0x98
 80029f0:	18bc      	adds	r4, r7, r2
 80029f2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80029f4:	18bb      	adds	r3, r7, r2
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d114      	bne.n	8002a26 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80029fc:	187b      	adds	r3, r7, r1
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2220      	movs	r2, #32
 8002a02:	4013      	ands	r3, r2
 8002a04:	d00f      	beq.n	8002a26 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002a06:	183b      	adds	r3, r7, r0
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	d00a      	beq.n	8002a26 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d100      	bne.n	8002a1a <HAL_UART_IRQHandler+0x62>
 8002a18:	e286      	b.n	8002f28 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	0010      	movs	r0, r2
 8002a22:	4798      	blx	r3
      }
      return;
 8002a24:	e280      	b.n	8002f28 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002a26:	2398      	movs	r3, #152	; 0x98
 8002a28:	18fb      	adds	r3, r7, r3
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d100      	bne.n	8002a32 <HAL_UART_IRQHandler+0x7a>
 8002a30:	e114      	b.n	8002c5c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002a32:	239c      	movs	r3, #156	; 0x9c
 8002a34:	18fb      	adds	r3, r7, r3
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	d106      	bne.n	8002a4c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002a3e:	23a0      	movs	r3, #160	; 0xa0
 8002a40:	18fb      	adds	r3, r7, r3
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a83      	ldr	r2, [pc, #524]	; (8002c54 <HAL_UART_IRQHandler+0x29c>)
 8002a46:	4013      	ands	r3, r2
 8002a48:	d100      	bne.n	8002a4c <HAL_UART_IRQHandler+0x94>
 8002a4a:	e107      	b.n	8002c5c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002a4c:	23a4      	movs	r3, #164	; 0xa4
 8002a4e:	18fb      	adds	r3, r7, r3
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2201      	movs	r2, #1
 8002a54:	4013      	ands	r3, r2
 8002a56:	d012      	beq.n	8002a7e <HAL_UART_IRQHandler+0xc6>
 8002a58:	23a0      	movs	r3, #160	; 0xa0
 8002a5a:	18fb      	adds	r3, r7, r3
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	2380      	movs	r3, #128	; 0x80
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	4013      	ands	r3, r2
 8002a64:	d00b      	beq.n	8002a7e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2284      	movs	r2, #132	; 0x84
 8002a72:	589b      	ldr	r3, [r3, r2]
 8002a74:	2201      	movs	r2, #1
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2184      	movs	r1, #132	; 0x84
 8002a7c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002a7e:	23a4      	movs	r3, #164	; 0xa4
 8002a80:	18fb      	adds	r3, r7, r3
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2202      	movs	r2, #2
 8002a86:	4013      	ands	r3, r2
 8002a88:	d011      	beq.n	8002aae <HAL_UART_IRQHandler+0xf6>
 8002a8a:	239c      	movs	r3, #156	; 0x9c
 8002a8c:	18fb      	adds	r3, r7, r3
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2201      	movs	r2, #1
 8002a92:	4013      	ands	r3, r2
 8002a94:	d00b      	beq.n	8002aae <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2284      	movs	r2, #132	; 0x84
 8002aa2:	589b      	ldr	r3, [r3, r2]
 8002aa4:	2204      	movs	r2, #4
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2184      	movs	r1, #132	; 0x84
 8002aac:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002aae:	23a4      	movs	r3, #164	; 0xa4
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2204      	movs	r2, #4
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	d011      	beq.n	8002ade <HAL_UART_IRQHandler+0x126>
 8002aba:	239c      	movs	r3, #156	; 0x9c
 8002abc:	18fb      	adds	r3, r7, r3
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d00b      	beq.n	8002ade <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2204      	movs	r2, #4
 8002acc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2284      	movs	r2, #132	; 0x84
 8002ad2:	589b      	ldr	r3, [r3, r2]
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2184      	movs	r1, #132	; 0x84
 8002adc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002ade:	23a4      	movs	r3, #164	; 0xa4
 8002ae0:	18fb      	adds	r3, r7, r3
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2208      	movs	r2, #8
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d017      	beq.n	8002b1a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002aea:	23a0      	movs	r3, #160	; 0xa0
 8002aec:	18fb      	adds	r3, r7, r3
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2220      	movs	r2, #32
 8002af2:	4013      	ands	r3, r2
 8002af4:	d105      	bne.n	8002b02 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002af6:	239c      	movs	r3, #156	; 0x9c
 8002af8:	18fb      	adds	r3, r7, r3
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2201      	movs	r2, #1
 8002afe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002b00:	d00b      	beq.n	8002b1a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2208      	movs	r2, #8
 8002b08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2284      	movs	r2, #132	; 0x84
 8002b0e:	589b      	ldr	r3, [r3, r2]
 8002b10:	2208      	movs	r2, #8
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2184      	movs	r1, #132	; 0x84
 8002b18:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002b1a:	23a4      	movs	r3, #164	; 0xa4
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	2380      	movs	r3, #128	; 0x80
 8002b22:	011b      	lsls	r3, r3, #4
 8002b24:	4013      	ands	r3, r2
 8002b26:	d013      	beq.n	8002b50 <HAL_UART_IRQHandler+0x198>
 8002b28:	23a0      	movs	r3, #160	; 0xa0
 8002b2a:	18fb      	adds	r3, r7, r3
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	2380      	movs	r3, #128	; 0x80
 8002b30:	04db      	lsls	r3, r3, #19
 8002b32:	4013      	ands	r3, r2
 8002b34:	d00c      	beq.n	8002b50 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2280      	movs	r2, #128	; 0x80
 8002b3c:	0112      	lsls	r2, r2, #4
 8002b3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2284      	movs	r2, #132	; 0x84
 8002b44:	589b      	ldr	r3, [r3, r2]
 8002b46:	2220      	movs	r2, #32
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2184      	movs	r1, #132	; 0x84
 8002b4e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2284      	movs	r2, #132	; 0x84
 8002b54:	589b      	ldr	r3, [r3, r2]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d100      	bne.n	8002b5c <HAL_UART_IRQHandler+0x1a4>
 8002b5a:	e1e7      	b.n	8002f2c <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b5c:	23a4      	movs	r3, #164	; 0xa4
 8002b5e:	18fb      	adds	r3, r7, r3
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2220      	movs	r2, #32
 8002b64:	4013      	ands	r3, r2
 8002b66:	d00e      	beq.n	8002b86 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b68:	23a0      	movs	r3, #160	; 0xa0
 8002b6a:	18fb      	adds	r3, r7, r3
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	4013      	ands	r3, r2
 8002b72:	d008      	beq.n	8002b86 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d004      	beq.n	8002b86 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	0010      	movs	r0, r2
 8002b84:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2284      	movs	r2, #132	; 0x84
 8002b8a:	589b      	ldr	r3, [r3, r2]
 8002b8c:	2194      	movs	r1, #148	; 0x94
 8002b8e:	187a      	adds	r2, r7, r1
 8002b90:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	2240      	movs	r2, #64	; 0x40
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	2b40      	cmp	r3, #64	; 0x40
 8002b9e:	d004      	beq.n	8002baa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002ba0:	187b      	adds	r3, r7, r1
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2228      	movs	r2, #40	; 0x28
 8002ba6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ba8:	d047      	beq.n	8002c3a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	0018      	movs	r0, r3
 8002bae:	f000 fd93 	bl	80036d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	2240      	movs	r2, #64	; 0x40
 8002bba:	4013      	ands	r3, r2
 8002bbc:	2b40      	cmp	r3, #64	; 0x40
 8002bbe:	d137      	bne.n	8002c30 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bc0:	f3ef 8310 	mrs	r3, PRIMASK
 8002bc4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002bc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bc8:	2090      	movs	r0, #144	; 0x90
 8002bca:	183a      	adds	r2, r7, r0
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	2301      	movs	r3, #1
 8002bd0:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bd4:	f383 8810 	msr	PRIMASK, r3
}
 8002bd8:	46c0      	nop			; (mov r8, r8)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2140      	movs	r1, #64	; 0x40
 8002be6:	438a      	bics	r2, r1
 8002be8:	609a      	str	r2, [r3, #8]
 8002bea:	183b      	adds	r3, r7, r0
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bf2:	f383 8810 	msr	PRIMASK, r3
}
 8002bf6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d012      	beq.n	8002c26 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c04:	4a14      	ldr	r2, [pc, #80]	; (8002c58 <HAL_UART_IRQHandler+0x2a0>)
 8002c06:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f7fe faf1 	bl	80011f4 <HAL_DMA_Abort_IT>
 8002c12:	1e03      	subs	r3, r0, #0
 8002c14:	d01a      	beq.n	8002c4c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c20:	0018      	movs	r0, r3
 8002c22:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c24:	e012      	b.n	8002c4c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f7fd fd77 	bl	800071c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c2e:	e00d      	b.n	8002c4c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	0018      	movs	r0, r3
 8002c34:	f7fd fd72 	bl	800071c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c38:	e008      	b.n	8002c4c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f7fd fd6d 	bl	800071c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2284      	movs	r2, #132	; 0x84
 8002c46:	2100      	movs	r1, #0
 8002c48:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002c4a:	e16f      	b.n	8002f2c <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c4c:	46c0      	nop			; (mov r8, r8)
    return;
 8002c4e:	e16d      	b.n	8002f2c <HAL_UART_IRQHandler+0x574>
 8002c50:	0000080f 	.word	0x0000080f
 8002c54:	04000120 	.word	0x04000120
 8002c58:	080037a1 	.word	0x080037a1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d000      	beq.n	8002c66 <HAL_UART_IRQHandler+0x2ae>
 8002c64:	e139      	b.n	8002eda <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002c66:	23a4      	movs	r3, #164	; 0xa4
 8002c68:	18fb      	adds	r3, r7, r3
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d100      	bne.n	8002c74 <HAL_UART_IRQHandler+0x2bc>
 8002c72:	e132      	b.n	8002eda <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002c74:	23a0      	movs	r3, #160	; 0xa0
 8002c76:	18fb      	adds	r3, r7, r3
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	d100      	bne.n	8002c82 <HAL_UART_IRQHandler+0x2ca>
 8002c80:	e12b      	b.n	8002eda <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2210      	movs	r2, #16
 8002c88:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2240      	movs	r2, #64	; 0x40
 8002c92:	4013      	ands	r3, r2
 8002c94:	2b40      	cmp	r3, #64	; 0x40
 8002c96:	d000      	beq.n	8002c9a <HAL_UART_IRQHandler+0x2e2>
 8002c98:	e09f      	b.n	8002dda <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	217e      	movs	r1, #126	; 0x7e
 8002ca4:	187b      	adds	r3, r7, r1
 8002ca6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002ca8:	187b      	adds	r3, r7, r1
 8002caa:	881b      	ldrh	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d100      	bne.n	8002cb2 <HAL_UART_IRQHandler+0x2fa>
 8002cb0:	e13e      	b.n	8002f30 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2258      	movs	r2, #88	; 0x58
 8002cb6:	5a9b      	ldrh	r3, [r3, r2]
 8002cb8:	187a      	adds	r2, r7, r1
 8002cba:	8812      	ldrh	r2, [r2, #0]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d300      	bcc.n	8002cc2 <HAL_UART_IRQHandler+0x30a>
 8002cc0:	e136      	b.n	8002f30 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	187a      	adds	r2, r7, r1
 8002cc6:	215a      	movs	r1, #90	; 0x5a
 8002cc8:	8812      	ldrh	r2, [r2, #0]
 8002cca:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	d06f      	beq.n	8002db6 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8002cda:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002cde:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ce6:	f383 8810 	msr	PRIMASK, r3
}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4992      	ldr	r1, [pc, #584]	; (8002f40 <HAL_UART_IRQHandler+0x588>)
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002cfe:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d02:	f383 8810 	msr	PRIMASK, r3
}
 8002d06:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d08:	f3ef 8310 	mrs	r3, PRIMASK
 8002d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d10:	677b      	str	r3, [r7, #116]	; 0x74
 8002d12:	2301      	movs	r3, #1
 8002d14:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d18:	f383 8810 	msr	PRIMASK, r3
}
 8002d1c:	46c0      	nop			; (mov r8, r8)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2101      	movs	r1, #1
 8002d2a:	438a      	bics	r2, r1
 8002d2c:	609a      	str	r2, [r3, #8]
 8002d2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d30:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d34:	f383 8810 	msr	PRIMASK, r3
}
 8002d38:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d3a:	f3ef 8310 	mrs	r3, PRIMASK
 8002d3e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002d40:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d42:	673b      	str	r3, [r7, #112]	; 0x70
 8002d44:	2301      	movs	r3, #1
 8002d46:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d4a:	f383 8810 	msr	PRIMASK, r3
}
 8002d4e:	46c0      	nop			; (mov r8, r8)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689a      	ldr	r2, [r3, #8]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2140      	movs	r1, #64	; 0x40
 8002d5c:	438a      	bics	r2, r1
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d62:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d66:	f383 8810 	msr	PRIMASK, r3
}
 8002d6a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2280      	movs	r2, #128	; 0x80
 8002d70:	2120      	movs	r1, #32
 8002d72:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d7a:	f3ef 8310 	mrs	r3, PRIMASK
 8002d7e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002d80:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d82:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002d84:	2301      	movs	r3, #1
 8002d86:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d8a:	f383 8810 	msr	PRIMASK, r3
}
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2110      	movs	r1, #16
 8002d9c:	438a      	bics	r2, r1
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002da2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002da6:	f383 8810 	msr	PRIMASK, r3
}
 8002daa:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002db0:	0018      	movs	r0, r3
 8002db2:	f7fe f9e7 	bl	8001184 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2202      	movs	r2, #2
 8002dba:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2258      	movs	r2, #88	; 0x58
 8002dc0:	5a9a      	ldrh	r2, [r3, r2]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	215a      	movs	r1, #90	; 0x5a
 8002dc6:	5a5b      	ldrh	r3, [r3, r1]
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	0011      	movs	r1, r2
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f000 f8b8 	bl	8002f48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002dd8:	e0aa      	b.n	8002f30 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2258      	movs	r2, #88	; 0x58
 8002dde:	5a99      	ldrh	r1, [r3, r2]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	225a      	movs	r2, #90	; 0x5a
 8002de4:	5a9b      	ldrh	r3, [r3, r2]
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	208e      	movs	r0, #142	; 0x8e
 8002dea:	183b      	adds	r3, r7, r0
 8002dec:	1a8a      	subs	r2, r1, r2
 8002dee:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	225a      	movs	r2, #90	; 0x5a
 8002df4:	5a9b      	ldrh	r3, [r3, r2]
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d100      	bne.n	8002dfe <HAL_UART_IRQHandler+0x446>
 8002dfc:	e09a      	b.n	8002f34 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8002dfe:	183b      	adds	r3, r7, r0
 8002e00:	881b      	ldrh	r3, [r3, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d100      	bne.n	8002e08 <HAL_UART_IRQHandler+0x450>
 8002e06:	e095      	b.n	8002f34 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e08:	f3ef 8310 	mrs	r3, PRIMASK
 8002e0c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e10:	2488      	movs	r4, #136	; 0x88
 8002e12:	193a      	adds	r2, r7, r4
 8002e14:	6013      	str	r3, [r2, #0]
 8002e16:	2301      	movs	r3, #1
 8002e18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	f383 8810 	msr	PRIMASK, r3
}
 8002e20:	46c0      	nop			; (mov r8, r8)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4945      	ldr	r1, [pc, #276]	; (8002f44 <HAL_UART_IRQHandler+0x58c>)
 8002e2e:	400a      	ands	r2, r1
 8002e30:	601a      	str	r2, [r3, #0]
 8002e32:	193b      	adds	r3, r7, r4
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	f383 8810 	msr	PRIMASK, r3
}
 8002e3e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e40:	f3ef 8310 	mrs	r3, PRIMASK
 8002e44:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e46:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e48:	2484      	movs	r4, #132	; 0x84
 8002e4a:	193a      	adds	r2, r7, r4
 8002e4c:	6013      	str	r3, [r2, #0]
 8002e4e:	2301      	movs	r3, #1
 8002e50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	f383 8810 	msr	PRIMASK, r3
}
 8002e58:	46c0      	nop			; (mov r8, r8)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2101      	movs	r1, #1
 8002e66:	438a      	bics	r2, r1
 8002e68:	609a      	str	r2, [r3, #8]
 8002e6a:	193b      	adds	r3, r7, r4
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	f383 8810 	msr	PRIMASK, r3
}
 8002e76:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2280      	movs	r2, #128	; 0x80
 8002e7c:	2120      	movs	r1, #32
 8002e7e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e8c:	f3ef 8310 	mrs	r3, PRIMASK
 8002e90:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e94:	2480      	movs	r4, #128	; 0x80
 8002e96:	193a      	adds	r2, r7, r4
 8002e98:	6013      	str	r3, [r2, #0]
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea0:	f383 8810 	msr	PRIMASK, r3
}
 8002ea4:	46c0      	nop			; (mov r8, r8)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2110      	movs	r1, #16
 8002eb2:	438a      	bics	r2, r1
 8002eb4:	601a      	str	r2, [r3, #0]
 8002eb6:	193b      	adds	r3, r7, r4
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ebe:	f383 8810 	msr	PRIMASK, r3
}
 8002ec2:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002eca:	183b      	adds	r3, r7, r0
 8002ecc:	881a      	ldrh	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	0011      	movs	r1, r2
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	f000 f838 	bl	8002f48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002ed8:	e02c      	b.n	8002f34 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002eda:	23a4      	movs	r3, #164	; 0xa4
 8002edc:	18fb      	adds	r3, r7, r3
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2280      	movs	r2, #128	; 0x80
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d00f      	beq.n	8002f06 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002ee6:	23a0      	movs	r3, #160	; 0xa0
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2280      	movs	r2, #128	; 0x80
 8002eee:	4013      	ands	r3, r2
 8002ef0:	d009      	beq.n	8002f06 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d01e      	beq.n	8002f38 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	0010      	movs	r0, r2
 8002f02:	4798      	blx	r3
    }
    return;
 8002f04:	e018      	b.n	8002f38 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002f06:	23a4      	movs	r3, #164	; 0xa4
 8002f08:	18fb      	adds	r3, r7, r3
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2240      	movs	r2, #64	; 0x40
 8002f0e:	4013      	ands	r3, r2
 8002f10:	d013      	beq.n	8002f3a <HAL_UART_IRQHandler+0x582>
 8002f12:	23a0      	movs	r3, #160	; 0xa0
 8002f14:	18fb      	adds	r3, r7, r3
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2240      	movs	r2, #64	; 0x40
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d00d      	beq.n	8002f3a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	0018      	movs	r0, r3
 8002f22:	f000 fc54 	bl	80037ce <UART_EndTransmit_IT>
    return;
 8002f26:	e008      	b.n	8002f3a <HAL_UART_IRQHandler+0x582>
      return;
 8002f28:	46c0      	nop			; (mov r8, r8)
 8002f2a:	e006      	b.n	8002f3a <HAL_UART_IRQHandler+0x582>
    return;
 8002f2c:	46c0      	nop			; (mov r8, r8)
 8002f2e:	e004      	b.n	8002f3a <HAL_UART_IRQHandler+0x582>
      return;
 8002f30:	46c0      	nop			; (mov r8, r8)
 8002f32:	e002      	b.n	8002f3a <HAL_UART_IRQHandler+0x582>
      return;
 8002f34:	46c0      	nop			; (mov r8, r8)
 8002f36:	e000      	b.n	8002f3a <HAL_UART_IRQHandler+0x582>
    return;
 8002f38:	46c0      	nop			; (mov r8, r8)
  }

}
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b02b      	add	sp, #172	; 0xac
 8002f3e:	bd90      	pop	{r4, r7, pc}
 8002f40:	fffffeff 	.word	0xfffffeff
 8002f44:	fffffedf 	.word	0xfffffedf

08002f48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	000a      	movs	r2, r1
 8002f52:	1cbb      	adds	r3, r7, #2
 8002f54:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002f56:	46c0      	nop			; (mov r8, r8)
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	b002      	add	sp, #8
 8002f5c:	bd80      	pop	{r7, pc}
	...

08002f60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b088      	sub	sp, #32
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f68:	231e      	movs	r3, #30
 8002f6a:	18fb      	adds	r3, r7, r3
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a8d      	ldr	r2, [pc, #564]	; (80031c4 <UART_SetConfig+0x264>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	0019      	movs	r1, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	4a88      	ldr	r2, [pc, #544]	; (80031c8 <UART_SetConfig+0x268>)
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	0019      	movs	r1, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	4a7f      	ldr	r2, [pc, #508]	; (80031cc <UART_SetConfig+0x26c>)
 8002fce:	4013      	ands	r3, r2
 8002fd0:	0019      	movs	r1, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a7b      	ldr	r2, [pc, #492]	; (80031d0 <UART_SetConfig+0x270>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d127      	bne.n	8003036 <UART_SetConfig+0xd6>
 8002fe6:	4b7b      	ldr	r3, [pc, #492]	; (80031d4 <UART_SetConfig+0x274>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	2203      	movs	r2, #3
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b03      	cmp	r3, #3
 8002ff0:	d00d      	beq.n	800300e <UART_SetConfig+0xae>
 8002ff2:	d81b      	bhi.n	800302c <UART_SetConfig+0xcc>
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d014      	beq.n	8003022 <UART_SetConfig+0xc2>
 8002ff8:	d818      	bhi.n	800302c <UART_SetConfig+0xcc>
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d002      	beq.n	8003004 <UART_SetConfig+0xa4>
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d00a      	beq.n	8003018 <UART_SetConfig+0xb8>
 8003002:	e013      	b.n	800302c <UART_SetConfig+0xcc>
 8003004:	231f      	movs	r3, #31
 8003006:	18fb      	adds	r3, r7, r3
 8003008:	2200      	movs	r2, #0
 800300a:	701a      	strb	r2, [r3, #0]
 800300c:	e021      	b.n	8003052 <UART_SetConfig+0xf2>
 800300e:	231f      	movs	r3, #31
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	2202      	movs	r2, #2
 8003014:	701a      	strb	r2, [r3, #0]
 8003016:	e01c      	b.n	8003052 <UART_SetConfig+0xf2>
 8003018:	231f      	movs	r3, #31
 800301a:	18fb      	adds	r3, r7, r3
 800301c:	2204      	movs	r2, #4
 800301e:	701a      	strb	r2, [r3, #0]
 8003020:	e017      	b.n	8003052 <UART_SetConfig+0xf2>
 8003022:	231f      	movs	r3, #31
 8003024:	18fb      	adds	r3, r7, r3
 8003026:	2208      	movs	r2, #8
 8003028:	701a      	strb	r2, [r3, #0]
 800302a:	e012      	b.n	8003052 <UART_SetConfig+0xf2>
 800302c:	231f      	movs	r3, #31
 800302e:	18fb      	adds	r3, r7, r3
 8003030:	2210      	movs	r2, #16
 8003032:	701a      	strb	r2, [r3, #0]
 8003034:	e00d      	b.n	8003052 <UART_SetConfig+0xf2>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a67      	ldr	r2, [pc, #412]	; (80031d8 <UART_SetConfig+0x278>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d104      	bne.n	800304a <UART_SetConfig+0xea>
 8003040:	231f      	movs	r3, #31
 8003042:	18fb      	adds	r3, r7, r3
 8003044:	2200      	movs	r2, #0
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e003      	b.n	8003052 <UART_SetConfig+0xf2>
 800304a:	231f      	movs	r3, #31
 800304c:	18fb      	adds	r3, r7, r3
 800304e:	2210      	movs	r2, #16
 8003050:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69da      	ldr	r2, [r3, #28]
 8003056:	2380      	movs	r3, #128	; 0x80
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	429a      	cmp	r2, r3
 800305c:	d15c      	bne.n	8003118 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800305e:	231f      	movs	r3, #31
 8003060:	18fb      	adds	r3, r7, r3
 8003062:	781b      	ldrb	r3, [r3, #0]
 8003064:	2b08      	cmp	r3, #8
 8003066:	d015      	beq.n	8003094 <UART_SetConfig+0x134>
 8003068:	dc18      	bgt.n	800309c <UART_SetConfig+0x13c>
 800306a:	2b04      	cmp	r3, #4
 800306c:	d00d      	beq.n	800308a <UART_SetConfig+0x12a>
 800306e:	dc15      	bgt.n	800309c <UART_SetConfig+0x13c>
 8003070:	2b00      	cmp	r3, #0
 8003072:	d002      	beq.n	800307a <UART_SetConfig+0x11a>
 8003074:	2b02      	cmp	r3, #2
 8003076:	d005      	beq.n	8003084 <UART_SetConfig+0x124>
 8003078:	e010      	b.n	800309c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800307a:	f7fe ffa9 	bl	8001fd0 <HAL_RCC_GetPCLK1Freq>
 800307e:	0003      	movs	r3, r0
 8003080:	61bb      	str	r3, [r7, #24]
        break;
 8003082:	e012      	b.n	80030aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003084:	4b55      	ldr	r3, [pc, #340]	; (80031dc <UART_SetConfig+0x27c>)
 8003086:	61bb      	str	r3, [r7, #24]
        break;
 8003088:	e00f      	b.n	80030aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800308a:	f7fe ff3f 	bl	8001f0c <HAL_RCC_GetSysClockFreq>
 800308e:	0003      	movs	r3, r0
 8003090:	61bb      	str	r3, [r7, #24]
        break;
 8003092:	e00a      	b.n	80030aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003094:	2380      	movs	r3, #128	; 0x80
 8003096:	021b      	lsls	r3, r3, #8
 8003098:	61bb      	str	r3, [r7, #24]
        break;
 800309a:	e006      	b.n	80030aa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80030a0:	231e      	movs	r3, #30
 80030a2:	18fb      	adds	r3, r7, r3
 80030a4:	2201      	movs	r2, #1
 80030a6:	701a      	strb	r2, [r3, #0]
        break;
 80030a8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d100      	bne.n	80030b2 <UART_SetConfig+0x152>
 80030b0:	e07a      	b.n	80031a8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	005a      	lsls	r2, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	085b      	lsrs	r3, r3, #1
 80030bc:	18d2      	adds	r2, r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	0019      	movs	r1, r3
 80030c4:	0010      	movs	r0, r2
 80030c6:	f7fd f81f 	bl	8000108 <__udivsi3>
 80030ca:	0003      	movs	r3, r0
 80030cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	2b0f      	cmp	r3, #15
 80030d2:	d91c      	bls.n	800310e <UART_SetConfig+0x1ae>
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	2380      	movs	r3, #128	; 0x80
 80030d8:	025b      	lsls	r3, r3, #9
 80030da:	429a      	cmp	r2, r3
 80030dc:	d217      	bcs.n	800310e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	200e      	movs	r0, #14
 80030e4:	183b      	adds	r3, r7, r0
 80030e6:	210f      	movs	r1, #15
 80030e8:	438a      	bics	r2, r1
 80030ea:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	085b      	lsrs	r3, r3, #1
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2207      	movs	r2, #7
 80030f4:	4013      	ands	r3, r2
 80030f6:	b299      	uxth	r1, r3
 80030f8:	183b      	adds	r3, r7, r0
 80030fa:	183a      	adds	r2, r7, r0
 80030fc:	8812      	ldrh	r2, [r2, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	183a      	adds	r2, r7, r0
 8003108:	8812      	ldrh	r2, [r2, #0]
 800310a:	60da      	str	r2, [r3, #12]
 800310c:	e04c      	b.n	80031a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800310e:	231e      	movs	r3, #30
 8003110:	18fb      	adds	r3, r7, r3
 8003112:	2201      	movs	r2, #1
 8003114:	701a      	strb	r2, [r3, #0]
 8003116:	e047      	b.n	80031a8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003118:	231f      	movs	r3, #31
 800311a:	18fb      	adds	r3, r7, r3
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b08      	cmp	r3, #8
 8003120:	d015      	beq.n	800314e <UART_SetConfig+0x1ee>
 8003122:	dc18      	bgt.n	8003156 <UART_SetConfig+0x1f6>
 8003124:	2b04      	cmp	r3, #4
 8003126:	d00d      	beq.n	8003144 <UART_SetConfig+0x1e4>
 8003128:	dc15      	bgt.n	8003156 <UART_SetConfig+0x1f6>
 800312a:	2b00      	cmp	r3, #0
 800312c:	d002      	beq.n	8003134 <UART_SetConfig+0x1d4>
 800312e:	2b02      	cmp	r3, #2
 8003130:	d005      	beq.n	800313e <UART_SetConfig+0x1de>
 8003132:	e010      	b.n	8003156 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003134:	f7fe ff4c 	bl	8001fd0 <HAL_RCC_GetPCLK1Freq>
 8003138:	0003      	movs	r3, r0
 800313a:	61bb      	str	r3, [r7, #24]
        break;
 800313c:	e012      	b.n	8003164 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800313e:	4b27      	ldr	r3, [pc, #156]	; (80031dc <UART_SetConfig+0x27c>)
 8003140:	61bb      	str	r3, [r7, #24]
        break;
 8003142:	e00f      	b.n	8003164 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003144:	f7fe fee2 	bl	8001f0c <HAL_RCC_GetSysClockFreq>
 8003148:	0003      	movs	r3, r0
 800314a:	61bb      	str	r3, [r7, #24]
        break;
 800314c:	e00a      	b.n	8003164 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	021b      	lsls	r3, r3, #8
 8003152:	61bb      	str	r3, [r7, #24]
        break;
 8003154:	e006      	b.n	8003164 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003156:	2300      	movs	r3, #0
 8003158:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800315a:	231e      	movs	r3, #30
 800315c:	18fb      	adds	r3, r7, r3
 800315e:	2201      	movs	r2, #1
 8003160:	701a      	strb	r2, [r3, #0]
        break;
 8003162:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d01e      	beq.n	80031a8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	085a      	lsrs	r2, r3, #1
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	18d2      	adds	r2, r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	0019      	movs	r1, r3
 800317a:	0010      	movs	r0, r2
 800317c:	f7fc ffc4 	bl	8000108 <__udivsi3>
 8003180:	0003      	movs	r3, r0
 8003182:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	2b0f      	cmp	r3, #15
 8003188:	d90a      	bls.n	80031a0 <UART_SetConfig+0x240>
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	2380      	movs	r3, #128	; 0x80
 800318e:	025b      	lsls	r3, r3, #9
 8003190:	429a      	cmp	r2, r3
 8003192:	d205      	bcs.n	80031a0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	b29a      	uxth	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	60da      	str	r2, [r3, #12]
 800319e:	e003      	b.n	80031a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80031a0:	231e      	movs	r3, #30
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80031b4:	231e      	movs	r3, #30
 80031b6:	18fb      	adds	r3, r7, r3
 80031b8:	781b      	ldrb	r3, [r3, #0]
}
 80031ba:	0018      	movs	r0, r3
 80031bc:	46bd      	mov	sp, r7
 80031be:	b008      	add	sp, #32
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	46c0      	nop			; (mov r8, r8)
 80031c4:	ffff69f3 	.word	0xffff69f3
 80031c8:	ffffcfff 	.word	0xffffcfff
 80031cc:	fffff4ff 	.word	0xfffff4ff
 80031d0:	40013800 	.word	0x40013800
 80031d4:	40021000 	.word	0x40021000
 80031d8:	40004400 	.word	0x40004400
 80031dc:	007a1200 	.word	0x007a1200

080031e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ec:	2201      	movs	r2, #1
 80031ee:	4013      	ands	r3, r2
 80031f0:	d00b      	beq.n	800320a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	4a4a      	ldr	r2, [pc, #296]	; (8003324 <UART_AdvFeatureConfig+0x144>)
 80031fa:	4013      	ands	r3, r2
 80031fc:	0019      	movs	r1, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320e:	2202      	movs	r2, #2
 8003210:	4013      	ands	r3, r2
 8003212:	d00b      	beq.n	800322c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	4a43      	ldr	r2, [pc, #268]	; (8003328 <UART_AdvFeatureConfig+0x148>)
 800321c:	4013      	ands	r3, r2
 800321e:	0019      	movs	r1, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003230:	2204      	movs	r2, #4
 8003232:	4013      	ands	r3, r2
 8003234:	d00b      	beq.n	800324e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	4a3b      	ldr	r2, [pc, #236]	; (800332c <UART_AdvFeatureConfig+0x14c>)
 800323e:	4013      	ands	r3, r2
 8003240:	0019      	movs	r1, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	430a      	orrs	r2, r1
 800324c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	2208      	movs	r2, #8
 8003254:	4013      	ands	r3, r2
 8003256:	d00b      	beq.n	8003270 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4a34      	ldr	r2, [pc, #208]	; (8003330 <UART_AdvFeatureConfig+0x150>)
 8003260:	4013      	ands	r3, r2
 8003262:	0019      	movs	r1, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003274:	2210      	movs	r2, #16
 8003276:	4013      	ands	r3, r2
 8003278:	d00b      	beq.n	8003292 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	4a2c      	ldr	r2, [pc, #176]	; (8003334 <UART_AdvFeatureConfig+0x154>)
 8003282:	4013      	ands	r3, r2
 8003284:	0019      	movs	r1, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003296:	2220      	movs	r2, #32
 8003298:	4013      	ands	r3, r2
 800329a:	d00b      	beq.n	80032b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	4a25      	ldr	r2, [pc, #148]	; (8003338 <UART_AdvFeatureConfig+0x158>)
 80032a4:	4013      	ands	r3, r2
 80032a6:	0019      	movs	r1, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b8:	2240      	movs	r2, #64	; 0x40
 80032ba:	4013      	ands	r3, r2
 80032bc:	d01d      	beq.n	80032fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	4a1d      	ldr	r2, [pc, #116]	; (800333c <UART_AdvFeatureConfig+0x15c>)
 80032c6:	4013      	ands	r3, r2
 80032c8:	0019      	movs	r1, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	430a      	orrs	r2, r1
 80032d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032da:	2380      	movs	r3, #128	; 0x80
 80032dc:	035b      	lsls	r3, r3, #13
 80032de:	429a      	cmp	r2, r3
 80032e0:	d10b      	bne.n	80032fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	4a15      	ldr	r2, [pc, #84]	; (8003340 <UART_AdvFeatureConfig+0x160>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	0019      	movs	r1, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fe:	2280      	movs	r2, #128	; 0x80
 8003300:	4013      	ands	r3, r2
 8003302:	d00b      	beq.n	800331c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	4a0e      	ldr	r2, [pc, #56]	; (8003344 <UART_AdvFeatureConfig+0x164>)
 800330c:	4013      	ands	r3, r2
 800330e:	0019      	movs	r1, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	605a      	str	r2, [r3, #4]
  }
}
 800331c:	46c0      	nop			; (mov r8, r8)
 800331e:	46bd      	mov	sp, r7
 8003320:	b002      	add	sp, #8
 8003322:	bd80      	pop	{r7, pc}
 8003324:	fffdffff 	.word	0xfffdffff
 8003328:	fffeffff 	.word	0xfffeffff
 800332c:	fffbffff 	.word	0xfffbffff
 8003330:	ffff7fff 	.word	0xffff7fff
 8003334:	ffffefff 	.word	0xffffefff
 8003338:	ffffdfff 	.word	0xffffdfff
 800333c:	ffefffff 	.word	0xffefffff
 8003340:	ff9fffff 	.word	0xff9fffff
 8003344:	fff7ffff 	.word	0xfff7ffff

08003348 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b092      	sub	sp, #72	; 0x48
 800334c:	af02      	add	r7, sp, #8
 800334e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2284      	movs	r2, #132	; 0x84
 8003354:	2100      	movs	r1, #0
 8003356:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003358:	f7fd fdfa 	bl	8000f50 <HAL_GetTick>
 800335c:	0003      	movs	r3, r0
 800335e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2208      	movs	r2, #8
 8003368:	4013      	ands	r3, r2
 800336a:	2b08      	cmp	r3, #8
 800336c:	d12c      	bne.n	80033c8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800336e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003370:	2280      	movs	r2, #128	; 0x80
 8003372:	0391      	lsls	r1, r2, #14
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	4a46      	ldr	r2, [pc, #280]	; (8003490 <UART_CheckIdleState+0x148>)
 8003378:	9200      	str	r2, [sp, #0]
 800337a:	2200      	movs	r2, #0
 800337c:	f000 f88c 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 8003380:	1e03      	subs	r3, r0, #0
 8003382:	d021      	beq.n	80033c8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003384:	f3ef 8310 	mrs	r3, PRIMASK
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800338c:	63bb      	str	r3, [r7, #56]	; 0x38
 800338e:	2301      	movs	r3, #1
 8003390:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003394:	f383 8810 	msr	PRIMASK, r3
}
 8003398:	46c0      	nop			; (mov r8, r8)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2180      	movs	r1, #128	; 0x80
 80033a6:	438a      	bics	r2, r1
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b0:	f383 8810 	msr	PRIMASK, r3
}
 80033b4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2220      	movs	r2, #32
 80033ba:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2278      	movs	r2, #120	; 0x78
 80033c0:	2100      	movs	r1, #0
 80033c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e05f      	b.n	8003488 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2204      	movs	r2, #4
 80033d0:	4013      	ands	r3, r2
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d146      	bne.n	8003464 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033d8:	2280      	movs	r2, #128	; 0x80
 80033da:	03d1      	lsls	r1, r2, #15
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	4a2c      	ldr	r2, [pc, #176]	; (8003490 <UART_CheckIdleState+0x148>)
 80033e0:	9200      	str	r2, [sp, #0]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f000 f858 	bl	8003498 <UART_WaitOnFlagUntilTimeout>
 80033e8:	1e03      	subs	r3, r0, #0
 80033ea:	d03b      	beq.n	8003464 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033ec:	f3ef 8310 	mrs	r3, PRIMASK
 80033f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80033f2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033f4:	637b      	str	r3, [r7, #52]	; 0x34
 80033f6:	2301      	movs	r3, #1
 80033f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	f383 8810 	msr	PRIMASK, r3
}
 8003400:	46c0      	nop			; (mov r8, r8)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4921      	ldr	r1, [pc, #132]	; (8003494 <UART_CheckIdleState+0x14c>)
 800340e:	400a      	ands	r2, r1
 8003410:	601a      	str	r2, [r3, #0]
 8003412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003414:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f383 8810 	msr	PRIMASK, r3
}
 800341c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800341e:	f3ef 8310 	mrs	r3, PRIMASK
 8003422:	61bb      	str	r3, [r7, #24]
  return(result);
 8003424:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003426:	633b      	str	r3, [r7, #48]	; 0x30
 8003428:	2301      	movs	r3, #1
 800342a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f383 8810 	msr	PRIMASK, r3
}
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2101      	movs	r1, #1
 8003440:	438a      	bics	r2, r1
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003446:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003448:	6a3b      	ldr	r3, [r7, #32]
 800344a:	f383 8810 	msr	PRIMASK, r3
}
 800344e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2280      	movs	r2, #128	; 0x80
 8003454:	2120      	movs	r1, #32
 8003456:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2278      	movs	r2, #120	; 0x78
 800345c:	2100      	movs	r1, #0
 800345e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e011      	b.n	8003488 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2220      	movs	r2, #32
 8003468:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2280      	movs	r2, #128	; 0x80
 800346e:	2120      	movs	r1, #32
 8003470:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2278      	movs	r2, #120	; 0x78
 8003482:	2100      	movs	r1, #0
 8003484:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	0018      	movs	r0, r3
 800348a:	46bd      	mov	sp, r7
 800348c:	b010      	add	sp, #64	; 0x40
 800348e:	bd80      	pop	{r7, pc}
 8003490:	01ffffff 	.word	0x01ffffff
 8003494:	fffffedf 	.word	0xfffffedf

08003498 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	1dfb      	adds	r3, r7, #7
 80034a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034a8:	e04b      	b.n	8003542 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	3301      	adds	r3, #1
 80034ae:	d048      	beq.n	8003542 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b0:	f7fd fd4e 	bl	8000f50 <HAL_GetTick>
 80034b4:	0002      	movs	r2, r0
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d302      	bcc.n	80034c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e04b      	b.n	8003562 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2204      	movs	r2, #4
 80034d2:	4013      	ands	r3, r2
 80034d4:	d035      	beq.n	8003542 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	69db      	ldr	r3, [r3, #28]
 80034dc:	2208      	movs	r2, #8
 80034de:	4013      	ands	r3, r2
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d111      	bne.n	8003508 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2208      	movs	r2, #8
 80034ea:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	0018      	movs	r0, r3
 80034f0:	f000 f8f2 	bl	80036d8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2284      	movs	r2, #132	; 0x84
 80034f8:	2108      	movs	r1, #8
 80034fa:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2278      	movs	r2, #120	; 0x78
 8003500:	2100      	movs	r1, #0
 8003502:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e02c      	b.n	8003562 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	2380      	movs	r3, #128	; 0x80
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	401a      	ands	r2, r3
 8003514:	2380      	movs	r3, #128	; 0x80
 8003516:	011b      	lsls	r3, r3, #4
 8003518:	429a      	cmp	r2, r3
 800351a:	d112      	bne.n	8003542 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2280      	movs	r2, #128	; 0x80
 8003522:	0112      	lsls	r2, r2, #4
 8003524:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	0018      	movs	r0, r3
 800352a:	f000 f8d5 	bl	80036d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2284      	movs	r2, #132	; 0x84
 8003532:	2120      	movs	r1, #32
 8003534:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2278      	movs	r2, #120	; 0x78
 800353a:	2100      	movs	r1, #0
 800353c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e00f      	b.n	8003562 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	69db      	ldr	r3, [r3, #28]
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	4013      	ands	r3, r2
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	425a      	negs	r2, r3
 8003552:	4153      	adcs	r3, r2
 8003554:	b2db      	uxtb	r3, r3
 8003556:	001a      	movs	r2, r3
 8003558:	1dfb      	adds	r3, r7, #7
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d0a4      	beq.n	80034aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	0018      	movs	r0, r3
 8003564:	46bd      	mov	sp, r7
 8003566:	b004      	add	sp, #16
 8003568:	bd80      	pop	{r7, pc}
	...

0800356c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b090      	sub	sp, #64	; 0x40
 8003570:	af00      	add	r7, sp, #0
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	60b9      	str	r1, [r7, #8]
 8003576:	1dbb      	adds	r3, r7, #6
 8003578:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	68ba      	ldr	r2, [r7, #8]
 800357e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1dba      	adds	r2, r7, #6
 8003584:	2158      	movs	r1, #88	; 0x58
 8003586:	8812      	ldrh	r2, [r2, #0]
 8003588:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1dba      	adds	r2, r7, #6
 800358e:	215a      	movs	r1, #90	; 0x5a
 8003590:	8812      	ldrh	r2, [r2, #0]
 8003592:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	689a      	ldr	r2, [r3, #8]
 800359e:	2380      	movs	r3, #128	; 0x80
 80035a0:	015b      	lsls	r3, r3, #5
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d10d      	bne.n	80035c2 <UART_Start_Receive_IT+0x56>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d104      	bne.n	80035b8 <UART_Start_Receive_IT+0x4c>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	225c      	movs	r2, #92	; 0x5c
 80035b2:	4946      	ldr	r1, [pc, #280]	; (80036cc <UART_Start_Receive_IT+0x160>)
 80035b4:	5299      	strh	r1, [r3, r2]
 80035b6:	e01a      	b.n	80035ee <UART_Start_Receive_IT+0x82>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	225c      	movs	r2, #92	; 0x5c
 80035bc:	21ff      	movs	r1, #255	; 0xff
 80035be:	5299      	strh	r1, [r3, r2]
 80035c0:	e015      	b.n	80035ee <UART_Start_Receive_IT+0x82>
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10d      	bne.n	80035e6 <UART_Start_Receive_IT+0x7a>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d104      	bne.n	80035dc <UART_Start_Receive_IT+0x70>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	225c      	movs	r2, #92	; 0x5c
 80035d6:	21ff      	movs	r1, #255	; 0xff
 80035d8:	5299      	strh	r1, [r3, r2]
 80035da:	e008      	b.n	80035ee <UART_Start_Receive_IT+0x82>
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	225c      	movs	r2, #92	; 0x5c
 80035e0:	217f      	movs	r1, #127	; 0x7f
 80035e2:	5299      	strh	r1, [r3, r2]
 80035e4:	e003      	b.n	80035ee <UART_Start_Receive_IT+0x82>
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	225c      	movs	r2, #92	; 0x5c
 80035ea:	2100      	movs	r1, #0
 80035ec:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2284      	movs	r2, #132	; 0x84
 80035f2:	2100      	movs	r1, #0
 80035f4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2280      	movs	r2, #128	; 0x80
 80035fa:	2122      	movs	r1, #34	; 0x22
 80035fc:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003602:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003604:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003606:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003608:	2301      	movs	r3, #1
 800360a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800360e:	f383 8810 	msr	PRIMASK, r3
}
 8003612:	46c0      	nop			; (mov r8, r8)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689a      	ldr	r2, [r3, #8]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2101      	movs	r1, #1
 8003620:	430a      	orrs	r2, r1
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003626:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800362a:	f383 8810 	msr	PRIMASK, r3
}
 800362e:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	2380      	movs	r3, #128	; 0x80
 8003636:	015b      	lsls	r3, r3, #5
 8003638:	429a      	cmp	r2, r3
 800363a:	d107      	bne.n	800364c <UART_Start_Receive_IT+0xe0>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d103      	bne.n	800364c <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	4a22      	ldr	r2, [pc, #136]	; (80036d0 <UART_Start_Receive_IT+0x164>)
 8003648:	669a      	str	r2, [r3, #104]	; 0x68
 800364a:	e002      	b.n	8003652 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4a21      	ldr	r2, [pc, #132]	; (80036d4 <UART_Start_Receive_IT+0x168>)
 8003650:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d019      	beq.n	800368e <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800365a:	f3ef 8310 	mrs	r3, PRIMASK
 800365e:	61fb      	str	r3, [r7, #28]
  return(result);
 8003660:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003662:	637b      	str	r3, [r7, #52]	; 0x34
 8003664:	2301      	movs	r3, #1
 8003666:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003668:	6a3b      	ldr	r3, [r7, #32]
 800366a:	f383 8810 	msr	PRIMASK, r3
}
 800366e:	46c0      	nop			; (mov r8, r8)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2190      	movs	r1, #144	; 0x90
 800367c:	0049      	lsls	r1, r1, #1
 800367e:	430a      	orrs	r2, r1
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003684:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003688:	f383 8810 	msr	PRIMASK, r3
}
 800368c:	e018      	b.n	80036c0 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800368e:	f3ef 8310 	mrs	r3, PRIMASK
 8003692:	613b      	str	r3, [r7, #16]
  return(result);
 8003694:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003696:	63bb      	str	r3, [r7, #56]	; 0x38
 8003698:	2301      	movs	r3, #1
 800369a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	f383 8810 	msr	PRIMASK, r3
}
 80036a2:	46c0      	nop			; (mov r8, r8)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2120      	movs	r1, #32
 80036b0:	430a      	orrs	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	f383 8810 	msr	PRIMASK, r3
}
 80036be:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	0018      	movs	r0, r3
 80036c4:	46bd      	mov	sp, r7
 80036c6:	b010      	add	sp, #64	; 0x40
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	000001ff 	.word	0x000001ff
 80036d0:	080039dd 	.word	0x080039dd
 80036d4:	08003825 	.word	0x08003825

080036d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b08e      	sub	sp, #56	; 0x38
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036e0:	f3ef 8310 	mrs	r3, PRIMASK
 80036e4:	617b      	str	r3, [r7, #20]
  return(result);
 80036e6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036e8:	637b      	str	r3, [r7, #52]	; 0x34
 80036ea:	2301      	movs	r3, #1
 80036ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	f383 8810 	msr	PRIMASK, r3
}
 80036f4:	46c0      	nop			; (mov r8, r8)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4926      	ldr	r1, [pc, #152]	; (800379c <UART_EndRxTransfer+0xc4>)
 8003702:	400a      	ands	r2, r1
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003708:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	f383 8810 	msr	PRIMASK, r3
}
 8003710:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003712:	f3ef 8310 	mrs	r3, PRIMASK
 8003716:	623b      	str	r3, [r7, #32]
  return(result);
 8003718:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800371a:	633b      	str	r3, [r7, #48]	; 0x30
 800371c:	2301      	movs	r3, #1
 800371e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003722:	f383 8810 	msr	PRIMASK, r3
}
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689a      	ldr	r2, [r3, #8]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2101      	movs	r1, #1
 8003734:	438a      	bics	r2, r1
 8003736:	609a      	str	r2, [r3, #8]
 8003738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800373c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800373e:	f383 8810 	msr	PRIMASK, r3
}
 8003742:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003748:	2b01      	cmp	r3, #1
 800374a:	d118      	bne.n	800377e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800374c:	f3ef 8310 	mrs	r3, PRIMASK
 8003750:	60bb      	str	r3, [r7, #8]
  return(result);
 8003752:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003754:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003756:	2301      	movs	r3, #1
 8003758:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f383 8810 	msr	PRIMASK, r3
}
 8003760:	46c0      	nop			; (mov r8, r8)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2110      	movs	r1, #16
 800376e:	438a      	bics	r2, r1
 8003770:	601a      	str	r2, [r3, #0]
 8003772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003774:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	f383 8810 	msr	PRIMASK, r3
}
 800377c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2280      	movs	r2, #128	; 0x80
 8003782:	2120      	movs	r1, #32
 8003784:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	46bd      	mov	sp, r7
 8003796:	b00e      	add	sp, #56	; 0x38
 8003798:	bd80      	pop	{r7, pc}
 800379a:	46c0      	nop			; (mov r8, r8)
 800379c:	fffffedf 	.word	0xfffffedf

080037a0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	225a      	movs	r2, #90	; 0x5a
 80037b2:	2100      	movs	r1, #0
 80037b4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2252      	movs	r2, #82	; 0x52
 80037ba:	2100      	movs	r1, #0
 80037bc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f7fc ffab 	bl	800071c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037c6:	46c0      	nop			; (mov r8, r8)
 80037c8:	46bd      	mov	sp, r7
 80037ca:	b004      	add	sp, #16
 80037cc:	bd80      	pop	{r7, pc}

080037ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b086      	sub	sp, #24
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d6:	f3ef 8310 	mrs	r3, PRIMASK
 80037da:	60bb      	str	r3, [r7, #8]
  return(result);
 80037dc:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80037de:	617b      	str	r3, [r7, #20]
 80037e0:	2301      	movs	r3, #1
 80037e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f383 8810 	msr	PRIMASK, r3
}
 80037ea:	46c0      	nop			; (mov r8, r8)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2140      	movs	r1, #64	; 0x40
 80037f8:	438a      	bics	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	f383 8810 	msr	PRIMASK, r3
}
 8003806:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2220      	movs	r2, #32
 800380c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	0018      	movs	r0, r3
 8003818:	f7fc fe0e 	bl	8000438 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800381c:	46c0      	nop			; (mov r8, r8)
 800381e:	46bd      	mov	sp, r7
 8003820:	b006      	add	sp, #24
 8003822:	bd80      	pop	{r7, pc}

08003824 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b094      	sub	sp, #80	; 0x50
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800382c:	204e      	movs	r0, #78	; 0x4e
 800382e:	183b      	adds	r3, r7, r0
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	215c      	movs	r1, #92	; 0x5c
 8003834:	5a52      	ldrh	r2, [r2, r1]
 8003836:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2280      	movs	r2, #128	; 0x80
 800383c:	589b      	ldr	r3, [r3, r2]
 800383e:	2b22      	cmp	r3, #34	; 0x22
 8003840:	d000      	beq.n	8003844 <UART_RxISR_8BIT+0x20>
 8003842:	e0ba      	b.n	80039ba <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	214c      	movs	r1, #76	; 0x4c
 800384a:	187b      	adds	r3, r7, r1
 800384c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800384e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003850:	187b      	adds	r3, r7, r1
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	b2da      	uxtb	r2, r3
 8003856:	183b      	adds	r3, r7, r0
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	b2d9      	uxtb	r1, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003860:	400a      	ands	r2, r1
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	225a      	movs	r2, #90	; 0x5a
 8003874:	5a9b      	ldrh	r3, [r3, r2]
 8003876:	b29b      	uxth	r3, r3
 8003878:	3b01      	subs	r3, #1
 800387a:	b299      	uxth	r1, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	225a      	movs	r2, #90	; 0x5a
 8003880:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	225a      	movs	r2, #90	; 0x5a
 8003886:	5a9b      	ldrh	r3, [r3, r2]
 8003888:	b29b      	uxth	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d000      	beq.n	8003890 <UART_RxISR_8BIT+0x6c>
 800388e:	e09c      	b.n	80039ca <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003890:	f3ef 8310 	mrs	r3, PRIMASK
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003898:	64bb      	str	r3, [r7, #72]	; 0x48
 800389a:	2301      	movs	r3, #1
 800389c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a0:	f383 8810 	msr	PRIMASK, r3
}
 80038a4:	46c0      	nop			; (mov r8, r8)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4948      	ldr	r1, [pc, #288]	; (80039d4 <UART_RxISR_8BIT+0x1b0>)
 80038b2:	400a      	ands	r2, r1
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038bc:	f383 8810 	msr	PRIMASK, r3
}
 80038c0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038c2:	f3ef 8310 	mrs	r3, PRIMASK
 80038c6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80038c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ca:	647b      	str	r3, [r7, #68]	; 0x44
 80038cc:	2301      	movs	r3, #1
 80038ce:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038d2:	f383 8810 	msr	PRIMASK, r3
}
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2101      	movs	r1, #1
 80038e4:	438a      	bics	r2, r1
 80038e6:	609a      	str	r2, [r3, #8]
 80038e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038ea:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ee:	f383 8810 	msr	PRIMASK, r3
}
 80038f2:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2280      	movs	r2, #128	; 0x80
 80038f8:	2120      	movs	r1, #32
 80038fa:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	2380      	movs	r3, #128	; 0x80
 8003910:	041b      	lsls	r3, r3, #16
 8003912:	4013      	ands	r3, r2
 8003914:	d018      	beq.n	8003948 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003916:	f3ef 8310 	mrs	r3, PRIMASK
 800391a:	61bb      	str	r3, [r7, #24]
  return(result);
 800391c:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800391e:	643b      	str	r3, [r7, #64]	; 0x40
 8003920:	2301      	movs	r3, #1
 8003922:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f383 8810 	msr	PRIMASK, r3
}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4928      	ldr	r1, [pc, #160]	; (80039d8 <UART_RxISR_8BIT+0x1b4>)
 8003938:	400a      	ands	r2, r1
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800393e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	f383 8810 	msr	PRIMASK, r3
}
 8003946:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800394c:	2b01      	cmp	r3, #1
 800394e:	d12f      	bne.n	80039b0 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003956:	f3ef 8310 	mrs	r3, PRIMASK
 800395a:	60fb      	str	r3, [r7, #12]
  return(result);
 800395c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800395e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003960:	2301      	movs	r3, #1
 8003962:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	f383 8810 	msr	PRIMASK, r3
}
 800396a:	46c0      	nop			; (mov r8, r8)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2110      	movs	r1, #16
 8003978:	438a      	bics	r2, r1
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800397e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	f383 8810 	msr	PRIMASK, r3
}
 8003986:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	69db      	ldr	r3, [r3, #28]
 800398e:	2210      	movs	r2, #16
 8003990:	4013      	ands	r3, r2
 8003992:	2b10      	cmp	r3, #16
 8003994:	d103      	bne.n	800399e <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2210      	movs	r2, #16
 800399c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2258      	movs	r2, #88	; 0x58
 80039a2:	5a9a      	ldrh	r2, [r3, r2]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	0011      	movs	r1, r2
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7ff facd 	bl	8002f48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80039ae:	e00c      	b.n	80039ca <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	0018      	movs	r0, r3
 80039b4:	f7fc fdc0 	bl	8000538 <HAL_UART_RxCpltCallback>
}
 80039b8:	e007      	b.n	80039ca <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699a      	ldr	r2, [r3, #24]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2108      	movs	r1, #8
 80039c6:	430a      	orrs	r2, r1
 80039c8:	619a      	str	r2, [r3, #24]
}
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	46bd      	mov	sp, r7
 80039ce:	b014      	add	sp, #80	; 0x50
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	46c0      	nop			; (mov r8, r8)
 80039d4:	fffffedf 	.word	0xfffffedf
 80039d8:	fbffffff 	.word	0xfbffffff

080039dc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b094      	sub	sp, #80	; 0x50
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80039e4:	204e      	movs	r0, #78	; 0x4e
 80039e6:	183b      	adds	r3, r7, r0
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	215c      	movs	r1, #92	; 0x5c
 80039ec:	5a52      	ldrh	r2, [r2, r1]
 80039ee:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2280      	movs	r2, #128	; 0x80
 80039f4:	589b      	ldr	r3, [r3, r2]
 80039f6:	2b22      	cmp	r3, #34	; 0x22
 80039f8:	d000      	beq.n	80039fc <UART_RxISR_16BIT+0x20>
 80039fa:	e0ba      	b.n	8003b72 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	214c      	movs	r1, #76	; 0x4c
 8003a02:	187b      	adds	r3, r7, r1
 8003a04:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8003a06:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0c:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8003a0e:	187b      	adds	r3, r7, r1
 8003a10:	183a      	adds	r2, r7, r0
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	8812      	ldrh	r2, [r2, #0]
 8003a16:	4013      	ands	r3, r2
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a1c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a22:	1c9a      	adds	r2, r3, #2
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	225a      	movs	r2, #90	; 0x5a
 8003a2c:	5a9b      	ldrh	r3, [r3, r2]
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b299      	uxth	r1, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	225a      	movs	r2, #90	; 0x5a
 8003a38:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	225a      	movs	r2, #90	; 0x5a
 8003a3e:	5a9b      	ldrh	r3, [r3, r2]
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d000      	beq.n	8003a48 <UART_RxISR_16BIT+0x6c>
 8003a46:	e09c      	b.n	8003b82 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a48:	f3ef 8310 	mrs	r3, PRIMASK
 8003a4c:	623b      	str	r3, [r7, #32]
  return(result);
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a50:	647b      	str	r3, [r7, #68]	; 0x44
 8003a52:	2301      	movs	r3, #1
 8003a54:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a58:	f383 8810 	msr	PRIMASK, r3
}
 8003a5c:	46c0      	nop			; (mov r8, r8)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4948      	ldr	r1, [pc, #288]	; (8003b8c <UART_RxISR_16BIT+0x1b0>)
 8003a6a:	400a      	ands	r2, r1
 8003a6c:	601a      	str	r2, [r3, #0]
 8003a6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a70:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a74:	f383 8810 	msr	PRIMASK, r3
}
 8003a78:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a82:	643b      	str	r3, [r7, #64]	; 0x40
 8003a84:	2301      	movs	r3, #1
 8003a86:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8a:	f383 8810 	msr	PRIMASK, r3
}
 8003a8e:	46c0      	nop			; (mov r8, r8)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	689a      	ldr	r2, [r3, #8]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	438a      	bics	r2, r1
 8003a9e:	609a      	str	r2, [r3, #8]
 8003aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003aa2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aa6:	f383 8810 	msr	PRIMASK, r3
}
 8003aaa:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2280      	movs	r2, #128	; 0x80
 8003ab0:	2120      	movs	r1, #32
 8003ab2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	2380      	movs	r3, #128	; 0x80
 8003ac8:	041b      	lsls	r3, r3, #16
 8003aca:	4013      	ands	r3, r2
 8003acc:	d018      	beq.n	8003b00 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ace:	f3ef 8310 	mrs	r3, PRIMASK
 8003ad2:	617b      	str	r3, [r7, #20]
  return(result);
 8003ad4:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ad8:	2301      	movs	r3, #1
 8003ada:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	f383 8810 	msr	PRIMASK, r3
}
 8003ae2:	46c0      	nop			; (mov r8, r8)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4928      	ldr	r1, [pc, #160]	; (8003b90 <UART_RxISR_16BIT+0x1b4>)
 8003af0:	400a      	ands	r2, r1
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003af6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	f383 8810 	msr	PRIMASK, r3
}
 8003afe:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d12f      	bne.n	8003b68 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b12:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b14:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b16:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b18:	2301      	movs	r3, #1
 8003b1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f383 8810 	msr	PRIMASK, r3
}
 8003b22:	46c0      	nop			; (mov r8, r8)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2110      	movs	r1, #16
 8003b30:	438a      	bics	r2, r1
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	f383 8810 	msr	PRIMASK, r3
}
 8003b3e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	2210      	movs	r2, #16
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b10      	cmp	r3, #16
 8003b4c:	d103      	bne.n	8003b56 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2210      	movs	r2, #16
 8003b54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2258      	movs	r2, #88	; 0x58
 8003b5a:	5a9a      	ldrh	r2, [r3, r2]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	0011      	movs	r1, r2
 8003b60:	0018      	movs	r0, r3
 8003b62:	f7ff f9f1 	bl	8002f48 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003b66:	e00c      	b.n	8003b82 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f7fc fce4 	bl	8000538 <HAL_UART_RxCpltCallback>
}
 8003b70:	e007      	b.n	8003b82 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	699a      	ldr	r2, [r3, #24]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2108      	movs	r1, #8
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	619a      	str	r2, [r3, #24]
}
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	46bd      	mov	sp, r7
 8003b86:	b014      	add	sp, #80	; 0x50
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	46c0      	nop			; (mov r8, r8)
 8003b8c:	fffffedf 	.word	0xfffffedf
 8003b90:	fbffffff 	.word	0xfbffffff

08003b94 <kfifo_reset>:
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	60da      	str	r2, [r3, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68da      	ldr	r2, [r3, #12]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	609a      	str	r2, [r3, #8]
}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	46bd      	mov	sp, r7
 8003bae:	b002      	add	sp, #8
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <kfifo_size>:
/**
 * kfifo_size - returns the size of the fifo in bytes
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_size(struct kfifo *fifo)
{
 8003bb2:	b580      	push	{r7, lr}
 8003bb4:	b082      	sub	sp, #8
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
	return fifo->size;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
}
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	b002      	add	sp, #8
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <kfifo_len>:
/**
 * kfifo_len - returns the number of used bytes in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_len(struct kfifo *fifo)
{
 8003bc6:	b590      	push	{r4, r7, lr}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
	register unsigned int	out;

	out = fifo->out;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68dc      	ldr	r4, [r3, #12]

	return fifo->in - out;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	1b1b      	subs	r3, r3, r4
}
 8003bd8:	0018      	movs	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	b003      	add	sp, #12
 8003bde:	bd90      	pop	{r4, r7, pc}

08003be0 <kfifo_avail>:
/**
 * kfifo_avail - returns the number of bytes available in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_avail(struct kfifo *fifo)
{
 8003be0:	b590      	push	{r4, r7, lr}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
	return kfifo_size(fifo) - kfifo_len(fifo);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	0018      	movs	r0, r3
 8003bec:	f7ff ffe1 	bl	8003bb2 <kfifo_size>
 8003bf0:	0004      	movs	r4, r0
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f7ff ffe6 	bl	8003bc6 <kfifo_len>
 8003bfa:	0003      	movs	r3, r0
 8003bfc:	1ae3      	subs	r3, r4, r3
}
 8003bfe:	0018      	movs	r0, r3
 8003c00:	46bd      	mov	sp, r7
 8003c02:	b003      	add	sp, #12
 8003c04:	bd90      	pop	{r4, r7, pc}

08003c06 <__kfifo_add_out>:
/*
 * __kfifo_add_out internal helper function for updating the out offset
 */
static __inline void __kfifo_add_out(struct kfifo *fifo,
				unsigned int off)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
 8003c0e:	6039      	str	r1, [r7, #0]
	fifo->out += off;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68da      	ldr	r2, [r3, #12]
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	18d2      	adds	r2, r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	60da      	str	r2, [r3, #12]
}
 8003c1c:	46c0      	nop			; (mov r8, r8)
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	b002      	add	sp, #8
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <__kfifo_add_in>:
/*
 * __kfifo_add_in internal helper function for updating the in offset
 */
static __inline void __kfifo_add_in(struct kfifo *fifo,
				unsigned int off)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
	fifo->in += off;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	18d2      	adds	r2, r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	609a      	str	r2, [r3, #8]
}
 8003c3a:	46c0      	nop			; (mov r8, r8)
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	b002      	add	sp, #8
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <__kfifo_off>:
/*
 * __kfifo_off internal helper function for calculating the index of a
 * given offeset
 */
static __inline unsigned int __kfifo_off(struct kfifo *fifo, unsigned int off)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b082      	sub	sp, #8
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
 8003c4a:	6039      	str	r1, [r7, #0]
	return off & (fifo->size - 1);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	3b01      	subs	r3, #1
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	4013      	ands	r3, r2
}
 8003c56:	0018      	movs	r0, r3
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b002      	add	sp, #8
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <kfifo_init>:
 * @buffer: the preallocated buffer to be used.
 * @size: the size of the internal buffer, this has to be a power of 2.
 *
 */
void kfifo_init(struct kfifo *fifo, void *buffer, unsigned int size)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b084      	sub	sp, #16
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	60f8      	str	r0, [r7, #12]
 8003c66:	60b9      	str	r1, [r7, #8]
 8003c68:	607a      	str	r2, [r7, #4]
	fifo->buffer = buffer;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	601a      	str	r2, [r3, #0]
	fifo->size = size;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	605a      	str	r2, [r3, #4]

	kfifo_reset(fifo);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	0018      	movs	r0, r3
 8003c7a:	f7ff ff8b 	bl	8003b94 <kfifo_reset>
}
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	46bd      	mov	sp, r7
 8003c82:	b004      	add	sp, #16
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <__kfifo_in_data>:

static __inline void __kfifo_in_data(struct kfifo *fifo,
		const void *from, unsigned int len, unsigned int off)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b086      	sub	sp, #24
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	60f8      	str	r0, [r7, #12]
 8003c8e:	60b9      	str	r1, [r7, #8]
 8003c90:	607a      	str	r2, [r7, #4]
 8003c92:	603b      	str	r3, [r7, #0]
	/*
	 * Ensure that we sample the fifo->out index -before- we
	 * start putting bytes into the kfifo.
	 */

	off = __kfifo_off(fifo, fifo->in + off);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	18d2      	adds	r2, r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	0011      	movs	r1, r2
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f7ff ffce 	bl	8003c42 <__kfifo_off>
 8003ca6:	0003      	movs	r3, r0
 8003ca8:	603b      	str	r3, [r7, #0]

	/* first put the data starting from fifo->in to buffer end */
	l = min(len, fifo->size - off);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	1ad2      	subs	r2, r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d900      	bls.n	8003cba <__kfifo_in_data+0x34>
 8003cb8:	0013      	movs	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]
	memcpy(fifo->buffer + off, (char*)from, l);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	18d3      	adds	r3, r2, r3
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	68b9      	ldr	r1, [r7, #8]
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f000 f8b5 	bl	8003e38 <memcpy>

	/* then put the rest (if any) at the beginning of the buffer */
	memcpy(fifo->buffer, (char*)(from) + l, len - l);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6818      	ldr	r0, [r3, #0]
 8003cd2:	68ba      	ldr	r2, [r7, #8]
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	18d1      	adds	r1, r2, r3
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	001a      	movs	r2, r3
 8003ce0:	f000 f8aa 	bl	8003e38 <memcpy>
}
 8003ce4:	46c0      	nop			; (mov r8, r8)
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b006      	add	sp, #24
 8003cea:	bd80      	pop	{r7, pc}

08003cec <__kfifo_out_data>:

static __inline void __kfifo_out_data(struct kfifo *fifo,
		void *to, unsigned int len, unsigned int off)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
 8003cf8:	603b      	str	r3, [r7, #0]
	/*
	 * Ensure that we sample the fifo->in index -before- we
	 * start removing bytes from the kfifo.
	 */

	off = __kfifo_off(fifo, fifo->out + off);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	68da      	ldr	r2, [r3, #12]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	18d2      	adds	r2, r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	0011      	movs	r1, r2
 8003d06:	0018      	movs	r0, r3
 8003d08:	f7ff ff9b 	bl	8003c42 <__kfifo_off>
 8003d0c:	0003      	movs	r3, r0
 8003d0e:	603b      	str	r3, [r7, #0]

	/* first get the data from fifo->out until the end of the buffer */
	l = min(len, fifo->size - off);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	1ad2      	subs	r2, r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d900      	bls.n	8003d20 <__kfifo_out_data+0x34>
 8003d1e:	0013      	movs	r3, r2
 8003d20:	617b      	str	r3, [r7, #20]
	memcpy( (char*)to, fifo->buffer + off, l);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	18d1      	adds	r1, r2, r3
 8003d2a:	697a      	ldr	r2, [r7, #20]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	0018      	movs	r0, r3
 8003d30:	f000 f882 	bl	8003e38 <memcpy>

	/* then get the rest (if any) from the beginning of the buffer */
	memcpy( (char*)to + l, fifo->buffer, len - l);
 8003d34:	68ba      	ldr	r2, [r7, #8]
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	18d0      	adds	r0, r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6819      	ldr	r1, [r3, #0]
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	001a      	movs	r2, r3
 8003d46:	f000 f877 	bl	8003e38 <memcpy>
}
 8003d4a:	46c0      	nop			; (mov r8, r8)
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	b006      	add	sp, #24
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <kfifo_in>:
 * Note that with only one concurrent reader and one concurrent
 * writer, you don't need extra locking to use these functions.
 */
unsigned int kfifo_in(struct kfifo *fifo, const void *from,
				unsigned int len)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b084      	sub	sp, #16
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	607a      	str	r2, [r7, #4]
	len = min(kfifo_avail(fifo), len);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	0018      	movs	r0, r3
 8003d62:	f7ff ff3d 	bl	8003be0 <kfifo_avail>
 8003d66:	0002      	movs	r2, r0
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d905      	bls.n	8003d7a <kfifo_in+0x28>
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	0018      	movs	r0, r3
 8003d72:	f7ff ff35 	bl	8003be0 <kfifo_avail>
 8003d76:	0003      	movs	r3, r0
 8003d78:	e000      	b.n	8003d7c <kfifo_in+0x2a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	607b      	str	r3, [r7, #4]

	__kfifo_in_data(fifo, from, len, 0);
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	68b9      	ldr	r1, [r7, #8]
 8003d82:	68f8      	ldr	r0, [r7, #12]
 8003d84:	2300      	movs	r3, #0
 8003d86:	f7ff ff7e 	bl	8003c86 <__kfifo_in_data>
	__kfifo_add_in(fifo, len);
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	0011      	movs	r1, r2
 8003d90:	0018      	movs	r0, r3
 8003d92:	f7ff ff47 	bl	8003c24 <__kfifo_add_in>
	return len;
 8003d96:	687b      	ldr	r3, [r7, #4]
}
 8003d98:	0018      	movs	r0, r3
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b004      	add	sp, #16
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <kfifo_out>:
 *
 * Note that with only one concurrent reader and one concurrent
 * writer, you don't need extra locking to use these functions.
 */
unsigned int kfifo_out(struct kfifo *fifo, void *to, unsigned int len)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
	len = min(kfifo_len(fifo), len);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	0018      	movs	r0, r3
 8003db0:	f7ff ff09 	bl	8003bc6 <kfifo_len>
 8003db4:	0002      	movs	r2, r0
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d905      	bls.n	8003dc8 <kfifo_out+0x28>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	f7ff ff01 	bl	8003bc6 <kfifo_len>
 8003dc4:	0003      	movs	r3, r0
 8003dc6:	e000      	b.n	8003dca <kfifo_out+0x2a>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	607b      	str	r3, [r7, #4]

	__kfifo_out_data(fifo, to, len, 0);
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	68b9      	ldr	r1, [r7, #8]
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f7ff ff8a 	bl	8003cec <__kfifo_out_data>
	__kfifo_add_out(fifo, len);
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	0011      	movs	r1, r2
 8003dde:	0018      	movs	r0, r3
 8003de0:	f7ff ff11 	bl	8003c06 <__kfifo_add_out>

	return len;
 8003de4:	687b      	ldr	r3, [r7, #4]
}
 8003de6:	0018      	movs	r0, r3
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b004      	add	sp, #16
 8003dec:	bd80      	pop	{r7, pc}
	...

08003df0 <__libc_init_array>:
 8003df0:	b570      	push	{r4, r5, r6, lr}
 8003df2:	2600      	movs	r6, #0
 8003df4:	4d0c      	ldr	r5, [pc, #48]	; (8003e28 <__libc_init_array+0x38>)
 8003df6:	4c0d      	ldr	r4, [pc, #52]	; (8003e2c <__libc_init_array+0x3c>)
 8003df8:	1b64      	subs	r4, r4, r5
 8003dfa:	10a4      	asrs	r4, r4, #2
 8003dfc:	42a6      	cmp	r6, r4
 8003dfe:	d109      	bne.n	8003e14 <__libc_init_array+0x24>
 8003e00:	2600      	movs	r6, #0
 8003e02:	f000 f82b 	bl	8003e5c <_init>
 8003e06:	4d0a      	ldr	r5, [pc, #40]	; (8003e30 <__libc_init_array+0x40>)
 8003e08:	4c0a      	ldr	r4, [pc, #40]	; (8003e34 <__libc_init_array+0x44>)
 8003e0a:	1b64      	subs	r4, r4, r5
 8003e0c:	10a4      	asrs	r4, r4, #2
 8003e0e:	42a6      	cmp	r6, r4
 8003e10:	d105      	bne.n	8003e1e <__libc_init_array+0x2e>
 8003e12:	bd70      	pop	{r4, r5, r6, pc}
 8003e14:	00b3      	lsls	r3, r6, #2
 8003e16:	58eb      	ldr	r3, [r5, r3]
 8003e18:	4798      	blx	r3
 8003e1a:	3601      	adds	r6, #1
 8003e1c:	e7ee      	b.n	8003dfc <__libc_init_array+0xc>
 8003e1e:	00b3      	lsls	r3, r6, #2
 8003e20:	58eb      	ldr	r3, [r5, r3]
 8003e22:	4798      	blx	r3
 8003e24:	3601      	adds	r6, #1
 8003e26:	e7f2      	b.n	8003e0e <__libc_init_array+0x1e>
 8003e28:	08003eac 	.word	0x08003eac
 8003e2c:	08003eac 	.word	0x08003eac
 8003e30:	08003eac 	.word	0x08003eac
 8003e34:	08003eb0 	.word	0x08003eb0

08003e38 <memcpy>:
 8003e38:	2300      	movs	r3, #0
 8003e3a:	b510      	push	{r4, lr}
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d100      	bne.n	8003e42 <memcpy+0xa>
 8003e40:	bd10      	pop	{r4, pc}
 8003e42:	5ccc      	ldrb	r4, [r1, r3]
 8003e44:	54c4      	strb	r4, [r0, r3]
 8003e46:	3301      	adds	r3, #1
 8003e48:	e7f8      	b.n	8003e3c <memcpy+0x4>

08003e4a <memset>:
 8003e4a:	0003      	movs	r3, r0
 8003e4c:	1882      	adds	r2, r0, r2
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d100      	bne.n	8003e54 <memset+0xa>
 8003e52:	4770      	bx	lr
 8003e54:	7019      	strb	r1, [r3, #0]
 8003e56:	3301      	adds	r3, #1
 8003e58:	e7f9      	b.n	8003e4e <memset+0x4>
	...

08003e5c <_init>:
 8003e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e5e:	46c0      	nop			; (mov r8, r8)
 8003e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e62:	bc08      	pop	{r3}
 8003e64:	469e      	mov	lr, r3
 8003e66:	4770      	bx	lr

08003e68 <_fini>:
 8003e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e6e:	bc08      	pop	{r3}
 8003e70:	469e      	mov	lr, r3
 8003e72:	4770      	bx	lr
