#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 14 13:52:48 2020
# Process ID: 12432
# Current directory: C:/Users/liqingyan/vivado_test/New_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16228 C:\Users\liqingyan\vivado_test\New_spi\New_spi.xpr
# Log file: C:/Users/liqingyan/vivado_test/New_spi/vivado.log
# Journal file: C:/Users/liqingyan/vivado_test/New_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liqingyan/vivado_test/New_spi/New_spi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 846.941 ; gain = 102.953
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/imports/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/imports/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 958.762 ; gain = 70.398
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug & UART} ecc {None} local_mem {32KB} preset {None}}  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.145 ; gain = 221.102
apply_bd_automation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1262.906 ; gain = 285.863
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
update_ip_catalog
ipx::package_project -root_dir c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
INFO: [board_rule 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 diff_clock_rtl
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /diff_clock_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /diff_clock_rtl /clk_wiz_1/CLK_IN1_D
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_1/CLK_IN1_D. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] create_bd_port -dir I reset -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset
INFO: [board_rule 100-100] connect_bd_net /reset /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] connect_bd_net /reset /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
endgroup
startgroup
create_bd_port -dir O LED1
connect_bd_net [get_bd_pins /accel_0/LED1] [get_bd_ports LED1]
endgroup
startgroup
create_bd_port -dir O LED2
connect_bd_net [get_bd_pins /accel_0/LED2] [get_bd_ports LED2]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {1.5 502 -249} [get_bd_cells axi_uartlite_0]
set_property location {1.5 377 -244} [get_bd_cells axi_uartlite_0]
set_property location {2 364 -246} [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_cells axi_uartlite_0]
startgroup
create_bd_port -dir O TXD
connect_bd_net [get_bd_pins /accel_0/TXD] [get_bd_ports TXD]
endgroup
startgroup
create_bd_port -dir O CTS
connect_bd_net [get_bd_pins /accel_0/CTS] [get_bd_ports CTS]
endgroup
startgroup
create_bd_port -dir I RXD
connect_bd_net [get_bd_pins /accel_0/RXD] [get_bd_ports RXD]
endgroup
startgroup
create_bd_port -dir I RTS
connect_bd_net [get_bd_pins /accel_0/RTS] [get_bd_ports RTS]
endgroup
startgroup
create_bd_port -dir I ACL_MISO
connect_bd_net [get_bd_pins /accel_0/ACL_MISO] [get_bd_ports ACL_MISO]
endgroup
startgroup
create_bd_port -dir I ACL_INT1
connect_bd_net [get_bd_pins /accel_0/ACL_INT1] [get_bd_ports ACL_INT1]
endgroup
startgroup
create_bd_port -dir I ACL_INT2
connect_bd_net [get_bd_pins /accel_0/ACL_INT2] [get_bd_ports ACL_INT2]
endgroup
startgroup
create_bd_port -dir O ACL_CSN
connect_bd_net [get_bd_pins /accel_0/ACL_CSN] [get_bd_ports ACL_CSN]
endgroup
startgroup
create_bd_port -dir O ACL_MOSI
connect_bd_net [get_bd_pins /accel_0/ACL_MOSI] [get_bd_ports ACL_MOSI]
endgroup
startgroup
create_bd_port -dir O ACL_SCLK
connect_bd_net [get_bd_pins /accel_0/ACL_SCLK] [get_bd_ports ACL_SCLK]
endgroup
validate_bd_design
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_1/reset(ACTIVE_HIGH) and /reset(ACTIVE_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
WARNING: [BD 41-1684] Pin /clk_wiz_1/reset is now disabled. All connections to this pin have been removed. 
endgroup
validate_bd_design
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/resetn'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] connect_bd_net /reset /clk_wiz_1/resetn
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
regenerate_bd_layout
set_property name clk [get_bd_intf_ports diff_clock_rtl]
validate_bd_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
report_ip_status -name ip_status
upgrade_ip [get_ips  design_1_accel_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_accel_0_0 from accel_v1_0 1.0 to accel_v1_0 1.0
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liqingyan/vivado_test/New_spi/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.605 ; gain = 44.715
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_accel_0_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_mdm_1_0_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_rst_clk_wiz_1_100M_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_ilmb_v10_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1}
[Thu May 14 14:10:04 2020] Launched design_1_accel_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_mdm_1_0_synth_1, design_1_clk_wiz_1_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_lmb_bram_0_synth_1...
Run output will be captured here:
design_1_accel_0_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_mdm_1_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_mdm_1_0_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_lmb_bram_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_lmb_bram_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1427.133 ; gain = 17.340
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_1] [get_bd_intf_ports clk]
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
reset_run design_1_ilmb_v10_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run design_1_lmb_bram_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_mdm_1_0_synth_1
reset_run design_1_rst_clk_wiz_1_100M_0_synth_1
reset_run design_1_dlmb_v10_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /clk_wiz_1/CLK_IN1_D'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
INFO: [board_rule 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 diff_clock_rtl
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /diff_clock_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /diff_clock_rtl /clk_wiz_1/CLK_IN1_D
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_1/CLK_IN1_D. Users may need to specify the location constraint manually.
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_1]
endgroup
delete_bd_objs [get_bd_intf_ports diff_clock_rtl]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/clk_in1'
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule 100-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule 100-100] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
validate_bd_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
report_ip_status -name ip_status
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run design_1_accel_0_0_synth_1
reset_run design_1_clk_wiz_1_0_synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
[Thu May 14 14:13:23 2020] Launched design_1_accel_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_mdm_1_0_synth_1, design_1_clk_wiz_1_0_synth_1, design_1_rst_clk_wiz_1_100M_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_ilmb_v10_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_lmb_bram_0_synth_1, synth_1...
Run output will be captured here:
design_1_accel_0_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_mdm_1_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_mdm_1_0_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_rst_clk_wiz_1_100M_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_rst_clk_wiz_1_100M_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_ilmb_v10_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_lmb_bram_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_lmb_bram_0_synth_1/runme.log
synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/synth_1/runme.log
[Thu May 14 14:13:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1482.723 ; gain = 7.363
startgroup
endgroup
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
CRITICAL WARNING: [BD 41-1178] The design is using an old version of the following IPs. It is recommended that you upgrade these cells to their latest version: 
/accel_0

update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:accel:1.0 [get_ips  design_1_accel_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_accel_0_0 from accel_v1_0 1.0 to accel_v1_0 1.0
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liqingyan/vivado_test/New_spi/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_accel_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_1_0, cache-ID = d1eeb3c9a93d093b; cache size = 16.790 MB.
catch { [ delete_ip_run [get_ips -all design_1_clk_wiz_1_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_0_synth_1
[Thu May 14 14:20:08 2020] Launched design_1_accel_0_0_synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design -force
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_accel_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
[Thu May 14 14:21:33 2020] Launched design_1_accel_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_accel_0_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_0_synth_1/runme.log
synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/synth_1/runme.log
[Thu May 14 14:21:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/impl_1/runme.log
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
ipx::package_project -root_dir c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] design_1_microblaze_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4:part0:1.1'
WARNING: [IP_Flow 19-3836] Not packaging cyclic XCI subcore 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_accel_0_0/design_1_accel_0_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_accel_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets RXD_1] [get_bd_nets accel_0_LED1] [get_bd_nets accel_0_LED2] [get_bd_nets accel_0_ACL_MOSI] [get_bd_nets ACL_MISO_1] [get_bd_nets ACL_INT1_1] [get_bd_nets accel_0_TXD] [get_bd_nets accel_0_ACL_CSN] [get_bd_nets ACL_INT2_1] [get_bd_nets accel_0_CTS] [get_bd_nets RTS_1] [get_bd_nets accel_0_ACL_SCLK] [get_bd_cells accel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
startgroup
connect_bd_net [get_bd_ports LED1] [get_bd_pins accel_0/LED1]
endgroup
connect_bd_net [get_bd_ports LED2] [get_bd_pins accel_0/LED2]
connect_bd_net [get_bd_ports TXD] [get_bd_pins accel_0/TXD]
connect_bd_net [get_bd_ports CTS] [get_bd_pins accel_0/CTS]
connect_bd_net [get_bd_ports ACL_CSN] [get_bd_pins accel_0/ACL_CSN]
connect_bd_net [get_bd_ports ACL_MOSI] [get_bd_pins accel_0/ACL_MOSI]
connect_bd_net [get_bd_ports ACL_SCLK] [get_bd_pins accel_0/ACL_SCLK]
set_property location {1 153 531} [get_bd_cells accel_0]
set_property location {-58 468} [get_bd_ports RXD]
connect_bd_net [get_bd_ports RXD] [get_bd_pins accel_0/RXD]
connect_bd_net [get_bd_ports RTS] [get_bd_pins accel_0/RTS]
set_property location {-61 532} [get_bd_ports ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT1] [get_bd_pins accel_0/ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT2] [get_bd_pins accel_0/ACL_INT2]
connect_bd_net [get_bd_ports ACL_MISO] [get_bd_pins accel_0/ACL_MISO]
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block accel_0 .
Exporting to file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1787.539 ; gain = 69.727
catch { config_ip_cache -export [get_ips -all design_1_accel_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_1_synth_1
[Thu May 14 14:26:37 2020] Launched design_1_accel_0_1_synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.RESET_BOARD_INTERFACE {Custom}] [get_bd_cells clk_wiz_1]
endgroup
ipx::open_ipxact_file {c:\users\liqingyan\vivado_test\new_spi\new_spi.srcs\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0_1/design_1_dlmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0_1/design_1_ilmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0_1/design_1_dlmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0_1/design_1_ilmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0_1/design_1_lmb_bram_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0_1/design_1_dlmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0_1/design_1_ilmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0_1/design_1_dlmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0_1/design_1_ilmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0_1/design_1_lmb_bram_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
delete_bd_objs [get_bd_nets accel_0_LED2] [get_bd_nets accel_0_LED1] [get_bd_nets accel_0_TXD] [get_bd_nets RXD_1] [get_bd_nets accel_0_ACL_CSN] [get_bd_nets ACL_INT2_1] [get_bd_nets ACL_MISO_1] [get_bd_nets ACL_INT1_1] [get_bd_nets accel_0_CTS] [get_bd_nets RTS_1] [get_bd_nets accel_0_ACL_MOSI] [get_bd_nets accel_0_ACL_SCLK] [get_bd_cells accel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
connect_bd_net [get_bd_ports LED1] [get_bd_pins accel_0/LED1]
connect_bd_net [get_bd_ports LED2] [get_bd_pins accel_0/LED2]
connect_bd_net [get_bd_ports TXD] [get_bd_pins accel_0/TXD]
connect_bd_net [get_bd_ports CTS] [get_bd_pins accel_0/CTS]
connect_bd_net [get_bd_ports ACL_CSN] [get_bd_pins accel_0/ACL_CSN]
connect_bd_net [get_bd_ports ACL_MOSI] [get_bd_pins accel_0/ACL_MOSI]
connect_bd_net [get_bd_ports ACL_SCLK] [get_bd_pins accel_0/ACL_SCLK]
connect_bd_net [get_bd_pins accel_0/RTS] [get_bd_pins accel_0/ACL_SCLK]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins accel_0/RTS] [get_bd_pins accel_0/ACL_SCLK]'
set_property location {1 109 589} [get_bd_cells accel_0]
connect_bd_net [get_bd_ports RXD] [get_bd_pins accel_0/RXD]
connect_bd_net [get_bd_ports RTS] [get_bd_pins accel_0/RTS]
connect_bd_net [get_bd_ports ACL_MISO] [get_bd_pins accel_0/ACL_MISO]
connect_bd_net [get_bd_ports ACL_INT1] [get_bd_pins accel_0/ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT2] [get_bd_pins accel_0/ACL_INT2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
ipx::open_ipxact_file {c:\users\liqingyan\vivado_test\new_spi\new_spi.srcs\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0_1/design_1_dlmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0_1/design_1_ilmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0_1/design_1_dlmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0_1/design_1_ilmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0_1/design_1_lmb_bram_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/design_1_microblaze_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0_1/design_1_dlmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0_1/design_1_ilmb_v10_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0_1/design_1_dlmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0_1/design_1_ilmb_bram_if_cntlr_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0_1/design_1_lmb_bram_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block accel_0 .
Exporting to file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2020.836 ; gain = 60.336
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clk_wiz_1_0_synth_1 design_1_accel_0_0_synth_1}
[Thu May 14 14:32:03 2020] Launched design_1_clk_wiz_1_0_synth_1, design_1_accel_0_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_1_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_clk_wiz_1_0_synth_1/runme.log
design_1_accel_0_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block accel_0 .
catch { config_ip_cache -export [get_ips -all design_1_accel_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_0_synth_1
[Thu May 14 14:35:46 2020] Launched design_1_accel_0_0_synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_accel_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
WARNING: [Runs 36-330] Ignoring ELF file for implementation run as both scoping properties are empty:'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0_1/data/mb_bootloop_le.elf'.
[Thu May 14 14:37:18 2020] Launched design_1_accel_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_accel_0_0_synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_0_synth_1/runme.log
synth_1: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/synth_1/runme.log
[Thu May 14 14:37:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/impl_1/runme.log
reset_run synth_1
reset_run design_1_accel_0_0_synth_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_accel_0_0/synth/design_1_accel_0_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/new/SPI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/new/accel.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/new/SPI.v:]
ipx::package_project -root_dir c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-4963] design_1_microblaze_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys4:part0:1.1'
WARNING: [IP_Flow 19-3836] Not packaging cyclic XCI subcore 'c:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ip/design_1_accel_0_0/design_1_accel_0_0.xci'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'
ipx::unload_core c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
delete_bd_objs [get_bd_nets accel_0_ACL_CSN] [get_bd_nets ACL_MISO_1] [get_bd_nets ACL_INT1_1] [get_bd_nets accel_0_LED2] [get_bd_nets accel_0_TXD] [get_bd_nets RTS_1] [get_bd_nets accel_0_LED1] [get_bd_nets RXD_1] [get_bd_nets accel_0_CTS] [get_bd_nets accel_0_ACL_MOSI] [get_bd_nets accel_0_ACL_SCLK] [get_bd_nets ACL_INT2_1] [get_bd_cells accel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accel:1.0 accel_0
endgroup
connect_bd_net [get_bd_ports LED1] [get_bd_pins accel_0/LED1]
connect_bd_net [get_bd_ports LED2] [get_bd_pins accel_0/LED2]
connect_bd_net [get_bd_ports TXD] [get_bd_pins accel_0/TXD]
set_property location {2107 491} [get_bd_ports CTS]
connect_bd_net [get_bd_ports CTS] [get_bd_pins accel_0/CTS]
connect_bd_net [get_bd_ports ACL_CSN] [get_bd_pins accel_0/ACL_CSN]
connect_bd_net [get_bd_ports ACL_MOSI] [get_bd_pins accel_0/ACL_MOSI]
connect_bd_net [get_bd_ports ACL_SCLK] [get_bd_pins accel_0/ACL_SCLK]
set_property location {1 136 582} [get_bd_cells accel_0]
connect_bd_net [get_bd_ports RXD] [get_bd_pins accel_0/RXD]
connect_bd_net [get_bd_ports RTS] [get_bd_pins accel_0/RTS]
connect_bd_net [get_bd_ports ACL_MISO] [get_bd_pins accel_0/ACL_MISO]
connect_bd_net [get_bd_ports ACL_INT1] [get_bd_pins accel_0/ACL_INT1]
connect_bd_net [get_bd_ports ACL_INT2] [get_bd_pins accel_0/ACL_INT2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins accel_0/clk]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block accel_0 .
Exporting to file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2132.781 ; gain = 61.434
catch { config_ip_cache -export [get_ips -all design_1_accel_0_1] }
export_ip_user_files -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_accel_0_1_synth_1
[Thu May 14 14:40:35 2020] Launched design_1_accel_0_1_synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/New_spi/New_spi.runs/design_1_accel_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files -ipstatic_source_dir C:/Users/liqingyan/vivado_test/New_spi/New_spi.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/modelsim} {questa=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/questa} {riviera=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/riviera} {activehdl=C:/Users/liqingyan/vivado_test/New_spi/New_spi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name accel_v1_0_project -directory C:/Users/liqingyan/vivado_test/New_spi/New_spi.tmp/accel_v1_0_project c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2158.887 ; gain = 23.383
current_project New_spi
current_project accel_v1_0_project
update_compile_order -fileset sources_1
current_project New_spi
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project accel_v1_0_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/liqingyan/vivado_test/new_spi/new_spi.srcs'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:accel:1.0 [get_ips  design_1_accel_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_accel_0_1 (accel_spi_2 1.0) from revision 2 to revision 3
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liqingyan/vivado_test/New_spi/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_accel_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block accel_0 .
Exporting to file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/liqingyan/vivado_test/New_spi/New_spi.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2203.359 ; gain = 44.473
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = 5445f183d436e39c; cache size = 16.874 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = 5445f183d436e39c; cache size = 16.874 MB.
catch { [ delete_ip_run [get_ips -all design_1_microblaze_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mdm_1_0, cache-ID = 3a059eb505c7a8f4; cache size = 16.874 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_mdm_1_0, cache-ID = 3a059eb505c7a8f4; cache size = 16.874 MB.
catch { [ delete_ip_run [get_ips -all design_1_mdm_1_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_1_0, cache-ID = dcc50d9358a6c6b0; cache size = 16.874 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_1_0, cache-ID = dcc50d9358a6c6b0; cache size = 16.874 MB.
catch { [ delete_ip_run [get_ips -all design_1_clk_wiz_1_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_1_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_0, cache-ID = f1ed95812d9f1b47; cache size = 16.874 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_0, cache-ID = f1ed95812d9f1b47; cache size = 16.874 MB.
catch { [ delete_ip_run [get_ips -all design_1_rst_clk_wiz_1_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = b82e99afb4313581; cache size = 16.874 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = b82e99afb4313581; cache size = 16.874 MB.
catch { [ delete_ip_run [get_ips -all design_1_dlmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = b82e99afb4313581; cache size = 16.874 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = b82e99afb4313581; cache size = 16.874 MB.
catch { [ delete_ip_run [get_ips -all design_1_ilmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_bram_if_cntlr_0, cache-ID = e6dd248991260248; cache size = 16.874 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_bram_if_cntlr_0, cache-ID = e6dd248991260248; cache size = 16.874 MB.
catch { [ delete_ip_run [get_ips -all design_1_dlmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
