/* Generated by Yosys 0.18+10 (git sha1 daf9624a5, gcc 11.2.0 -fPIC -Os) */

module soc_fpga_intf_axi_m0(M0_ARLOCK, M0_ARREADY, M0_ARVALID, M0_AWLOCK, M0_AWREADY, M0_AWVALID, M0_BREADY, M0_BVALID, M0_RLAST, M0_RREADY, M0_RVALID, M0_WLAST, M0_WREADY, M0_WVALID, M0_ACLK, M0_ARESETN_I, M0_ARBURST, M0_ARCACHE, M0_ARID, M0_ARLEN, M0_ARPROT
, M0_ARSIZE, M0_AWADDR, M0_AWBURST, M0_AWCACHE, M0_AWID, M0_AWLEN, M0_AWPROT, M0_AWSIZE, M0_BID, M0_BRESP, M0_RDATA, M0_RID, M0_RRESP, M0_WDATA, M0_WSTRB, M0_ARADDR);
  input M0_ACLK;
  input [31:0] M0_ARADDR;
  input [1:0] M0_ARBURST;
  input [3:0] M0_ARCACHE;
  output M0_ARESETN_I;
  input [3:0] M0_ARID;
  input [2:0] M0_ARLEN;
  input M0_ARLOCK;
  input [2:0] M0_ARPROT;
  output M0_ARREADY;
  input [2:0] M0_ARSIZE;
  input M0_ARVALID;
  input [31:0] M0_AWADDR;
  input [1:0] M0_AWBURST;
  input [3:0] M0_AWCACHE;
  input [3:0] M0_AWID;
  input [2:0] M0_AWLEN;
  input M0_AWLOCK;
  input [2:0] M0_AWPROT;
  output M0_AWREADY;
  input [2:0] M0_AWSIZE;
  input M0_AWVALID;
  output [3:0] M0_BID;
  input M0_BREADY;
  output [1:0] M0_BRESP;
  output M0_BVALID;
  output [63:0] M0_RDATA;
  output [3:0] M0_RID;
  output M0_RLAST;
  input M0_RREADY;
  output [1:0] M0_RRESP;
  output M0_RVALID;
  input [63:0] M0_WDATA;
  input M0_WLAST;
  output M0_WREADY;
  input [7:0] M0_WSTRB;
  input M0_WVALID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:38" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:38" *)
  wire M0_ACLK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:3" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:3" *)
  wire [31:0] M0_ARADDR;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:4" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:4" *)
  wire [1:0] M0_ARBURST;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:5" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:5" *)
  wire [3:0] M0_ARCACHE;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:39" *)
  wire M0_ARESETN_I;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:6" *)
  wire [3:0] M0_ARID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:7" *)
  wire [2:0] M0_ARLEN;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:8" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:8" *)
  wire M0_ARLOCK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:9" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:9" *)
  wire [2:0] M0_ARPROT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:10" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:10" *)
  wire M0_ARREADY;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:11" *)
  wire [2:0] M0_ARSIZE;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:12" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:12" *)
  wire M0_ARVALID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:13" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:13" *)
  wire [31:0] M0_AWADDR;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:14" *)
  wire [1:0] M0_AWBURST;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:15" *)
  wire [3:0] M0_AWCACHE;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:16" *)
  wire [3:0] M0_AWID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:17" *)
  wire [2:0] M0_AWLEN;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:18" *)
  wire M0_AWLOCK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:19" *)
  wire [2:0] M0_AWPROT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:20" *)
  wire M0_AWREADY;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:21" *)
  wire [2:0] M0_AWSIZE;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:22" *)
  wire M0_AWVALID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:23" *)
  wire [3:0] M0_BID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:24" *)
  wire M0_BREADY;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:25" *)
  wire [1:0] M0_BRESP;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:26" *)
  wire M0_BVALID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:27" *)
  wire [63:0] M0_RDATA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:28" *)
  wire [3:0] M0_RID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:29" *)
  wire M0_RLAST;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:30" *)
  wire M0_RREADY;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:31" *)
  wire [1:0] M0_RRESP;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:32" *)
  wire M0_RVALID;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:33" *)
  wire [63:0] M0_WDATA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:34" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:34" *)
  wire M0_WLAST;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:35" *)
  wire M0_WREADY;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:36" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:36" *)
  wire [7:0] M0_WSTRB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/Compiler_Validation/RTL_testcases/primitive_black_box_inst/soc_fpga_intf_axi_m0/GEMINIEDA_1698/./rtl/soc_fpga_intf_axi_m0.v:37" *)
  wire M0_WVALID;
  SOC_FPGA_INTF_AXI_M0 inst (
    .M0_ACLK(M0_ACLK),
    .M0_ARADDR(M0_ARADDR),
    .M0_ARBURST(M0_ARBURST),
    .M0_ARCACHE(M0_ARCACHE),
    .M0_ARESETN_I(M0_ARESETN_I),
    .M0_ARID(M0_ARID),
    .M0_ARLEN(M0_ARLEN),
    .M0_ARLOCK(M0_ARLOCK),
    .M0_ARPROT(M0_ARPROT),
    .M0_ARREADY(M0_ARREADY),
    .M0_ARSIZE(M0_ARSIZE),
    .M0_ARVALID(M0_ARVALID),
    .M0_AWADDR(M0_AWADDR),
    .M0_AWBURST(M0_AWBURST),
    .M0_AWCACHE(M0_AWCACHE),
    .M0_AWID(M0_AWID),
    .M0_AWLEN(M0_AWLEN),
    .M0_AWLOCK(M0_AWLOCK),
    .M0_AWPROT(M0_AWPROT),
    .M0_AWREADY(M0_AWREADY),
    .M0_AWSIZE(M0_AWSIZE),
    .M0_AWVALID(M0_AWVALID),
    .M0_BID(M0_BID),
    .M0_BREADY(M0_BREADY),
    .M0_BRESP(M0_BRESP),
    .M0_BVALID(M0_BVALID),
    .M0_RDATA(M0_RDATA),
    .M0_RID(M0_RID),
    .M0_RLAST(M0_RLAST),
    .M0_RREADY(M0_RREADY),
    .M0_RRESP(M0_RRESP),
    .M0_RVALID(M0_RVALID),
    .M0_WDATA(M0_WDATA),
    .M0_WLAST(M0_WLAST),
    .M0_WREADY(M0_WREADY),
    .M0_WSTRB(M0_WSTRB),
    .M0_WVALID(M0_WVALID)
  );
endmodule
