#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029fb8240630 .scope module, "testbench" "testbench" 2 17;
 .timescale -4 -4;
P_0000029fb8225d30 .param/l "PRD" 1 2 26, +C4<00000000000000000000000000001010>;
v0000029fb8232330_0 .var "ACLK", 0 0;
v0000029fb82323d0_0 .net "control", 0 0, v0000029fb83172b0_0;  1 drivers
v0000029fb8232470_0 .net "correct", 0 0, v0000029fb831be90_0;  1 drivers
v0000029fb8232510_0 .var "digitalTemp", 11 0;
v0000029fb82325b0_0 .net "enable", 0 0, v0000029fb8316d30_0;  1 drivers
v0000029fb8232d80_0 .var "ready", 0 0;
v0000029fb8232e20_0 .var "trigger", 0 0;
S_0000029fb82407c0 .scope module, "UUT" "materialSystem" 2 24, 3 27 0, S_0000029fb8240630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "trigger";
    .port_info 2 /INPUT 12 "digitalTemp";
    .port_info 3 /INPUT 1 "ready";
    .port_info 4 /OUTPUT 1 "enableIR";
    .port_info 5 /OUTPUT 1 "correctStation";
    .port_info 6 /OUTPUT 1 "controlSignal";
P_0000029fb8316a10 .param/l "COLD" 1 3 46, C4<10>;
P_0000029fb8316a48 .param/l "CORRECT" 1 3 40, C4<0011>;
P_0000029fb8316a80 .param/l "DELAY1" 1 3 38, C4<0001>;
P_0000029fb8316ab8 .param/l "DELAY2" 1 3 41, C4<0100>;
P_0000029fb8316af0 .param/l "FINISH" 1 3 47, C4<11>;
P_0000029fb8316b28 .param/l "HOT" 1 3 45, C4<01>;
P_0000029fb8316b60 .param/l "IDLE" 1 3 37, C4<0000>;
P_0000029fb8316b98 .param/l "PICKUP" 1 3 42, C4<0101>;
P_0000029fb8316bd0 .param/l "READ" 1 3 39, C4<0010>;
P_0000029fb8316c08 .param/l "START" 1 3 44, C4<00>;
P_0000029fb8316c40 .param/l "Threshold1" 1 3 52, +C4<00000000000000000000010010110000>;
P_0000029fb8316c78 .param/l "Threshold2" 1 3 53, +C4<00000000000000000000011101101100>;
P_0000029fb8316cb0 .param/l "prd1" 1 3 49, +C4<00000000000000000000000001100100>;
P_0000029fb8316ce8 .param/l "prd2" 1 3 50, +C4<00000000000000000000000111110100>;
v0000029fb8317090_0 .net "CLK", 0 0, v0000029fb8232330_0;  1 drivers
v0000029fb83172b0_0 .var "controlSignal", 0 0;
v0000029fb831be90_0 .var "correctStation", 0 0;
v0000029fb831bf30_0 .var "delay1", 6 0;
v0000029fb8240950_0 .var "delay2", 8 0;
v0000029fb82409f0_0 .net "digitalTemp", 11 0, v0000029fb8232510_0;  1 drivers
v0000029fb8316d30_0 .var "enableIR", 0 0;
v0000029fb8316dd0_0 .net "ready", 0 0, v0000029fb8232d80_0;  1 drivers
v0000029fb8232150_0 .var "state", 3 0;
v0000029fb82321f0_0 .var "station", 1 0;
v0000029fb8232290_0 .net "trigger", 0 0, v0000029fb8232e20_0;  1 drivers
E_0000029fb82263b0 .event posedge, v0000029fb8317090_0;
    .scope S_0000029fb82407c0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029fb8316d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029fb831be90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029fb83172b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029fb8232150_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029fb82321f0_0, 0, 2;
    %pushi/vec4 100, 0, 7;
    %store/vec4 v0000029fb831bf30_0, 0, 7;
    %pushi/vec4 500, 0, 9;
    %store/vec4 v0000029fb8240950_0, 0, 9;
    %end;
    .thread T_0;
    .scope S_0000029fb82407c0;
T_1 ;
    %wait E_0000029fb82263b0;
    %load/vec4 v0000029fb8232150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029fb83172b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029fb831be90_0, 0;
    %load/vec4 v0000029fb8232290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029fb8316d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029fb8316d30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0000029fb831bf30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 100, 0, 7;
    %assign/vec4 v0000029fb831bf30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0000029fb831bf30_0;
    %subi 1, 0, 7;
    %assign/vec4 v0000029fb831bf30_0, 0;
T_1.12 ;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0000029fb8316dd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0000029fb82321f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %load/vec4 v0000029fb82409f0_0;
    %pad/u 32;
    %cmpi/u 1200, 0, 32;
    %jmp/1 T_1.21, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000029fb82409f0_0;
    %pad/u 32;
    %cmpi/u 1900, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_1.21;
    %jmp/0xz  T_1.19, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
T_1.20 ;
    %jmp T_1.18;
T_1.15 ;
    %load/vec4 v0000029fb82409f0_0;
    %pad/u 32;
    %cmpi/u 1900, 0, 32;
    %jmp/0xz  T_1.22, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
T_1.23 ;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v0000029fb82409f0_0;
    %pad/u 32;
    %cmpi/u 1200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.24, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
T_1.25 ;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
T_1.13 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029fb83172b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029fb831be90_0, 0;
    %load/vec4 v0000029fb82321f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000029fb82321f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000029fb8240950_0;
    %pad/u 32;
    %cmpi/e 300, 0, 32;
    %jmp/0xz  T_1.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029fb8316d30_0, 0, 1;
T_1.26 ;
    %load/vec4 v0000029fb8240950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.28, 4;
    %pushi/vec4 500, 0, 9;
    %assign/vec4 v0000029fb8240950_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v0000029fb8240950_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000029fb8240950_0, 0;
T_1.29 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0000029fb8232290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.30, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_1.31, 8;
T_1.30 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_1.31, 8;
 ; End of false expr.
    %blend;
T_1.31;
    %assign/vec4 v0000029fb8232150_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029fb8240630;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029fb8232330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029fb8232e20_0, 0, 1;
    %pushi/vec4 1700, 0, 12;
    %store/vec4 v0000029fb8232510_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029fb8232d80_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000029fb8240630;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000029fb8232330_0;
    %inv;
    %store/vec4 v0000029fb8232330_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029fb8240630;
T_4 ;
    %vpi_call 2 33 "$dumpfile", "materialSystem.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029fb8240630 {0 0 0};
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029fb8232e20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029fb8232e20_0, 0, 1;
    %delay 6050, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029fb8232e20_0, 0, 1;
    %delay 10, 0;
    %delay 2000, 0;
    %pushi/vec4 2720, 0, 12;
    %store/vec4 v0000029fb8232510_0, 0, 12;
    %delay 8000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainproject\stationSystem\MaterialSystem\MaterialSystemTest.v";
    "./mainproject\\stationSystem\\MaterialSystem\\MaterialSystem.v";
