<html>
<body>
<pre>
<h1>µVision Build Log</h1>
<h2>Project:</h2>
C:\Users\PlanC\Documents\Github\Practical-Training-Neusoft-Tianjin\10.12\uvproj.uvproj
Project File Date:  10/09/2020

<h2>Output:</h2>
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=8996 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9028 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9032 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
user\mylib.c(134): error:  #20: identifier "DMA_Channel1" is undefined
".\uvproj.axf" - 1 Errors, 0 Warning(s).
Target not created
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9688 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9704 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9704 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
linking...
Program Size: Code=9704 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9704 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9704 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9708 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9708 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9708 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9712 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9712 RO-data=268 RW-data=68 ZI-data=1028  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9736 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9748 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9752 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9752 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
user\mylib.c(94): warning:  #177-D: variable "NVIC_init" was declared but never referenced
linking...
Program Size: Code=9668 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 1 Warning(s).
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9668 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9684 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9672 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9664 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9660 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9676 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9660 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9684 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9712 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9712 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
compiling mylib.c...
linking...
Program Size: Code=9716 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9716 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling main.c...
linking...
Program Size: Code=9716 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
Build target 'Target 1'
compiling mylib.c...
linking...
Program Size: Code=9676 RO-data=268 RW-data=68 ZI-data=1124  
".\uvproj.axf" - 0 Errors, 0 Warning(s).
Load "C:\\Users\\PlanC\\Documents\\Github\\Practical-Training-Neusoft-Tianjin\\10.12\\uvproj.axf" 
Full Chip Erase Done.
Programming Done.
Verify OK.
Application running ...
