###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:49 2013
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin RegX_28/\Reg_reg[13] /CK 
Endpoint:   RegX_28/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73450
- Setup                       0.12470
+ Phase Shift                 3.50000
= Required Time               4.10980
- Arrival Time                3.29450
= Slack Time                  0.81530
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.61530 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.14090 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.27670 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.52640 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.73770 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.92820 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.14130 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.49800 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.73240 | 
     | U292                 | B1 v -> ZN ^   | AOI22_X1  | 0.24250 | 0.20700 | 3.12410 |  3.93940 | 
     | U291                 | A ^ -> ZN v    | INV_X1    | 0.04740 | 0.04250 | 3.16660 |  3.98190 | 
     | RegX_28/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.06510 | 0.06660 | 3.23320 |  4.04850 | 
     | RegX_28/U28          | A ^ -> ZN v    | OAI21_X1  | 0.07400 | 0.06130 | 3.29450 |  4.10980 | 
     | RegX_28/\Reg_reg[13] | D v            | DFFR_X1   | 0.07400 | 0.00000 | 3.29450 |  4.10980 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.81530 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.35580 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -0.08250 | 
     | RegX_28/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13120 | 0.00170 | 0.73450 | -0.08080 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_28/\Reg_reg[0] /CK 
Endpoint:   RegX_28/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73720
- Setup                       0.12410
+ Phase Shift                 3.50000
= Required Time               4.11310
- Arrival Time                3.29620
= Slack Time                  0.81690
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.61690 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.14250 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.27830 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.52800 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.73930 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.92980 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.14290 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.49960 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.73400 | 
     | U300                | B1 v -> ZN ^   | AOI22_X1  | 0.23980 | 0.20580 | 3.12290 |  3.93980 | 
     | U299                | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04200 | 3.16490 |  3.98180 | 
     | RegX_28/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.05990 | 0.06990 | 3.23480 |  4.05170 | 
     | RegX_28/U2          | A ^ -> ZN v    | OAI21_X1  | 0.07440 | 0.06130 | 3.29610 |  4.11300 | 
     | RegX_28/\Reg_reg[0] | D v            | DFFR_X1   | 0.07440 | 0.00010 | 3.29620 |  4.11310 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.81690 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.35740 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.08540 | 
     | RegX_28/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13650 | 0.00570 | 0.73720 | -0.07970 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_28/\Reg_reg[4] /CK 
Endpoint:   RegX_28/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73490
- Setup                       0.12260
+ Phase Shift                 3.50000
= Required Time               4.11230
- Arrival Time                3.29160
= Slack Time                  0.82070
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.62070 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.14630 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.28210 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.53180 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.74310 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.93360 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.14670 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.50340 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.73780 | 
     | U280                | B1 v -> ZN ^   | AOI22_X1  | 0.24090 | 0.20620 | 3.12330 |  3.94400 | 
     | U279                | A ^ -> ZN v    | INV_X1    | 0.04750 | 0.04350 | 3.16680 |  3.98750 | 
     | RegX_28/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.06250 | 0.06500 | 3.23180 |  4.05250 | 
     | RegX_28/U10         | A ^ -> ZN v    | OAI21_X1  | 0.07150 | 0.05980 | 3.29160 |  4.11230 | 
     | RegX_28/\Reg_reg[4] | D v            | DFFR_X1   | 0.07150 | 0.00000 | 3.29160 |  4.11230 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.82070 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.36120 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.08920 | 
     | RegX_28/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13650 | 0.00340 | 0.73490 | -0.08580 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_28/\Reg_reg[8] /CK 
Endpoint:   RegX_28/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73840
- Setup                       0.12350
+ Phase Shift                 3.50000
= Required Time               4.11490
- Arrival Time                3.29130
= Slack Time                  0.82360
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.62360 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.14920 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.28500 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.53470 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.74600 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.93650 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.14960 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.50630 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74070 | 
     | U272                | B1 v -> ZN ^   | AOI22_X1  | 0.24060 | 0.20550 | 3.12260 |  3.94620 | 
     | U271                | A ^ -> ZN v    | INV_X1    | 0.04810 | 0.04550 | 3.16810 |  3.99170 | 
     | RegX_28/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.06060 | 0.06290 | 3.23100 |  4.05460 | 
     | RegX_28/U18         | A ^ -> ZN v    | OAI21_X1  | 0.07300 | 0.06030 | 3.29130 |  4.11490 | 
     | RegX_28/\Reg_reg[8] | D v            | DFFR_X1   | 0.07300 | 0.00000 | 3.29130 |  4.11490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.82360 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.36410 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.08690 | 
     | RegX_28/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.13540 | 0.00170 | 0.73840 | -0.08520 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_28/\Reg_reg[7] /CK 
Endpoint:   RegX_28/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73570
- Setup                       0.12250
+ Phase Shift                 3.50000
= Required Time               4.11320
- Arrival Time                3.28820
= Slack Time                  0.82500
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.62500 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15060 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.28640 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.53610 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.74740 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.93790 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15100 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.50770 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74210 | 
     | U274                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20290 | 3.12000 |  3.94500 | 
     | U273                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04420 | 3.16420 |  3.98920 | 
     | RegX_28/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.06230 | 0.06450 | 3.22870 |  4.05370 | 
     | RegX_28/U16         | A ^ -> ZN v    | OAI21_X1  | 0.07130 | 0.05950 | 3.28820 |  4.11320 | 
     | RegX_28/\Reg_reg[7] | D v            | DFFR_X1   | 0.07130 | 0.00000 | 3.28820 |  4.11320 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.82500 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.36550 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.09350 | 
     | RegX_28/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.13650 | 0.00420 | 0.73570 | -0.08930 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_28/\Reg_reg[6] /CK 
Endpoint:   RegX_28/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73490
- Setup                       0.12350
+ Phase Shift                 3.50000
= Required Time               4.11140
- Arrival Time                3.28410
= Slack Time                  0.82730
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.62730 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15290 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.28870 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.53840 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.74970 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.94020 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15330 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.51000 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74440 | 
     | U276                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20180 | 3.11890 |  3.94620 | 
     | U275                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.16080 |  3.98810 | 
     | RegX_28/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06120 | 0.06260 | 3.22340 |  4.05070 | 
     | RegX_28/U14         | A ^ -> ZN v    | OAI21_X1  | 0.07320 | 0.06070 | 3.28410 |  4.11140 | 
     | RegX_28/\Reg_reg[6] | D v            | DFFR_X1   | 0.07320 | 0.00000 | 3.28410 |  4.11140 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.82730 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.36780 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.09580 | 
     | RegX_28/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.13650 | 0.00340 | 0.73490 | -0.09240 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_28/\Reg_reg[2] /CK 
Endpoint:   RegX_28/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73670
- Setup                       0.12370
+ Phase Shift                 3.50000
= Required Time               4.11300
- Arrival Time                3.28500
= Slack Time                  0.82800
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.62800 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15360 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.28940 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.53910 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.75040 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.94090 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15400 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.51070 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74510 | 
     | U284                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20330 | 3.12040 |  3.94840 | 
     | U283                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04220 | 3.16260 |  3.99060 | 
     | RegX_28/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06020 | 0.06160 | 3.22420 |  4.05220 | 
     | RegX_28/U6          | A ^ -> ZN v    | OAI21_X1  | 0.07360 | 0.06070 | 3.28490 |  4.11290 | 
     | RegX_28/\Reg_reg[2] | D v            | DFFR_X1   | 0.07360 | 0.00010 | 3.28500 |  4.11300 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.82800 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.36850 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.09650 | 
     | RegX_28/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.13650 | 0.00520 | 0.73670 | -0.09130 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_28/\Reg_reg[3] /CK 
Endpoint:   RegX_28/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73680
- Setup                       0.12340
+ Phase Shift                 3.50000
= Required Time               4.11340
- Arrival Time                3.28430
= Slack Time                  0.82910
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.62910 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15470 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.29050 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.54020 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.75150 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.94200 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15510 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.51180 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74620 | 
     | U282                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20320 | 3.12030 |  3.94940 | 
     | U281                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.16200 |  3.99110 | 
     | RegX_28/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.06050 | 0.06190 | 3.22390 |  4.05300 | 
     | RegX_28/U8          | A ^ -> ZN v    | OAI21_X1  | 0.07310 | 0.06040 | 3.28430 |  4.11340 | 
     | RegX_28/\Reg_reg[3] | D v            | DFFR_X1   | 0.07310 | 0.00000 | 3.28430 |  4.11340 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.82910 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.36960 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.09760 | 
     | RegX_28/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13650 | 0.00530 | 0.73680 | -0.09230 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_28/\Reg_reg[12] /CK 
Endpoint:   RegX_28/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73460
- Setup                       0.12090
+ Phase Shift                 3.50000
= Required Time               4.11370
- Arrival Time                3.28420
= Slack Time                  0.82950
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.62950 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15510 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.29090 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.54060 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.75190 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.94240 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15550 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.51220 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74660 | 
     | U294                 | B1 v -> ZN ^   | AOI22_X1  | 0.24730 | 0.21080 | 3.12790 |  3.95740 | 
     | U293                 | A ^ -> ZN v    | INV_X1    | 0.04830 | 0.04280 | 3.17070 |  4.00020 | 
     | RegX_28/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.03990 | 0.06250 | 3.23320 |  4.06270 | 
     | RegX_28/U26          | A ^ -> ZN v    | OAI21_X1  | 0.06660 | 0.05100 | 3.28420 |  4.11370 | 
     | RegX_28/\Reg_reg[12] | D v            | DFFR_X1   | 0.06660 | 0.00000 | 3.28420 |  4.11370 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.82950 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.37000 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -0.09670 | 
     | RegX_28/\Reg_reg[12] | CK ^       | DFFR_X1   | 0.13120 | 0.00180 | 0.73460 | -0.09490 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_28/\Reg_reg[11] /CK 
Endpoint:   RegX_28/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12340
+ Phase Shift                 3.50000
= Required Time               4.11520
- Arrival Time                3.28350
= Slack Time                  0.83170
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.63170 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15730 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.29310 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.54280 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.75410 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.94460 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15770 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.51440 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74880 | 
     | U296                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20240 | 3.11950 |  3.95120 | 
     | U295                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.16120 |  3.99290 | 
     | RegX_28/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06080 | 0.06220 | 3.22340 |  4.05510 | 
     | RegX_28/U24          | A ^ -> ZN v    | OAI21_X1  | 0.07270 | 0.06010 | 3.28350 |  4.11520 | 
     | RegX_28/\Reg_reg[11] | D v            | DFFR_X1   | 0.07270 | 0.00000 | 3.28350 |  4.11520 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.83170 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.37220 | 
     | clk__L2_I6           | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.09500 | 
     | RegX_28/\Reg_reg[11] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.09310 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_28/\Reg_reg[1] /CK 
Endpoint:   RegX_28/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73700
- Setup                       0.12290
+ Phase Shift                 3.50000
= Required Time               4.11410
- Arrival Time                3.28220
= Slack Time                  0.83190
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.63190 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15750 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.29330 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.54300 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.75430 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.94480 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15790 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.51460 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74900 | 
     | U286                | B1 v -> ZN ^   | AOI22_X1  | 0.23600 | 0.20270 | 3.11980 |  3.95170 | 
     | U285                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.16150 |  3.99340 | 
     | RegX_28/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06020 | 0.06140 | 3.22290 |  4.05480 | 
     | RegX_28/U4          | A ^ -> ZN v    | OAI21_X1  | 0.07200 | 0.05930 | 3.28220 |  4.11410 | 
     | RegX_28/\Reg_reg[1] | D v            | DFFR_X1   | 0.07200 | 0.00000 | 3.28220 |  4.11410 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.83190 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.37240 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.10040 | 
     | RegX_28/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.13650 | 0.00550 | 0.73700 | -0.09490 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_28/\Reg_reg[5] /CK 
Endpoint:   RegX_28/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12320
+ Phase Shift                 3.50000
= Required Time               4.11540
- Arrival Time                3.28260
= Slack Time                  0.83280
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.63280 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.15840 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.29420 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.54390 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.75520 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.94570 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.15880 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.51550 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.74990 | 
     | U278                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20270 | 3.11980 |  3.95260 | 
     | U277                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.16170 |  3.99450 | 
     | RegX_28/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.06010 | 0.06140 | 3.22310 |  4.05590 | 
     | RegX_28/U12         | A ^ -> ZN v    | OAI21_X1  | 0.07230 | 0.05950 | 3.28260 |  4.11540 | 
     | RegX_28/\Reg_reg[5] | D v            | DFFR_X1   | 0.07230 | 0.00000 | 3.28260 |  4.11540 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.83280 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.37330 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.09610 | 
     | RegX_28/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.09420 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_28/\Reg_reg[14] /CK 
Endpoint:   RegX_28/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73450
- Setup                       0.12060
+ Phase Shift                 3.50000
= Required Time               4.11390
- Arrival Time                3.27600
= Slack Time                  0.83790
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.63790 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.16350 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.29930 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.54900 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76030 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.95080 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.16390 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.52060 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.75500 | 
     | U290                 | B1 v -> ZN ^   | AOI22_X1  | 0.24000 | 0.20510 | 3.12220 |  3.96010 | 
     | U289                 | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04190 | 3.16410 |  4.00200 | 
     | RegX_28/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.03980 | 0.06160 | 3.22570 |  4.06360 | 
     | RegX_28/U30          | A ^ -> ZN v    | OAI21_X1  | 0.06590 | 0.05030 | 3.27600 |  4.11390 | 
     | RegX_28/\Reg_reg[14] | D v            | DFFR_X1   | 0.06590 | 0.00000 | 3.27600 |  4.11390 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.83790 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.37840 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -0.10510 | 
     | RegX_28/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.13120 | 0.00170 | 0.73450 | -0.10340 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_28/\Reg_reg[15] /CK 
Endpoint:   RegX_28/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73450
- Setup                       0.12070
+ Phase Shift                 3.50000
= Required Time               4.11380
- Arrival Time                3.27530
= Slack Time                  0.83850
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.63850 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.16410 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.29990 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.54960 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76090 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.95140 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.16450 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.52120 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.75560 | 
     | U288                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20230 | 3.11940 |  3.95790 | 
     | U287                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.16110 |  3.99960 | 
     | RegX_28/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.04090 | 0.06300 | 3.22410 |  4.06260 | 
     | RegX_28/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06620 | 0.05120 | 3.27530 |  4.11380 | 
     | RegX_28/\Reg_reg[15] | D v            | DFFR_X1   | 0.06620 | 0.00000 | 3.27530 |  4.11380 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.83850 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.37900 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -0.10570 | 
     | RegX_28/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.13120 | 0.00170 | 0.73450 | -0.10400 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_28/\Reg_reg[10] /CK 
Endpoint:   RegX_28/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12050
+ Phase Shift                 3.50000
= Required Time               4.11810
- Arrival Time                3.27590
= Slack Time                  0.84220
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.64220 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.16780 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.30360 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.55330 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76460 | 
     | U1856                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.95510 | 
     | U1869                | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.16820 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.52490 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.75930 | 
     | U298                 | B1 v -> ZN ^   | AOI22_X1  | 0.23900 | 0.20390 | 3.12100 |  3.96320 | 
     | U297                 | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04190 | 3.16290 |  4.00510 | 
     | RegX_28/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.03980 | 0.06160 | 3.22450 |  4.06670 | 
     | RegX_28/U22          | A ^ -> ZN v    | OAI21_X1  | 0.06710 | 0.05140 | 3.27590 |  4.11810 | 
     | RegX_28/\Reg_reg[10] | D v            | DFFR_X1   | 0.06710 | 0.00000 | 3.27590 |  4.11810 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.84220 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.38270 | 
     | clk__L2_I6           | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.10550 | 
     | RegX_28/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.10360 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_29/\Reg_reg[0] /CK 
Endpoint:   RegX_29/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73590
- Setup                       0.12220
+ Phase Shift                 3.50000
= Required Time               4.11370
- Arrival Time                3.26940
= Slack Time                  0.84430
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.64430 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.16990 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.30570 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.55540 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76670 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.95700 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.17580 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.50680 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.73670 | 
     | U267                | B1 v -> ZN ^   | AOI22_X1  | 0.24230 | 0.20610 | 3.09850 |  3.94280 | 
     | U266                | A ^ -> ZN v    | INV_X1    | 0.04740 | 0.04250 | 3.14100 |  3.98530 | 
     | RegX_29/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06000 | 0.07020 | 3.21120 |  4.05550 | 
     | RegX_29/U2          | A ^ -> ZN v    | OAI21_X1  | 0.07080 | 0.05820 | 3.26940 |  4.11370 | 
     | RegX_29/\Reg_reg[0] | D v            | DFFR_X1   | 0.07080 | 0.00000 | 3.26940 |  4.11370 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.84430 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.38480 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.11280 | 
     | RegX_29/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.13650 | 0.00440 | 0.73590 | -0.10840 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_29/\Reg_reg[7] /CK 
Endpoint:   RegX_29/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73570
- Setup                       0.12280
+ Phase Shift                 3.50000
= Required Time               4.11290
- Arrival Time                3.26780
= Slack Time                  0.84510
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.64510 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.17070 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.30650 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.55620 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76750 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.95780 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.17660 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.50760 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.73750 | 
     | U241                | B1 v -> ZN ^   | AOI22_X1  | 0.24620 | 0.20930 | 3.10170 |  3.94680 | 
     | U240                | A ^ -> ZN v    | INV_X1    | 0.04780 | 0.04190 | 3.14360 |  3.98870 | 
     | RegX_29/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.06190 | 0.06430 | 3.20790 |  4.05300 | 
     | RegX_29/U16         | A ^ -> ZN v    | OAI21_X1  | 0.07190 | 0.05990 | 3.26780 |  4.11290 | 
     | RegX_29/\Reg_reg[7] | D v            | DFFR_X1   | 0.07190 | 0.00000 | 3.26780 |  4.11290 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.84510 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.38560 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.11360 | 
     | RegX_29/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.13650 | 0.00420 | 0.73570 | -0.10940 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_29/\Reg_reg[4] /CK 
Endpoint:   RegX_29/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73540
- Setup                       0.12340
+ Phase Shift                 3.50000
= Required Time               4.11200
- Arrival Time                3.26660
= Slack Time                  0.84540
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.64540 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.17100 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.30680 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.55650 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76780 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.95810 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.17690 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.50790 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.73780 | 
     | U247                | B1 v -> ZN ^   | AOI22_X1  | 0.23760 | 0.20200 | 3.09440 |  3.93980 | 
     | U246                | A ^ -> ZN v    | INV_X1    | 0.04750 | 0.04510 | 3.13950 |  3.98490 | 
     | RegX_29/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.06310 | 0.06570 | 3.20520 |  4.05060 | 
     | RegX_29/U10         | A ^ -> ZN v    | OAI21_X1  | 0.07300 | 0.06140 | 3.26660 |  4.11200 | 
     | RegX_29/\Reg_reg[4] | D v            | DFFR_X1   | 0.07300 | 0.00000 | 3.26660 |  4.11200 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.84540 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.38590 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.11390 | 
     | RegX_29/\Reg_reg[4] | CK ^       | DFFR_X1   | 0.13650 | 0.00390 | 0.73540 | -0.11000 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_29/\Reg_reg[6] /CK 
Endpoint:   RegX_29/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73550
- Setup                       0.12340
+ Phase Shift                 3.50000
= Required Time               4.11210
- Arrival Time                3.26500
= Slack Time                  0.84710
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.64710 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.17270 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.30850 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.55820 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76950 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.95980 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.17860 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.50960 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.73950 | 
     | U243                | B1 v -> ZN ^   | AOI22_X1  | 0.24170 | 0.20510 | 3.09750 |  3.94460 | 
     | U242                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04190 | 3.13940 |  3.98650 | 
     | RegX_29/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06230 | 0.06450 | 3.20390 |  4.05100 | 
     | RegX_29/U14         | A ^ -> ZN v    | OAI21_X1  | 0.07310 | 0.06110 | 3.26500 |  4.11210 | 
     | RegX_29/\Reg_reg[6] | D v            | DFFR_X1   | 0.07310 | 0.00000 | 3.26500 |  4.11210 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.84710 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.38760 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.11560 | 
     | RegX_29/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.13650 | 0.00400 | 0.73550 | -0.11160 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_29/\Reg_reg[3] /CK 
Endpoint:   RegX_29/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73640
- Setup                       0.12390
+ Phase Shift                 3.50000
= Required Time               4.11250
- Arrival Time                3.26530
= Slack Time                  0.84720
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.64720 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.17280 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.30860 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.55830 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.76960 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.95990 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.17870 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.50970 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.73960 | 
     | U249                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20160 | 3.09400 |  3.94120 | 
     | U248                | A ^ -> ZN v    | INV_X1    | 0.04730 | 0.04470 | 3.13870 |  3.98590 | 
     | RegX_29/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.06220 | 0.06450 | 3.20320 |  4.05040 | 
     | RegX_29/U8          | A ^ -> ZN v    | OAI21_X1  | 0.07410 | 0.06200 | 3.26520 |  4.11240 | 
     | RegX_29/\Reg_reg[3] | D v            | DFFR_X1   | 0.07410 | 0.00010 | 3.26530 |  4.11250 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.84720 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.38770 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.11570 | 
     | RegX_29/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13650 | 0.00490 | 0.73640 | -0.11080 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_29/\Reg_reg[11] /CK 
Endpoint:   RegX_29/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12360
+ Phase Shift                 3.50000
= Required Time               4.11500
- Arrival Time                3.26330
= Slack Time                  0.85170
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.65170 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.17730 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.31310 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.56280 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.77410 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.96440 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.18320 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.51420 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.74410 | 
     | U263                 | B1 v -> ZN ^   | AOI22_X1  | 0.24100 | 0.20450 | 3.09690 |  3.94860 | 
     | U262                 | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04170 | 3.13860 |  3.99030 | 
     | RegX_29/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06180 | 0.06380 | 3.20240 |  4.05410 | 
     | RegX_29/U24          | A ^ -> ZN v    | OAI21_X1  | 0.07310 | 0.06090 | 3.26330 |  4.11500 | 
     | RegX_29/\Reg_reg[11] | D v            | DFFR_X1   | 0.07310 | 0.00000 | 3.26330 |  4.11500 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.85170 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.39220 | 
     | clk__L2_I6           | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.11500 | 
     | RegX_29/\Reg_reg[11] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.11310 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_29/\Reg_reg[1] /CK 
Endpoint:   RegX_29/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73670
- Setup                       0.12310
+ Phase Shift                 3.50000
= Required Time               4.11360
- Arrival Time                3.25930
= Slack Time                  0.85430
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.65430 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.17990 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.31570 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.56540 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.77670 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.96700 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.18580 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.51680 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.74670 | 
     | U253                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20160 | 3.09400 |  3.94830 | 
     | U252                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.13570 |  3.99000 | 
     | RegX_29/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06170 | 0.06330 | 3.19900 |  4.05330 | 
     | RegX_29/U4          | A ^ -> ZN v    | OAI21_X1  | 0.07240 | 0.06030 | 3.25930 |  4.11360 | 
     | RegX_29/\Reg_reg[1] | D v            | DFFR_X1   | 0.07240 | 0.00000 | 3.25930 |  4.11360 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.85430 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.39480 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.12280 | 
     | RegX_29/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.13650 | 0.00520 | 0.73670 | -0.11760 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_29/\Reg_reg[5] /CK 
Endpoint:   RegX_29/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73870
- Setup                       0.12300
+ Phase Shift                 3.50000
= Required Time               4.11570
- Arrival Time                3.26020
= Slack Time                  0.85550
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.65550 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.18110 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.31690 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.56660 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.77790 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.96820 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.18700 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.51800 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.74790 | 
     | U245                | B1 v -> ZN ^   | AOI22_X1  | 0.24080 | 0.20440 | 3.09680 |  3.95230 | 
     | U244                | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04180 | 3.13860 |  3.99410 | 
     | RegX_29/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.06050 | 0.06220 | 3.20080 |  4.05630 | 
     | RegX_29/U12         | A ^ -> ZN v    | OAI21_X1  | 0.07200 | 0.05940 | 3.26020 |  4.11570 | 
     | RegX_29/\Reg_reg[5] | D v            | DFFR_X1   | 0.07200 | 0.00000 | 3.26020 |  4.11570 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.85550 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.39600 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.11880 | 
     | RegX_29/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13540 | 0.00200 | 0.73870 | -0.11680 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_29/\Reg_reg[8] /CK 
Endpoint:   RegX_29/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12290
+ Phase Shift                 3.50000
= Required Time               4.11570
- Arrival Time                3.25930
= Slack Time                  0.85640
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.65640 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.18200 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.31780 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.56750 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.77880 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.96910 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.18790 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.51890 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.74880 | 
     | U239                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20080 | 3.09320 |  3.94960 | 
     | U238                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.13490 |  3.99130 | 
     | RegX_29/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.06260 | 0.06440 | 3.19930 |  4.05570 | 
     | RegX_29/U18         | A ^ -> ZN v    | OAI21_X1  | 0.07180 | 0.06000 | 3.25930 |  4.11570 | 
     | RegX_29/\Reg_reg[8] | D v            | DFFR_X1   | 0.07180 | 0.00000 | 3.25930 |  4.11570 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.85640 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.39690 | 
     | clk__L2_I6          | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.11970 | 
     | RegX_29/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.11780 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_29/\Reg_reg[2] /CK 
Endpoint:   RegX_29/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73670
- Setup                       0.12230
+ Phase Shift                 3.50000
= Required Time               4.11440
- Arrival Time                3.25620
= Slack Time                  0.85820
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.65820 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.18380 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.31960 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.56930 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.78060 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.97090 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.18970 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.52070 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.75060 | 
     | U251                | B1 v -> ZN ^   | AOI22_X1  | 0.23600 | 0.20100 | 3.09340 |  3.95160 | 
     | U250                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.13510 |  3.99330 | 
     | RegX_29/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06100 | 0.06240 | 3.19750 |  4.05570 | 
     | RegX_29/U6          | A ^ -> ZN v    | OAI21_X1  | 0.07100 | 0.05870 | 3.25620 |  4.11440 | 
     | RegX_29/\Reg_reg[2] | D v            | DFFR_X1   | 0.07100 | 0.00000 | 3.25620 |  4.11440 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.85820 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.39870 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.12670 | 
     | RegX_29/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.13650 | 0.00520 | 0.73670 | -0.12150 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_29/\Reg_reg[10] /CK 
Endpoint:   RegX_29/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73470
- Setup                       0.12100
+ Phase Shift                 3.50000
= Required Time               4.11370
- Arrival Time                3.25530
= Slack Time                  0.85840
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.65840 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.18400 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.31980 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.56950 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.78080 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.97110 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.18990 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.52090 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.75080 | 
     | U265                 | B1 v -> ZN ^   | AOI22_X1  | 0.24060 | 0.20440 | 3.09680 |  3.95520 | 
     | U264                 | A ^ -> ZN v    | INV_X1    | 0.04800 | 0.04520 | 3.14200 |  4.00040 | 
     | RegX_29/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.03980 | 0.06220 | 3.20420 |  4.06260 | 
     | RegX_29/U22          | A ^ -> ZN v    | OAI21_X1  | 0.06680 | 0.05110 | 3.25530 |  4.11370 | 
     | RegX_29/\Reg_reg[10] | D v            | DFFR_X1   | 0.06680 | 0.00000 | 3.25530 |  4.11370 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.85840 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.39890 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -0.12560 | 
     | RegX_29/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.13120 | 0.00190 | 0.73470 | -0.12370 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_29/\Reg_reg[14] /CK 
Endpoint:   RegX_29/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73460
- Setup                       0.12130
+ Phase Shift                 3.50000
= Required Time               4.11330
- Arrival Time                3.25370
= Slack Time                  0.85960
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.65960 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.18520 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.32100 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.57070 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.78200 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.97230 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.19110 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.52210 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.75200 | 
     | U257                 | B1 v -> ZN ^   | AOI22_X1  | 0.23980 | 0.20400 | 3.09640 |  3.95600 | 
     | U256                 | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04170 | 3.13810 |  3.99770 | 
     | RegX_29/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.04110 | 0.06340 | 3.20150 |  4.06110 | 
     | RegX_29/U30          | A ^ -> ZN v    | OAI21_X1  | 0.06730 | 0.05220 | 3.25370 |  4.11330 | 
     | RegX_29/\Reg_reg[14] | D v            | DFFR_X1   | 0.06730 | 0.00000 | 3.25370 |  4.11330 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.85960 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.40010 | 
     | clk__L2_I1           | A ^ -> Z ^ | CLKBUF_X3 | 0.13120 | 0.27330 | 0.73280 | -0.12680 | 
     | RegX_29/\Reg_reg[14] | CK ^       | DFFR_X1   | 0.13120 | 0.00180 | 0.73460 | -0.12500 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_29/\Reg_reg[12] /CK 
Endpoint:   RegX_29/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12110
+ Phase Shift                 3.50000
= Required Time               4.11750
- Arrival Time                3.25710
= Slack Time                  0.86040
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.66040 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.18600 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.32180 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.57150 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.78280 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.97310 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.19190 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.52290 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.75280 | 
     | U261                 | B1 v -> ZN ^   | AOI22_X1  | 0.24060 | 0.20450 | 3.09690 |  3.95730 | 
     | U260                 | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04190 | 3.13880 |  3.99920 | 
     | RegX_29/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.04200 | 0.06480 | 3.20360 |  4.06400 | 
     | RegX_29/U26          | A ^ -> ZN v    | OAI21_X1  | 0.06820 | 0.05350 | 3.25710 |  4.11750 | 
     | RegX_29/\Reg_reg[12] | D v            | DFFR_X1   | 0.06820 | 0.00000 | 3.25710 |  4.11750 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.86040 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.40090 | 
     | clk__L2_I6           | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.12370 | 
     | RegX_29/\Reg_reg[12] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.12180 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_28/\Reg_reg[9] /CK 
Endpoint:   RegX_28/\Reg_reg[9] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73510
- Setup                       0.12270
+ Phase Shift                 3.50000
= Required Time               4.11240
- Arrival Time                3.24840
= Slack Time                  0.86400
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.66400 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.18960 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.32540 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.57510 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.78640 | 
     | U1856               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19050 | 2.11290 |  2.97690 | 
     | U1869               | A2 v -> ZN v   | OR2_X1    | 0.07030 | 0.21310 | 2.32600 |  3.19000 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.29600 | 0.35670 | 2.68270 |  3.54670 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11560 | 0.23440 | 2.91710 |  3.78110 | 
     | U270                | B1 v -> ZN ^   | AOI22_X1  | 0.08610 | 0.18520 | 3.10230 |  3.96630 | 
     | U269                | A ^ -> ZN v    | INV_X1    | 0.02120 | 0.03440 | 3.13670 |  4.00070 | 
     | RegX_28/U21         | A1 v -> ZN ^   | NAND2_X1  | 0.06360 | 0.05140 | 3.18810 |  4.05210 | 
     | RegX_28/U20         | A ^ -> ZN v    | OAI21_X1  | 0.07160 | 0.06030 | 3.24840 |  4.11240 | 
     | RegX_28/\Reg_reg[9] | D v            | DFFR_X1   | 0.07160 | 0.00000 | 3.24840 |  4.11240 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.86400 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.40450 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.13250 | 
     | RegX_28/\Reg_reg[9] | CK ^       | DFFR_X1   | 0.13650 | 0.00360 | 0.73510 | -0.12890 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_29/\Reg_reg[15] /CK 
Endpoint:   RegX_29/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12110
+ Phase Shift                 3.50000
= Required Time               4.11750
- Arrival Time                3.25280
= Slack Time                  0.86470
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.66470 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.19030 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.32610 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.57580 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.78710 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.97740 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.19620 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.52720 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.75710 | 
     | U255                 | B1 v -> ZN ^   | AOI22_X1  | 0.23660 | 0.20130 | 3.09370 |  3.95840 | 
     | U254                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.13560 |  4.00030 | 
     | RegX_29/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.04160 | 0.06390 | 3.19950 |  4.06420 | 
     | RegX_29/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06830 | 0.05330 | 3.25280 |  4.11750 | 
     | RegX_29/\Reg_reg[15] | D v            | DFFR_X1   | 0.06830 | 0.00000 | 3.25280 |  4.11750 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.86470 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.40520 | 
     | clk__L2_I6           | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.12800 | 
     | RegX_29/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.12610 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_29/\Reg_reg[13] /CK 
Endpoint:   RegX_29/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73860
- Setup                       0.12120
+ Phase Shift                 3.50000
= Required Time               4.11740
- Arrival Time                3.25120
= Slack Time                  0.86620
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.66620 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.19180 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.32760 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.57730 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.78860 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  2.97890 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.19770 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.52870 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.75860 | 
     | U259                 | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20070 | 3.09310 |  3.95930 | 
     | U258                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.13500 |  4.00120 | 
     | RegX_29/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.04100 | 0.06300 | 3.19800 |  4.06420 | 
     | RegX_29/U28          | A ^ -> ZN v    | OAI21_X1  | 0.06850 | 0.05310 | 3.25110 |  4.11730 | 
     | RegX_29/\Reg_reg[13] | D v            | DFFR_X1   | 0.06850 | 0.00010 | 3.25120 |  4.11740 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.86620 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.40670 | 
     | clk__L2_I6           | A ^ -> Z ^ | CLKBUF_X3 | 0.13540 | 0.27720 | 0.73670 | -0.12950 | 
     | RegX_29/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13540 | 0.00190 | 0.73860 | -0.12760 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74400
- Setup                       0.12440
+ Phase Shift                 3.50000
= Required Time               4.11960
- Arrival Time                3.24200
= Slack Time                  0.87760
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.67760 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.20320 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.33900 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.58870 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.78190 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  2.98630 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.18040 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.51670 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.73610 | 
     | U366                | B1 v -> ZN ^   | AOI22_X1  | 0.23920 | 0.20220 | 3.06070 |  3.93830 | 
     | U365                | A ^ -> ZN v    | INV_X1    | 0.04920 | 0.04980 | 3.11050 |  3.98810 | 
     | RegX_26/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06410 | 0.07150 | 3.18200 |  4.05960 | 
     | RegX_26/U2          | A ^ -> ZN v    | OAI21_X1  | 0.07670 | 0.06000 | 3.24200 |  4.11960 | 
     | RegX_26/\Reg_reg[0] | D v            | DFFR_X1   | 0.07670 | 0.00000 | 3.24200 |  4.11960 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.87760 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.41810 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.13690 | 
     | RegX_26/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -0.13360 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_26/\Reg_reg[11] /CK 
Endpoint:   RegX_26/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73610
- Setup                       0.12590
+ Phase Shift                 3.50000
= Required Time               4.11020
- Arrival Time                3.22920
= Slack Time                  0.88100
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68100 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.20660 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.34240 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.59210 | 
     | U1834                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.78530 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  2.98970 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.18380 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.52010 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.73950 | 
     | U362                 | B1 v -> ZN ^   | AOI22_X1  | 0.24380 | 0.20520 | 3.06370 |  3.94470 | 
     | U361                 | A ^ -> ZN v    | INV_X1    | 0.04740 | 0.04180 | 3.10550 |  3.98650 | 
     | RegX_26/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06470 | 0.06240 | 3.16790 |  4.04890 | 
     | RegX_26/U24          | A ^ -> ZN v    | OAI21_X1  | 0.07860 | 0.06130 | 3.22920 |  4.11020 | 
     | RegX_26/\Reg_reg[11] | D v            | DFFR_X1   | 0.07860 | 0.00000 | 3.22920 |  4.11020 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.88100 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42150 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -0.14680 | 
     | RegX_26/\Reg_reg[11] | CK ^       | DFFR_X1   | 0.13890 | 0.00190 | 0.73610 | -0.14490 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_26/\Reg_reg[10] /CK 
Endpoint:   RegX_26/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73560
- Setup                       0.12530
+ Phase Shift                 3.50000
= Required Time               4.11030
- Arrival Time                3.22700
= Slack Time                  0.88330
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68330 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.20890 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.34470 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.59440 | 
     | U1834                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.78760 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  2.99200 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.18610 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.52240 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.74180 | 
     | U364                 | B1 v -> ZN ^   | AOI22_X1  | 0.24190 | 0.20350 | 3.06200 |  3.94530 | 
     | U363                 | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04180 | 3.10380 |  3.98710 | 
     | RegX_26/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.06510 | 0.06260 | 3.16640 |  4.04970 | 
     | RegX_26/U22          | A ^ -> ZN v    | OAI21_X1  | 0.07750 | 0.06060 | 3.22700 |  4.11030 | 
     | RegX_26/\Reg_reg[10] | D v            | DFFR_X1   | 0.07750 | 0.00000 | 3.22700 |  4.11030 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.88330 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42380 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -0.14910 | 
     | RegX_26/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.13890 | 0.00140 | 0.73560 | -0.14770 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_26/\Reg_reg[6] /CK 
Endpoint:   RegX_26/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73630
- Setup                       0.12570
+ Phase Shift                 3.50000
= Required Time               4.11060
- Arrival Time                3.22620
= Slack Time                  0.88440
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68440 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21000 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.34580 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.59550 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.78870 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  2.99310 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.18720 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.52350 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.74290 | 
     | U342                | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.19910 | 3.05760 |  3.94200 | 
     | U341                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.09930 |  3.98370 | 
     | RegX_26/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06730 | 0.06490 | 3.16420 |  4.04860 | 
     | RegX_26/U14         | A ^ -> ZN v    | OAI21_X1  | 0.07820 | 0.06200 | 3.22620 |  4.11060 | 
     | RegX_26/\Reg_reg[6] | D v            | DFFR_X1   | 0.07820 | 0.00000 | 3.22620 |  4.11060 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.88440 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42490 | 
     | clk__L2_I4          | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -0.15020 | 
     | RegX_26/\Reg_reg[6] | CK ^       | DFFR_X1   | 0.13890 | 0.00210 | 0.73630 | -0.14810 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_27/\Reg_reg[13] /CK 
Endpoint:   RegX_27/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73550
- Setup                       0.12540
+ Phase Shift                 3.50000
= Required Time               4.11010
- Arrival Time                3.22550
= Slack Time                  0.88460
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68460 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21020 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.34600 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.59570 | 
     | U1830                | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19380 | 1.90490 |  2.78950 | 
     | C1036                | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11000 |  2.99460 | 
     | C1037                | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30430 |  3.18890 | 
     | I_32                 | A v -> ZN ^    | INV_X1    | 0.28310 | 0.32300 | 2.62730 |  3.51190 | 
     | U334                 | A ^ -> ZN v    | INV_X1    | 0.11010 | 0.22420 | 2.85150 |  3.73610 | 
     | U325                 | B1 v -> ZN ^   | AOI22_X1  | 0.24330 | 0.20590 | 3.05740 |  3.94200 | 
     | U324                 | A ^ -> ZN v    | INV_X1    | 0.04760 | 0.04250 | 3.09990 |  3.98450 | 
     | RegX_27/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.06630 | 0.06430 | 3.16420 |  4.04880 | 
     | RegX_27/U28          | A ^ -> ZN v    | OAI21_X1  | 0.07780 | 0.06130 | 3.22550 |  4.11010 | 
     | RegX_27/\Reg_reg[13] | D v            | DFFR_X1   | 0.07780 | 0.00000 | 3.22550 |  4.11010 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.88460 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42510 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -0.15040 | 
     | RegX_27/\Reg_reg[13] | CK ^       | DFFR_X1   | 0.13890 | 0.00130 | 0.73550 | -0.14910 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_2/\Reg_reg[5] /CK 
Endpoint:   RegX_2/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]          (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.72640
- Setup                       0.17050
+ Phase Shift                 3.50000
= Required Time               4.05590
- Arrival Time                3.17080
= Slack Time                  0.88510
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |                |           |         |         |  Time   |   Time   | 
     |--------------------+----------------+-----------+---------+---------+---------+----------| 
     |                    | addressIn[4] v |           | 1.00000 |         | 0.80000 |  1.68510 | 
     | U1789              | A v -> Z v     | CLKBUF_X1 | 0.13440 | 0.56110 | 1.36110 |  2.24620 | 
     | U1893              | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.23770 | 1.59880 |  2.48390 | 
     | U1835              | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20500 | 1.80380 |  2.68890 | 
     | C824               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20530 | 2.00910 |  2.89420 | 
     | U1871              | A2 v -> ZN v   | OR2_X1    | 0.06960 | 0.19290 | 2.20200 |  3.08710 | 
     | I_4                | A v -> ZN ^    | INV_X1    | 0.28500 | 0.34480 | 2.54680 |  3.43190 | 
     | U235               | A ^ -> ZN v    | INV_X1    | 0.11150 | 0.22710 | 2.77390 |  3.65900 | 
     | U212               | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20130 | 2.97520 |  3.86030 | 
     | U211               | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.01710 |  3.90220 | 
     | RegX_2/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.17920 | 0.06140 | 3.07850 |  3.96360 | 
     | RegX_2/U12         | A ^ -> ZN v    | OAI21_X1  | 0.17580 | 0.09230 | 3.17080 |  4.05590 | 
     | RegX_2/\Reg_reg[5] | D v            | DFFR_X1   | 0.17580 | 0.00000 | 3.17080 |  4.05590 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -0.88510 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42560 | 
     | clk__L2_I7         | A ^ -> Z ^ | CLKBUF_X3 | 0.13620 | 0.26550 | 0.72500 | -0.16010 | 
     | RegX_2/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.13620 | 0.00140 | 0.72640 | -0.15870 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_26/\Reg_reg[8] /CK 
Endpoint:   RegX_26/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73630
- Setup                       0.12590
+ Phase Shift                 3.50000
= Required Time               4.11040
- Arrival Time                3.22510
= Slack Time                  0.88530
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68530 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21090 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.34670 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.59640 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.78960 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  2.99400 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.18810 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.52440 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.74380 | 
     | U338                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19900 | 3.05750 |  3.94280 | 
     | U337                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04460 | 3.10210 |  3.98740 | 
     | RegX_26/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.06430 | 0.06170 | 3.16380 |  4.04910 | 
     | RegX_26/U18         | A ^ -> ZN v    | OAI21_X1  | 0.07870 | 0.06130 | 3.22510 |  4.11040 | 
     | RegX_26/\Reg_reg[8] | D v            | DFFR_X1   | 0.07870 | 0.00000 | 3.22510 |  4.11040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.88530 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42580 | 
     | clk__L2_I4          | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -0.15110 | 
     | RegX_26/\Reg_reg[8] | CK ^       | DFFR_X1   | 0.13890 | 0.00210 | 0.73630 | -0.14900 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_26/\Reg_reg[1] /CK 
Endpoint:   RegX_26/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74400
- Setup                       0.12480
+ Phase Shift                 3.50000
= Required Time               4.11920
- Arrival Time                3.23330
= Slack Time                  0.88590
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68590 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21150 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.34730 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.59700 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.79020 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  2.99460 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.18870 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.52500 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.74440 | 
     | U352                | B1 v -> ZN ^   | AOI22_X1  | 0.24110 | 0.20380 | 3.06230 |  3.94820 | 
     | U351                | A ^ -> ZN v    | INV_X1    | 0.04880 | 0.04750 | 3.10980 |  3.99570 | 
     | RegX_26/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06400 | 0.06280 | 3.17260 |  4.05850 | 
     | RegX_26/U4          | A ^ -> ZN v    | OAI21_X1  | 0.07750 | 0.06070 | 3.23330 |  4.11920 | 
     | RegX_26/\Reg_reg[1] | D v            | DFFR_X1   | 0.07750 | 0.00000 | 3.23330 |  4.11920 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.88590 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42640 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.14520 | 
     | RegX_26/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -0.14190 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_27/\Reg_reg[0] /CK 
Endpoint:   RegX_27/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74380
- Setup                       0.12510
+ Phase Shift                 3.50000
= Required Time               4.11870
- Arrival Time                3.23070
= Slack Time                  0.88800
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68800 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21360 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.34940 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.59910 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19380 | 1.90490 |  2.79290 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11000 |  2.99800 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30430 |  3.19230 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28310 | 0.32300 | 2.62730 |  3.51530 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.11010 | 0.22420 | 2.85150 |  3.73950 | 
     | U333                | B1 v -> ZN ^   | AOI22_X1  | 0.23920 | 0.20150 | 3.05300 |  3.94100 | 
     | U332                | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04210 | 3.09510 |  3.98310 | 
     | RegX_27/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06680 | 0.07340 | 3.16850 |  4.05650 | 
     | RegX_27/U2          | A ^ -> ZN v    | OAI21_X1  | 0.07800 | 0.06220 | 3.23070 |  4.11870 | 
     | RegX_27/\Reg_reg[0] | D v            | DFFR_X1   | 0.07800 | 0.00000 | 3.23070 |  4.11870 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.88800 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42850 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.14730 | 
     | RegX_27/\Reg_reg[0] | CK ^       | DFFR_X1   | 0.14180 | 0.00310 | 0.74380 | -0.14420 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_26/\Reg_reg[7] /CK 
Endpoint:   RegX_26/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74350
- Setup                       0.12550
+ Phase Shift                 3.50000
= Required Time               4.11800
- Arrival Time                3.22900
= Slack Time                  0.88900
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.68900 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21460 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35040 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60010 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.79330 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  2.99770 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.19180 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.52810 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.74750 | 
     | U340                | B1 v -> ZN ^   | AOI22_X1  | 0.23570 | 0.19920 | 3.05770 |  3.94670 | 
     | U339                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04230 | 3.10000 |  3.98900 | 
     | RegX_26/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.06760 | 0.06580 | 3.16580 |  4.05480 | 
     | RegX_26/U16         | A ^ -> ZN v    | OAI21_X1  | 0.07880 | 0.06320 | 3.22900 |  4.11800 | 
     | RegX_26/\Reg_reg[7] | D v            | DFFR_X1   | 0.07880 | 0.00000 | 3.22900 |  4.11800 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.88900 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.42950 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.14830 | 
     | RegX_26/\Reg_reg[7] | CK ^       | DFFR_X1   | 0.14180 | 0.00280 | 0.74350 | -0.14550 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_2/\Reg_reg[3] /CK 
Endpoint:   RegX_2/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]          (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73440
- Setup                       0.17020
+ Phase Shift                 3.50000
= Required Time               4.06420
- Arrival Time                3.17330
= Slack Time                  0.89090
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |                |           |         |         |  Time   |   Time   | 
     |--------------------+----------------+-----------+---------+---------+---------+----------| 
     |                    | addressIn[4] v |           | 1.00000 |         | 0.80000 |  1.69090 | 
     | U1789              | A v -> Z v     | CLKBUF_X1 | 0.13440 | 0.56110 | 1.36110 |  2.25200 | 
     | U1893              | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.23770 | 1.59880 |  2.48970 | 
     | U1835              | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20500 | 1.80380 |  2.69470 | 
     | C824               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20530 | 2.00910 |  2.90000 | 
     | U1871              | A2 v -> ZN v   | OR2_X1    | 0.06960 | 0.19290 | 2.20200 |  3.09290 | 
     | I_4                | A v -> ZN ^    | INV_X1    | 0.28500 | 0.34480 | 2.54680 |  3.43770 | 
     | U235               | A ^ -> ZN v    | INV_X1    | 0.11150 | 0.22710 | 2.77390 |  3.66480 | 
     | U216               | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20130 | 2.97520 |  3.86610 | 
     | U215               | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.01710 |  3.90800 | 
     | RegX_2/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.18260 | 0.06280 | 3.07990 |  3.97080 | 
     | RegX_2/U8          | A ^ -> ZN v    | OAI21_X1  | 0.17620 | 0.09340 | 3.17330 |  4.06420 | 
     | RegX_2/\Reg_reg[3] | D v            | DFFR_X1   | 0.17620 | 0.00000 | 3.17330 |  4.06420 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                    |            |           |         |         |  Time   |   Time   | 
     |--------------------+------------+-----------+---------+---------+---------+----------| 
     |                    | clk ^      |           | 1.00000 |         | 0.00000 | -0.89090 | 
     | clk__L1_I0         | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43140 | 
     | clk__L2_I8         | A ^ -> Z ^ | CLKBUF_X3 | 0.13960 | 0.27300 | 0.73250 | -0.15840 | 
     | RegX_2/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.13960 | 0.00190 | 0.73440 | -0.15650 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_29/\Reg_reg[9] /CK 
Endpoint:   RegX_29/\Reg_reg[9] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73540
- Setup                       0.12330
+ Phase Shift                 3.50000
= Required Time               4.11210
- Arrival Time                3.22050
= Slack Time                  0.89160
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69160 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21720 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35300 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60270 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03810 | 0.21130 | 1.92240 |  2.81400 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.19030 | 2.11270 |  3.00430 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03800 | 0.21880 | 2.33150 |  3.22310 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.28950 | 0.33100 | 2.66250 |  3.55410 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11320 | 0.22990 | 2.89240 |  3.78400 | 
     | U237                | B1 v -> ZN ^   | AOI22_X1  | 0.08620 | 0.18390 | 3.07630 |  3.96790 | 
     | U236                | A ^ -> ZN v    | INV_X1    | 0.02140 | 0.03470 | 3.11100 |  4.00260 | 
     | RegX_29/U21         | A1 v -> ZN ^   | NAND2_X1  | 0.06170 | 0.04890 | 3.15990 |  4.05150 | 
     | RegX_29/U20         | A ^ -> ZN v    | OAI21_X1  | 0.07280 | 0.06060 | 3.22050 |  4.11210 | 
     | RegX_29/\Reg_reg[9] | D v            | DFFR_X1   | 0.07280 | 0.00000 | 3.22050 |  4.11210 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.89160 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43210 | 
     | clk__L2_I9          | A ^ -> Z ^ | CLKBUF_X3 | 0.13650 | 0.27200 | 0.73150 | -0.16010 | 
     | RegX_29/\Reg_reg[9] | CK ^       | DFFR_X1   | 0.13650 | 0.00390 | 0.73540 | -0.15620 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_27/\Reg_reg[1] /CK 
Endpoint:   RegX_27/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74400
- Setup                       0.12550
+ Phase Shift                 3.50000
= Required Time               4.11850
- Arrival Time                3.22580
= Slack Time                  0.89270
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69270 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21830 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35410 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60380 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19380 | 1.90490 |  2.79760 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11000 |  3.00270 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30430 |  3.19700 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28310 | 0.32300 | 2.62730 |  3.52000 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.11010 | 0.22420 | 2.85150 |  3.74420 | 
     | U319                | B1 v -> ZN ^   | AOI22_X1  | 0.24020 | 0.20230 | 3.05380 |  3.94650 | 
     | U318                | A ^ -> ZN v    | INV_X1    | 0.04850 | 0.04710 | 3.10090 |  3.99360 | 
     | RegX_27/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06440 | 0.06300 | 3.16390 |  4.05660 | 
     | RegX_27/U4          | A ^ -> ZN v    | OAI21_X1  | 0.07880 | 0.06190 | 3.22580 |  4.11850 | 
     | RegX_27/\Reg_reg[1] | D v            | DFFR_X1   | 0.07880 | 0.00000 | 3.22580 |  4.11850 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.89270 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43320 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.15200 | 
     | RegX_27/\Reg_reg[1] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -0.14870 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_27/\Reg_reg[10] /CK 
Endpoint:   RegX_27/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73560
- Setup                       0.12520
+ Phase Shift                 3.50000
= Required Time               4.11040
- Arrival Time                3.21720
= Slack Time                  0.89320
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69320 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21880 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35460 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60430 | 
     | U1830                | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19380 | 1.90490 |  2.79810 | 
     | C1036                | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11000 |  3.00320 | 
     | C1037                | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30430 |  3.19750 | 
     | I_32                 | A v -> ZN ^    | INV_X1    | 0.28310 | 0.32300 | 2.62730 |  3.52050 | 
     | U334                 | A ^ -> ZN v    | INV_X1    | 0.11010 | 0.22420 | 2.85150 |  3.74470 | 
     | U331                 | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.19970 | 3.05120 |  3.94440 | 
     | U330                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04180 | 3.09300 |  3.98620 | 
     | RegX_27/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.06600 | 0.06330 | 3.15630 |  4.04950 | 
     | RegX_27/U22          | A ^ -> ZN v    | OAI21_X1  | 0.07730 | 0.06090 | 3.21720 |  4.11040 | 
     | RegX_27/\Reg_reg[10] | D v            | DFFR_X1   | 0.07730 | 0.00000 | 3.21720 |  4.11040 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.89320 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43370 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -0.15900 | 
     | RegX_27/\Reg_reg[10] | CK ^       | DFFR_X1   | 0.13890 | 0.00140 | 0.73560 | -0.15760 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_26/\Reg_reg[5] /CK 
Endpoint:   RegX_26/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74270
- Setup                       0.12550
+ Phase Shift                 3.50000
= Required Time               4.11720
- Arrival Time                3.22350
= Slack Time                  0.89370
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69370 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21930 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35510 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60480 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.79800 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  3.00240 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.19650 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.53280 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.75220 | 
     | U344                | B1 v -> ZN ^   | AOI22_X1  | 0.23690 | 0.19990 | 3.05840 |  3.95210 | 
     | U343                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.10010 |  3.99380 | 
     | RegX_26/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.06470 | 0.06190 | 3.16200 |  4.05570 | 
     | RegX_26/U12         | A ^ -> ZN v    | OAI21_X1  | 0.07880 | 0.06150 | 3.22350 |  4.11720 | 
     | RegX_26/\Reg_reg[5] | D v            | DFFR_X1   | 0.07880 | 0.00000 | 3.22350 |  4.11720 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.89370 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43420 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.15300 | 
     | RegX_26/\Reg_reg[5] | CK ^       | DFFR_X1   | 0.14180 | 0.00200 | 0.74270 | -0.15100 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_26/\Reg_reg[2] /CK 
Endpoint:   RegX_26/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74400
- Setup                       0.12430
+ Phase Shift                 3.50000
= Required Time               4.11970
- Arrival Time                3.22540
= Slack Time                  0.89430
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69430 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.21990 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35570 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60540 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.79860 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  3.00300 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.19710 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.53340 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.75280 | 
     | U350                | B1 v -> ZN ^   | AOI22_X1  | 0.24070 | 0.20340 | 3.06190 |  3.95620 | 
     | U349                | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04180 | 3.10370 |  3.99800 | 
     | RegX_26/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06400 | 0.06180 | 3.16550 |  4.05980 | 
     | RegX_26/U6          | A ^ -> ZN v    | OAI21_X1  | 0.07650 | 0.05990 | 3.22540 |  4.11970 | 
     | RegX_26/\Reg_reg[2] | D v            | DFFR_X1   | 0.07650 | 0.00000 | 3.22540 |  4.11970 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.89430 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43480 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.15360 | 
     | RegX_26/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14180 | 0.00330 | 0.74400 | -0.15030 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_27/\Reg_reg[15] /CK 
Endpoint:   RegX_27/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.73550
- Setup                       0.12660
+ Phase Shift                 3.50000
= Required Time               4.10890
- Arrival Time                3.21410
= Slack Time                  0.89480
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69480 | 
     | U1789                | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.22040 | 
     | I_20                 | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35620 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60590 | 
     | U1830                | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19380 | 1.90490 |  2.79970 | 
     | C1036                | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11000 |  3.00480 | 
     | C1037                | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30430 |  3.19910 | 
     | I_32                 | A v -> ZN ^    | INV_X1    | 0.28310 | 0.32300 | 2.62730 |  3.52210 | 
     | U334                 | A ^ -> ZN v    | INV_X1    | 0.11010 | 0.22420 | 2.85150 |  3.74630 | 
     | U321                 | B1 v -> ZN ^   | AOI22_X1  | 0.24020 | 0.20320 | 3.05470 |  3.94950 | 
     | U320                 | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04260 | 3.09730 |  3.99210 | 
     | RegX_27/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.03670 | 0.06530 | 3.16260 |  4.05740 | 
     | RegX_27/U33          | A ^ -> ZN v    | OAI21_X1  | 0.08010 | 0.05140 | 3.21400 |  4.10880 | 
     | RegX_27/\Reg_reg[15] | D v            | DFFR_X1   | 0.08010 | 0.00010 | 3.21410 |  4.10890 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |            |           |         |         |  Time   |   Time   | 
     |----------------------+------------+-----------+---------+---------+---------+----------| 
     |                      | clk ^      |           | 1.00000 |         | 0.00000 | -0.89480 | 
     | clk__L1_I0           | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43530 | 
     | clk__L2_I4           | A ^ -> Z ^ | CLKBUF_X3 | 0.13890 | 0.27470 | 0.73420 | -0.16060 | 
     | RegX_27/\Reg_reg[15] | CK ^       | DFFR_X1   | 0.13890 | 0.00130 | 0.73550 | -0.15930 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_26/\Reg_reg[3] /CK 
Endpoint:   RegX_26/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74370
- Setup                       0.12560
+ Phase Shift                 3.50000
= Required Time               4.11810
- Arrival Time                3.22300
= Slack Time                  0.89510
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69510 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.22070 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35650 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60620 | 
     | U1834               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.19320 | 1.90430 |  2.79940 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03350 | 0.20440 | 2.10870 |  3.00380 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07000 | 0.19410 | 2.30280 |  3.19790 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.27650 | 0.33630 | 2.63910 |  3.53420 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.10850 | 0.21940 | 2.85850 |  3.75360 | 
     | U348                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19940 | 3.05790 |  3.95300 | 
     | U347                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04170 | 3.09960 |  3.99470 | 
     | RegX_26/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.06400 | 0.06140 | 3.16100 |  4.05610 | 
     | RegX_26/U8          | A ^ -> ZN v    | OAI21_X1  | 0.07900 | 0.06190 | 3.22290 |  4.11800 | 
     | RegX_26/\Reg_reg[3] | D v            | DFFR_X1   | 0.07900 | 0.00010 | 3.22300 |  4.11810 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.89510 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43560 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.15440 | 
     | RegX_26/\Reg_reg[3] | CK ^       | DFFR_X1   | 0.14180 | 0.00300 | 0.74370 | -0.15140 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_27/\Reg_reg[2] /CK 
Endpoint:   RegX_27/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time        0.74380
- Setup                       0.12540
+ Phase Shift                 3.50000
= Required Time               4.11840
- Arrival Time                3.22260
= Slack Time                  0.89580
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 |  1.69580 | 
     | U1789               | A ^ -> Z ^     | CLKBUF_X1 | 0.21840 | 0.52560 | 1.32560 |  2.22140 | 
     | I_20                | A ^ -> ZN v    | INV_X1    | 0.07160 | 0.13580 | 1.46140 |  2.35720 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04700 | 0.24970 | 1.71110 |  2.60690 | 
     | U1830               | A2 v -> ZN v   | OR2_X1    | 0.06750 | 0.19380 | 1.90490 |  2.80070 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03370 | 0.20510 | 2.11000 |  3.00580 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19430 | 2.30430 |  3.20010 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28310 | 0.32300 | 2.62730 |  3.52310 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.11010 | 0.22420 | 2.85150 |  3.74730 | 
     | U317                | B1 v -> ZN ^   | AOI22_X1  | 0.24120 | 0.20320 | 3.05470 |  3.95050 | 
     | U316                | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04180 | 3.09650 |  3.99230 | 
     | RegX_27/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06580 | 0.06380 | 3.16030 |  4.05610 | 
     | RegX_27/U6          | A ^ -> ZN v    | OAI21_X1  | 0.07870 | 0.06230 | 3.22260 |  4.11840 | 
     | RegX_27/\Reg_reg[2] | D v            | DFFR_X1   | 0.07870 | 0.00000 | 3.22260 |  4.11840 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |            |           |         |         |  Time   |   Time   | 
     |---------------------+------------+-----------+---------+---------+---------+----------| 
     |                     | clk ^      |           | 1.00000 |         | 0.00000 | -0.89580 | 
     | clk__L1_I0          | A ^ -> Z ^ | CLKBUF_X3 | 0.15070 | 0.45950 | 0.45950 | -0.43630 | 
     | clk__L2_I10         | A ^ -> Z ^ | CLKBUF_X3 | 0.14180 | 0.28120 | 0.74070 | -0.15510 | 
     | RegX_27/\Reg_reg[2] | CK ^       | DFFR_X1   | 0.14180 | 0.00310 | 0.74380 | -0.15200 | 
     +---------------------------------------------------------------------------------------+ 

