From 0bf6289a855bd39d26c990c5c354637163e8bd98 Mon Sep 17 00:00:00 2001
From: Evoke Zhang <evoke.zhang@amlogic.com>
Date: Tue, 3 Jun 2014 11:07:32 +0800
Subject: [PATCH 4272/5965] [M8Baby]:VPU:change VPU clock for m8baby.VPU clock
 for m8baby should low than M8

---
 arch/arm/boot/dts/amlogic/meson8b_m101_512M.dtd |  5 ++---
 arch/arm/boot/dts/amlogic/meson8b_m102_1G.dtd   |  5 ++---
 arch/arm/boot/dts/amlogic/meson8b_m200_1G.dtd   |  5 ++---
 arch/arm/boot/dts/amlogic/meson8b_m201_1G.dtd   |  5 ++---
 arch/arm/boot/dts/amlogic/meson8b_m202_1G.dtd   |  5 ++---
 arch/arm/boot/dts/amlogic/meson8b_pxp.dtd       |  5 ++---
 arch/arm/boot/dts/amlogic/meson8b_skt.dtd       |  5 ++---
 arch/arm/mach-meson8b/vpu.c                     | 10 +++++++---
 8 files changed, 21 insertions(+), 24 deletions(-)

diff --git a/arch/arm/boot/dts/amlogic/meson8b_m101_512M.dtd b/arch/arm/boot/dts/amlogic/meson8b_m101_512M.dtd
index ff237a73b771..c7f88985f0ef 100755
--- a/arch/arm/boot/dts/amlogic/meson8b_m101_512M.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8b_m101_512M.dtd
@@ -113,10 +113,9 @@ void root_func(){
 		compatible = "amlogic,vpu";
 		dev_name = "vpu";	
 		status = "ok";
-		clk_level = <4>;
+		clk_level = <3>;
 		/**    	0: 106.25M		1: 127.5M		2: 159.375M
-				3: 182.15M		4: 212.5M		5: 255M
-		    	6: 318.75M		7: 364.3M					 */
+				3: 182.15M		4: 212.5M	 */
 	};
 	
 /// **************************************************************************************	
diff --git a/arch/arm/boot/dts/amlogic/meson8b_m102_1G.dtd b/arch/arm/boot/dts/amlogic/meson8b_m102_1G.dtd
index f809a6352794..41e042fe97b6 100755
--- a/arch/arm/boot/dts/amlogic/meson8b_m102_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8b_m102_1G.dtd
@@ -113,10 +113,9 @@ void root_func(){
 		compatible = "amlogic,vpu";
 		dev_name = "vpu";	
 		status = "ok";
-		clk_level = <4>;
+		clk_level = <3>;
 		/**    	0: 106.25M		1: 127.5M		2: 159.375M
-				3: 182.15M		4: 212.5M		5: 255M
-		    	6: 318.75M		7: 364.3M					 */
+				3: 182.15M		4: 212.5M	 */
 	};
 	
 /// **************************************************************************************	
diff --git a/arch/arm/boot/dts/amlogic/meson8b_m200_1G.dtd b/arch/arm/boot/dts/amlogic/meson8b_m200_1G.dtd
index 793f84e15918..5494262a20d5 100755
--- a/arch/arm/boot/dts/amlogic/meson8b_m200_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8b_m200_1G.dtd
@@ -112,10 +112,9 @@ void root_func(){
 		compatible = "amlogic,vpu";
 		dev_name = "vpu";	
 		status = "ok";
-		clk_level = <7>;
+		clk_level = <3>;
 		/**    	0: 106.25M		1: 127.5M		2: 159.375M
-				3: 182.15M		4: 212.5M		5: 255M
-		    	6: 318.75M		7: 364.3M					 */
+				3: 182.15M		4: 212.5M	 */
 	};
 	
 /// **************************************************************************************	
diff --git a/arch/arm/boot/dts/amlogic/meson8b_m201_1G.dtd b/arch/arm/boot/dts/amlogic/meson8b_m201_1G.dtd
index ad26903e56d1..ba319328007e 100755
--- a/arch/arm/boot/dts/amlogic/meson8b_m201_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8b_m201_1G.dtd
@@ -112,10 +112,9 @@ void root_func(){
 		compatible = "amlogic,vpu";
 		dev_name = "vpu";	
 		status = "ok";
-		clk_level = <7>;
+		clk_level = <3>;
 		/**    	0: 106.25M		1: 127.5M		2: 159.375M
-				3: 182.15M		4: 212.5M		5: 255M
-		    	6: 318.75M		7: 364.3M					 */
+				3: 182.15M		4: 212.5M	 */
 	};
 	
 /// **************************************************************************************	
diff --git a/arch/arm/boot/dts/amlogic/meson8b_m202_1G.dtd b/arch/arm/boot/dts/amlogic/meson8b_m202_1G.dtd
index abdee67df9d8..b1fb4c775614 100755
--- a/arch/arm/boot/dts/amlogic/meson8b_m202_1G.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8b_m202_1G.dtd
@@ -112,10 +112,9 @@ void root_func(){
 		compatible = "amlogic,vpu";
 		dev_name = "vpu";	
 		status = "ok";
-		clk_level = <7>;
+		clk_level = <3>;
 		/**    	0: 106.25M		1: 127.5M		2: 159.375M
-				3: 182.15M		4: 212.5M		5: 255M
-		    	6: 318.75M		7: 364.3M					 */
+				3: 182.15M		4: 212.5M	 */
 	};
 	
 /// **************************************************************************************	
diff --git a/arch/arm/boot/dts/amlogic/meson8b_pxp.dtd b/arch/arm/boot/dts/amlogic/meson8b_pxp.dtd
index 64fe3243fe9b..eff13ee89d05 100755
--- a/arch/arm/boot/dts/amlogic/meson8b_pxp.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8b_pxp.dtd
@@ -112,10 +112,9 @@ void root_func(){
 		compatible = "amlogic,vpu";
 		dev_name = "vpu";	
 		status = "ok";
-		clk_level = <7>;
+		clk_level = <3>;
 		/**    	0: 106.25M		1: 127.5M		2: 159.375M
-				3: 182.15M		4: 212.5M		5: 255M
-		    	6: 318.75M		7: 364.3M					 */
+				3: 182.15M		4: 212.5M	 */
 	};
 	
 /// **************************************************************************************	
diff --git a/arch/arm/boot/dts/amlogic/meson8b_skt.dtd b/arch/arm/boot/dts/amlogic/meson8b_skt.dtd
index 8d21383fba86..0f1aedc2f4af 100755
--- a/arch/arm/boot/dts/amlogic/meson8b_skt.dtd
+++ b/arch/arm/boot/dts/amlogic/meson8b_skt.dtd
@@ -112,10 +112,9 @@ void root_func(){
 		compatible = "amlogic,vpu";
 		dev_name = "vpu";	
 		status = "ok";
-		clk_level = <7>;
+		clk_level = <3>;
 		/**    	0: 106.25M		1: 127.5M		2: 159.375M
-				3: 182.15M		4: 212.5M		5: 255M
-		    	6: 318.75M		7: 364.3M					 */
+				3: 182.15M		4: 212.5M	 */
 	};
 	
 /// **************************************************************************************	
diff --git a/arch/arm/mach-meson8b/vpu.c b/arch/arm/mach-meson8b/vpu.c
index c8adf4e713cd..86f80849d051 100755
--- a/arch/arm/mach-meson8b/vpu.c
+++ b/arch/arm/mach-meson8b/vpu.c
@@ -19,7 +19,7 @@
 #endif
 #include <linux/amlogic/vout/vinfo.h>
 
-#define VPU_VERION	"v03"
+#define VPU_VERION	"v02"
 
 //#define LIMIT_VPU_CLK_LOW
 static spinlock_t vpu_lock;
@@ -62,8 +62,12 @@ typedef struct {
 	unsigned int clk_level;
 }VPU_Conf_t;
 
-#define CLK_LEVEL_DFT		4
-#define CLK_LEVEL_MAX		8	//limit max clk to 364M
+//************************************************
+// VPU is not supposed to run at 364MHz.  It was designed to max out around 225MHz in BABY.
+// Please lower it to 364/2 = 182MHz.  This is super urgent.
+//************************************************
+#define CLK_LEVEL_DFT		3
+#define CLK_LEVEL_MAX		5	//limit max clk to 212M
 static unsigned int vpu_clk_setting[][3] = {
 	//frequency		clk_mux		div
 	{106250000,		1,			7},	//0
-- 
2.19.0

