Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Sep 30 15:59:54 2023
| Host         : Lab-4090 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ss2_aes_wrapper_timing_summary_routed.rpt -pb ss2_aes_wrapper_timing_summary_routed.pb -rpx ss2_aes_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ss2_aes_wrapper
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.426        0.000                      0                 3349        0.016        0.000                      0                 3349        3.750        0.000                       0                  1982  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.426        0.000                      0                 3349        0.016        0.000                      0                 3349        3.750        0.000                       0                  1982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_clocks/CWOUT_ODDR/CE
                            (falling edge-triggered cell ODDR clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.580ns (13.684%)  route 3.658ns (86.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 10.133 - 5.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.555     5.131    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X36Y30         FDRE                                         r  U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  U_cw305_dut/U_reg_aes/O_clksettings_reg[0]/Q
                         net (fo=3, routed)           0.894     6.480    U_cw305_dut/U_clocks/O_clksettings[0]
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.124     6.604 r  U_cw305_dut/U_clocks//i_/O
                         net (fo=1, routed)           2.765     9.369    U_cw305_dut/U_clocks/cclk_output_ext
    OLOGIC_X0Y82         ODDR                                         r  U_cw305_dut/U_clocks/CWOUT_ODDR/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    D15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437     6.437 f  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868     8.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.396 f  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133     8.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.620 f  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.513    10.133    U_cw305_dut/U_clocks/crypt_clk
    OLOGIC_X0Y82         ODDR                                         f  U_cw305_dut/U_clocks/CWOUT_ODDR/C
                         clock pessimism              0.179    10.312    
                         clock uncertainty           -0.035    10.277    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_CE)      -0.482     9.795    U_cw305_dut/U_clocks/CWOUT_ODDR
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/O_clksettings_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_clocks/CCLK_MUX/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.580ns (23.320%)  route 1.907ns (76.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 8.529 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.549     5.125    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X37Y26         FDRE                                         r  U_cw305_dut/U_reg_aes/O_clksettings_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  U_cw305_dut/U_reg_aes/O_clksettings_reg[1]/Q
                         net (fo=2, routed)           0.703     6.283    U_cw305_dut/U_reg_aes/O_clksettings_reg[4]_0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.407 f  U_cw305_dut/U_reg_aes/CCLK_MUX_i_1/O
                         net (fo=2, routed)           1.204     7.612    U_cw305_dut/U_clocks/cclk_src_is_ext
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  U_cw305_dut/U_clocks/CCLK_MUX/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    D15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437     6.437 f  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868     8.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.396 f  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133     8.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     f  U_cw305_dut/U_clocks/CCLK_MUX/I0
                         clock pessimism              0.179     8.708    
                         clock uncertainty           -0.035     8.673    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.159     8.514    U_cw305_dut/U_clocks/CCLK_MUX
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/O_clksettings_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_clocks/CCLK_MUX/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.580ns (23.643%)  route 1.873ns (76.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 8.529 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        1.549     5.125    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X37Y26         FDRE                                         r  U_cw305_dut/U_reg_aes/O_clksettings_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  U_cw305_dut/U_reg_aes/O_clksettings_reg[1]/Q
                         net (fo=2, routed)           0.703     6.283    U_cw305_dut/U_reg_aes/O_clksettings_reg[4]_0[1]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  U_cw305_dut/U_reg_aes/CCLK_MUX_i_1/O
                         net (fo=2, routed)           1.170     7.578    U_cw305_dut/U_clocks/cclk_src_is_ext
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  U_cw305_dut/U_clocks/CCLK_MUX/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    D15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437     6.437 f  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868     8.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.396 f  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133     8.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     f  U_cw305_dut/U_clocks/CCLK_MUX/I1
                         clock pessimism              0.179     8.708    
                         clock uncertainty           -0.035     8.673    
    BUFGCTRL_X0Y17       BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.159     8.514    U_cw305_dut/U_clocks/CCLK_MUX
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[98]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 0.580ns (8.412%)  route 6.315ns (91.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.555     5.367    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X33Y19         FDRE                                         r  U_cw305_dut/U_reg_aes/go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  U_cw305_dut/U_reg_aes/go_reg/Q
                         net (fo=2, routed)           1.055     6.877    U_cw305_dut/U_reg_aes/go
    SLICE_X33Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.001 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         5.260    12.262    U_cw305_dut/aes_core/state[0]
    SLICE_X58Y0          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[98]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.522    15.142    U_cw305_dut/aes_core/crypt_clk
    SLICE_X58Y0          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[98]/C
                         clock pessimism              0.198    15.341    
                         clock uncertainty           -0.035    15.305    
    SLICE_X58Y0          FDRE (Setup_fdre_C_R)       -0.429    14.876    U_cw305_dut/aes_core/data_o_reg[98]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[107]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.580ns (8.475%)  route 6.264ns (91.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.555     5.367    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X33Y19         FDRE                                         r  U_cw305_dut/U_reg_aes/go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  U_cw305_dut/U_reg_aes/go_reg/Q
                         net (fo=2, routed)           1.055     6.877    U_cw305_dut/U_reg_aes/go
    SLICE_X33Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.001 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         5.209    12.210    U_cw305_dut/aes_core/state[0]
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[107]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.521    15.141    U_cw305_dut/aes_core/crypt_clk
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[107]/C
                         clock pessimism              0.198    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X58Y5          FDRE (Setup_fdre_C_R)       -0.429    14.875    U_cw305_dut/aes_core/data_o_reg[107]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.580ns (8.475%)  route 6.264ns (91.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.555     5.367    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X33Y19         FDRE                                         r  U_cw305_dut/U_reg_aes/go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  U_cw305_dut/U_reg_aes/go_reg/Q
                         net (fo=2, routed)           1.055     6.877    U_cw305_dut/U_reg_aes/go
    SLICE_X33Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.001 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         5.209    12.210    U_cw305_dut/aes_core/state[0]
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.521    15.141    U_cw305_dut/aes_core/crypt_clk
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[114]/C
                         clock pessimism              0.198    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X58Y5          FDRE (Setup_fdre_C_R)       -0.429    14.875    U_cw305_dut/aes_core/data_o_reg[114]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[115]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.580ns (8.475%)  route 6.264ns (91.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.555     5.367    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X33Y19         FDRE                                         r  U_cw305_dut/U_reg_aes/go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  U_cw305_dut/U_reg_aes/go_reg/Q
                         net (fo=2, routed)           1.055     6.877    U_cw305_dut/U_reg_aes/go
    SLICE_X33Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.001 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         5.209    12.210    U_cw305_dut/aes_core/state[0]
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[115]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.521    15.141    U_cw305_dut/aes_core/crypt_clk
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[115]/C
                         clock pessimism              0.198    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X58Y5          FDRE (Setup_fdre_C_R)       -0.429    14.875    U_cw305_dut/aes_core/data_o_reg[115]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.580ns (8.475%)  route 6.264ns (91.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.555     5.367    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X33Y19         FDRE                                         r  U_cw305_dut/U_reg_aes/go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  U_cw305_dut/U_reg_aes/go_reg/Q
                         net (fo=2, routed)           1.055     6.877    U_cw305_dut/U_reg_aes/go
    SLICE_X33Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.001 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         5.209    12.210    U_cw305_dut/aes_core/state[0]
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.521    15.141    U_cw305_dut/aes_core/crypt_clk
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[122]/C
                         clock pessimism              0.198    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X58Y5          FDRE (Setup_fdre_C_R)       -0.429    14.875    U_cw305_dut/aes_core/data_o_reg[122]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.580ns (8.475%)  route 6.264ns (91.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.555     5.367    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X33Y19         FDRE                                         r  U_cw305_dut/U_reg_aes/go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  U_cw305_dut/U_reg_aes/go_reg/Q
                         net (fo=2, routed)           1.055     6.877    U_cw305_dut/U_reg_aes/go
    SLICE_X33Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.001 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         5.209    12.210    U_cw305_dut/aes_core/state[0]
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.521    15.141    U_cw305_dut/aes_core/crypt_clk
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[3]/C
                         clock pessimism              0.198    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X58Y5          FDRE (Setup_fdre_C_R)       -0.429    14.875    U_cw305_dut/aes_core/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 U_cw305_dut/U_reg_aes/go_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/aes_core/data_o_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 0.580ns (8.475%)  route 6.264ns (91.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.972     3.479    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.575 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.140     3.715    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096     3.811 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.555     5.367    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X33Y19         FDRE                                         r  U_cw305_dut/U_reg_aes/go_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.823 r  U_cw305_dut/U_reg_aes/go_reg/Q
                         net (fo=2, routed)           1.055     6.877    U_cw305_dut/U_reg_aes/go
    SLICE_X33Y19         LUT3 (Prop_lut3_I1_O)        0.124     7.001 r  U_cw305_dut/U_reg_aes/O_start/O
                         net (fo=526, routed)         5.209    12.210    U_cw305_dut/aes_core/state[0]
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    D15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         1.437    11.437 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           1.868    13.305    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.396 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.133    13.529    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.620 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         1.521    15.141    U_cw305_dut/aes_core/crypt_clk
    SLICE_X58Y5          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[75]/C
                         clock pessimism              0.198    15.340    
                         clock uncertainty           -0.035    15.304    
    SLICE_X58Y5          FDRE (Setup_fdre_C_R)       -0.429    14.875    U_cw305_dut/aes_core/data_o_reg[75]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                  2.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.541%)  route 0.142ns (46.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.569     1.560    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X56Y7          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[24]/Q
                         net (fo=1, routed)           0.142     1.866    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[24]
    SLICE_X56Y6          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.839     2.020    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X56Y6          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[24]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.076     1.850    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.596     1.587    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X59Y4          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.728 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[11]/Q
                         net (fo=1, routed)           0.161     1.888    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[11]
    SLICE_X61Y3          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.866     2.047    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X61Y3          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[11]/C
                         clock pessimism             -0.246     1.801    
    SLICE_X61Y3          FDRE (Hold_fdre_C_D)         0.070     1.871    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.881%)  route 0.124ns (49.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.597     1.588    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X58Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.128     1.716 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[82]/Q
                         net (fo=1, routed)           0.124     1.839    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[82]
    SLICE_X59Y0          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.867     2.048    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X59Y0          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[82]/C
                         clock pessimism             -0.246     1.802    
    SLICE_X59Y0          FDRE (Hold_fdre_C_D)         0.017     1.819    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 U_cw305_dut/aes_core/data_o_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/aes_core/crypt_clk
    SLICE_X36Y3          FDRE                                         r  U_cw305_dut/aes_core/data_o_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/aes_core/data_o_reg[53]/Q
                         net (fo=1, routed)           0.215     1.912    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[127]_0[53]
    SLICE_X35Y0          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.033     1.214    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.243 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.834     2.077    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X35Y0          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[53]/C
                         clock pessimism             -0.257     1.820    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.070     1.890    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.647%)  route 0.125ns (49.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.566     1.557    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X32Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.128     1.685 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[37]/Q
                         net (fo=1, routed)           0.125     1.810    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[37]
    SLICE_X32Y0          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.835     2.016    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X32Y0          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[37]/C
                         clock pessimism             -0.246     1.770    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.016     1.786    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.805%)  route 0.174ns (55.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X41Y3          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[28]/Q
                         net (fo=1, routed)           0.174     1.871    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[28]
    SLICE_X38Y2          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.835     2.016    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X38Y2          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[28]/C
                         clock pessimism             -0.246     1.770    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.076     1.846    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.565     1.556    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X28Y3          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     1.697 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[38]/Q
                         net (fo=1, routed)           0.169     1.866    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[38]
    SLICE_X29Y2          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.836     2.017    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X29Y2          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[38]/C
                         clock pessimism             -0.246     1.771    
    SLICE_X29Y2          FDRE (Hold_fdre_C_D)         0.070     1.841    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.566     1.557    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X41Y2          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[77]/Q
                         net (fo=1, routed)           0.170     1.868    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[77]
    SLICE_X41Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.836     2.017    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X41Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[77]/C
                         clock pessimism             -0.246     1.771    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.070     1.841    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.450%)  route 0.119ns (44.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.566     1.557    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X30Y2          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148     1.705 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[78]/Q
                         net (fo=1, routed)           0.119     1.824    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[78]
    SLICE_X29Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.836     2.017    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X29Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[78]/C
                         clock pessimism             -0.246     1.771    
    SLICE_X29Y1          FDRE (Hold_fdre_C_D)         0.025     1.796    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.607%)  route 0.175ns (55.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.634     0.909    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.935 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.030     0.965    U_cw305_dut/U_clocks/clkbuf_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.991 r  U_cw305_dut/U_clocks/CCLK_MUX/O
                         net (fo=920, routed)         0.566     1.557    U_cw305_dut/U_reg_aes/crypt_clk
    SLICE_X39Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_reg[61]/Q
                         net (fo=1, routed)           0.175     1.873    U_cw305_dut/U_reg_aes/reg_crypt_cipherout[61]
    SLICE_X40Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_cw305_dut/U_clocks/clk
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  U_cw305_dut/U_clocks/clkibuf/O
                         net (fo=1, routed)           0.689     1.152    U_cw305_dut/U_clocks/usb_clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.181 r  U_cw305_dut/U_clocks/clkbuf/O
                         net (fo=1061, routed)        0.836     2.017    U_cw305_dut/U_reg_aes/src_req_reg_0
    SLICE_X40Y1          FDRE                                         r  U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[61]/C
                         clock pessimism             -0.246     1.771    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.072     1.843    U_cw305_dut/U_reg_aes/reg_crypt_cipherout_usb_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  U_cw305_dut/U_clocks/CCLK_MUX/I0
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  U_cw305_dut/U_clocks/CCLK_MUX/I1
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  U_cw305_dut/U_clocks/clkbuf/I
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y82    U_cw305_dut/U_clocks/CWOUT_ODDR/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y9     U_cw305_dut/usb_timer_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y11    U_cw305_dut/usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y11    U_cw305_dut/usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y12    U_cw305_dut/usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y12    U_cw305_dut/usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y12    U_cw305_dut/usb_timer_heartbeat_reg[14]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y27    U_ss2/U_tx_fifo/flop_inst.mem_reg_0_63_3_5/RAMA/CLK



