{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643985890211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2015 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus II License Agreement, " "Subscription Agreement, the Altera Quartus II License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 14:44:49 2022 " "Processing started: Fri Feb  4 14:44:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643985890214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map main --write_settings_files=off " "Command: quartus_map main --write_settings_files=off" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643985890215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643985890911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-dummy " "Found design unit 1: main-dummy" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643985919191 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643985919191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643985919191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643985919480 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_in main.vhd(29) " "VHDL Signal Declaration warning at main.vhd(29): used implicit default value for signal \"d_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1643985919483 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out main.vhd(30) " "Verilog HDL or VHDL warning at main.vhd(30): object \"d_out\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1643985919483 "|main"}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_FAST_SYNTHESIS" "" "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" {  } {  } 0 286029 "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" 0 0 "Quartus II" 0 -1 1643985919608 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[1\] " "Inserted always-enabled tri-state buffer between \"p_out\[1\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[0\] " "Inserted always-enabled tri-state buffer between \"led\[0\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[1\] " "Inserted always-enabled tri-state buffer between \"led\[1\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[2\] " "Inserted always-enabled tri-state buffer between \"led\[2\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[3\] " "Inserted always-enabled tri-state buffer between \"led\[3\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[4\] " "Inserted always-enabled tri-state buffer between \"led\[4\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[5\] " "Inserted always-enabled tri-state buffer between \"led\[5\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[6\] " "Inserted always-enabled tri-state buffer between \"led\[6\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[7\] " "Inserted always-enabled tri-state buffer between \"led\[7\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1643985920133 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1643985920133 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[16\] " "bidirectional pin \"p_out\[16\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[15\] " "bidirectional pin \"p_out\[15\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[14\] " "bidirectional pin \"p_out\[14\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[13\] " "bidirectional pin \"p_out\[13\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[12\] " "bidirectional pin \"p_out\[12\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[11\] " "bidirectional pin \"p_out\[11\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[10\] " "bidirectional pin \"p_out\[10\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[9\] " "bidirectional pin \"p_out\[9\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[8\] " "bidirectional pin \"p_out\[8\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[7\] " "bidirectional pin \"p_out\[7\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[6\] " "bidirectional pin \"p_out\[6\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[5\] " "bidirectional pin \"p_out\[5\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[4\] " "bidirectional pin \"p_out\[4\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[3\] " "bidirectional pin \"p_out\[3\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[2\] " "bidirectional pin \"p_out\[2\]\" has no driver" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1643985920135 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1643985920135 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[1\]~synth " "Node \"p_out\[1\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[0\]~synth " "Node \"led\[0\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[1\]~synth " "Node \"led\[1\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[2\]~synth " "Node \"led\[2\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[3\]~synth " "Node \"led\[3\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[4\]~synth " "Node \"led\[4\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[5\]~synth " "Node \"led\[5\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[6\]~synth " "Node \"led\[6\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[7\]~synth " "Node \"led\[7\]~synth\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920144 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1643985920144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643985920642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985920642 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[16\] " "No output dependent on input pin \"p_in\[16\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[15\] " "No output dependent on input pin \"p_in\[15\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[14\] " "No output dependent on input pin \"p_in\[14\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[13\] " "No output dependent on input pin \"p_in\[13\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[12\] " "No output dependent on input pin \"p_in\[12\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[11\] " "No output dependent on input pin \"p_in\[11\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[10\] " "No output dependent on input pin \"p_in\[10\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[9\] " "No output dependent on input pin \"p_in\[9\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[8\] " "No output dependent on input pin \"p_in\[8\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[7\] " "No output dependent on input pin \"p_in\[7\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[6\] " "No output dependent on input pin \"p_in\[6\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[5\] " "No output dependent on input pin \"p_in\[5\]\"" {  } { { "main.vhd" "" { Text "/home/ek31/gdra-lab/aufgabe1/main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643985921155 "|main|p_in[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1643985921155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643985921157 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643985921157 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1643985921157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1643985921157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643985921157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643985921189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 14:45:21 2022 " "Processing ended: Fri Feb  4 14:45:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643985921189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643985921189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643985921189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643985921189 ""}
