{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592393005194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592393005194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:25 2020 " "Processing started: Wed Jun 17 19:23:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592393005194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592393005194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sequence_Detector -c Sequence_Detector " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sequence_Detector -c Sequence_Detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592393005195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592393006722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file sequence_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Detector " "Found entity 1: Sequence_Detector" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592393006776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592393006776 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "MODE packed Sequence_Detector.v(31) " "Verilog HDL Port Declaration warning at Sequence_Detector.v(31): data type declaration for \"MODE\" declares packed dimensions but the port declaration declaration does not" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 31 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592393006776 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "MODE Sequence_Detector.v(25) " "HDL info at Sequence_Detector.v(25): see declaration for object \"MODE\"" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393006776 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DATA_IN packed Sequence_Detector.v(32) " "Verilog HDL Port Declaration warning at Sequence_Detector.v(32): data type declaration for \"DATA_IN\" declares packed dimensions but the port declaration declaration does not" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 32 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592393006777 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DATA_IN Sequence_Detector.v(26) " "HDL info at Sequence_Detector.v(26): see declaration for object \"DATA_IN\"" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393006777 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DATA_OUT packed Sequence_Detector.v(34) " "Verilog HDL Port Declaration warning at Sequence_Detector.v(34): data type declaration for \"DATA_OUT\" declares packed dimensions but the port declaration declaration does not" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 34 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1592393006777 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DATA_OUT Sequence_Detector.v(28) " "HDL info at Sequence_Detector.v(28): see declaration for object \"DATA_OUT\"" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393006777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sequence_Detector " "Elaborating entity \"Sequence_Detector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592393006810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(112) " "Verilog HDL assignment warning at Sequence_Detector.v(112): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393006812 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(121) " "Verilog HDL assignment warning at Sequence_Detector.v(121): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393006812 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(130) " "Verilog HDL assignment warning at Sequence_Detector.v(130): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393006813 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(186) " "Verilog HDL assignment warning at Sequence_Detector.v(186): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393006814 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(237) " "Verilog HDL assignment warning at Sequence_Detector.v(237): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393006814 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sequence_Detector.v(239) " "Verilog HDL assignment warning at Sequence_Detector.v(239): truncated value with size 32 to match size of target (3)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592393006815 "|Sequence_Detector"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fsm_ns Sequence_Detector.v(155) " "Verilog HDL Always Construct warning at Sequence_Detector.v(155): inferring latch(es) for variable \"fsm_ns\", which holds its previous value in one or more paths through the always construct" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1592393006815 "|Sequence_Detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_ns\[0\] Sequence_Detector.v(155) " "Inferred latch for \"fsm_ns\[0\]\" at Sequence_Detector.v(155)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592393006818 "|Sequence_Detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_ns\[1\] Sequence_Detector.v(155) " "Inferred latch for \"fsm_ns\[1\]\" at Sequence_Detector.v(155)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592393006818 "|Sequence_Detector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fsm_ns\[2\] Sequence_Detector.v(155) " "Inferred latch for \"fsm_ns\[2\]\" at Sequence_Detector.v(155)" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1592393006818 "|Sequence_Detector"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_ns\[1\]\$latch " "LATCH primitive \"fsm_ns\[1\]\$latch\" is permanently enabled" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1592393007057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_ns\[0\]\$latch " "LATCH primitive \"fsm_ns\[0\]\$latch\" is permanently enabled" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1592393007057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fsm_ns\[2\]\$latch " "LATCH primitive \"fsm_ns\[2\]\$latch\" is permanently enabled" {  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1592393007057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592393007417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592393007755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592393007755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592393007797 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592393007797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592393007797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592393007797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592393007818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:27 2020 " "Processing ended: Wed Jun 17 19:23:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592393007818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592393007818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592393007818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592393007818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592393009662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592393009663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:29 2020 " "Processing started: Wed Jun 17 19:23:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592393009663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592393009663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sequence_Detector -c Sequence_Detector " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sequence_Detector -c Sequence_Detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592393009663 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592393009767 ""}
{ "Info" "0" "" "Project  = Sequence_Detector" {  } {  } 0 0 "Project  = Sequence_Detector" 0 0 "Fitter" 0 0 1592393009767 ""}
{ "Info" "0" "" "Revision = Sequence_Detector" {  } {  } 0 0 "Revision = Sequence_Detector" 0 0 "Fitter" 0 0 1592393009767 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1592393009829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sequence_Detector EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Sequence_Detector\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592393009836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592393009878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592393009878 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592393009878 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592393009954 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592393009964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592393010145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592393010145 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592393010145 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592393010145 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592393010147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592393010147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592393010147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592393010147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592393010147 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592393010147 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592393010149 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_VALID " "Pin OUT_VALID not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { OUT_VALID } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 27 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_VALID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[0\] " "Pin DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 28 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[1\] " "Pin DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 28 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[2\] " "Pin DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 28 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[3\] " "Pin DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_OUT[3] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 28 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[0\] " "Pin counter\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { counter[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 86 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[1\] " "Pin counter\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { counter[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 86 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[2\] " "Pin counter\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { counter[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 86 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_ns\[0\] " "Pin counter_ns\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { counter_ns[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 54 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_ns[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_ns\[1\] " "Pin counter_ns\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { counter_ns[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 54 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_ns[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter_ns\[2\] " "Pin counter_ns\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { counter_ns[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 54 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_ns[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_cs\[0\] " "Pin fsm_cs\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_cs[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_cs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_cs\[1\] " "Pin fsm_cs\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_cs[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_cs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_cs\[2\] " "Pin fsm_cs\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_cs[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 66 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_cs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_ns\[0\] " "Pin fsm_ns\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_ns[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_ns[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_ns\[1\] " "Pin fsm_ns\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_ns[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_ns[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fsm_ns\[2\] " "Pin fsm_ns\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { fsm_ns[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 155 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fsm_ns[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cs\[0\] " "Pin data_cs\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_cs[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 74 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cs\[1\] " "Pin data_cs\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_cs[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 74 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cs\[2\] " "Pin data_cs\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_cs[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 74 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_cs\[3\] " "Pin data_cs\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_cs[3] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 74 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_cs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_pre\[0\] " "Pin data_pre\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_pre[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 50 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_pre[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_pre\[1\] " "Pin data_pre\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_pre[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 50 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_pre[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_pre\[2\] " "Pin data_pre\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_pre[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 50 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_pre[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_pre\[3\] " "Pin data_pre\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { data_pre[3] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 50 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_pre[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_cs\[0\] " "Pin mode_cs\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { mode_cs[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 97 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_cs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_cs\[1\] " "Pin mode_cs\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { mode_cs[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 97 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_cs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_pre\[0\] " "Pin mode_pre\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { mode_pre[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 51 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_pre[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_pre\[1\] " "Pin mode_pre\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { mode_pre[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 51 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_pre[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_VALID " "Pin IN_VALID not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { IN_VALID } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 24 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_VALID } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MODE\[0\] " "Pin MODE\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { MODE[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 25 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MODE\[1\] " "Pin MODE\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { MODE[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 25 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[1\] " "Pin DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_IN[1] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 26 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[0\] " "Pin DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_IN[0] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 26 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[2\] " "Pin DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_IN[2] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 26 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[3\] " "Pin DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { DATA_IN[3] } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 26 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SYSCLK " "Pin SYSCLK not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { SYSCLK } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 23 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST_B " "Pin RST_B not assigned to an exact location on the device" {  } { { "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1sp1/quartus/bin64/pin_planner.ppl" { RST_B } } } { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 22 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592393010417 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1592393010417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sequence_Detector.sdc " "Synopsys Design Constraints File file not found: 'Sequence_Detector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592393010656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592393010657 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592393010658 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1592393010658 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592393010659 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node SYSCLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592393010677 ""}  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 23 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592393010677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_B~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RST_B~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592393010677 ""}  } { { "Sequence_Detector.v" "" { Text "D:/Zircon_Verilog/Sequence_Detecor/Sequence_Detector.v" 22 0 0 } } { "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST_B~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592393010677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592393010980 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592393010980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592393010980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592393010981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592393010982 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592393010982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592393010982 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592393010982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592393010992 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1592393010993 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592393010993 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 7 29 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 7 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1592393010995 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1592393010995 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1592393010995 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592393010996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1592393010996 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1592393010996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592393011024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592393011991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592393012054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592393012061 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592393012801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592393012801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592393013100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Zircon_Verilog/Sequence_Detecor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1592393013507 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592393013507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592393014023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1592393014024 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592393014024 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1592393014029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592393014094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592393014263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592393014322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592393014507 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592393014869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zircon_Verilog/Sequence_Detecor/output_files/Sequence_Detector.fit.smsg " "Generated suppressed messages file D:/Zircon_Verilog/Sequence_Detecor/output_files/Sequence_Detector.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592393015171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592393015504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:35 2020 " "Processing ended: Wed Jun 17 19:23:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592393015504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592393015504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592393015504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592393015504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592393017109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592393017110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:36 2020 " "Processing started: Wed Jun 17 19:23:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592393017110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592393017110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sequence_Detector -c Sequence_Detector " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sequence_Detector -c Sequence_Detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592393017110 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592393017809 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592393017825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592393018065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:38 2020 " "Processing ended: Wed Jun 17 19:23:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592393018065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592393018065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592393018065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592393018065 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592393018653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592393019901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592393019902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:39 2020 " "Processing started: Wed Jun 17 19:23:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592393019902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592393019902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sequence_Detector -c Sequence_Detector " "Command: quartus_sta Sequence_Detector -c Sequence_Detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592393019902 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1592393020014 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592393020129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592393020129 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592393020178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592393020178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sequence_Detector.sdc " "Synopsys Design Constraints File file not found: 'Sequence_Detector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1592393020424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1592393020425 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SYSCLK SYSCLK " "create_clock -period 1.000 -name SYSCLK SYSCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020426 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1592393020525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020526 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1592393020527 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1592393020535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592393020543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592393020543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.735 " "Worst-case setup slack is -5.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.735             -25.956 SYSCLK  " "   -5.735             -25.956 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393020546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.432 " "Worst-case hold slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 SYSCLK  " "    0.432               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393020549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592393020553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592393020555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.844 SYSCLK  " "   -3.000             -20.844 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393020558 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1592393020599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1592393020622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1592393020899 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592393020970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592393020970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.261 " "Worst-case setup slack is -5.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.261             -23.614 SYSCLK  " "   -5.261             -23.614 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393020974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 SYSCLK  " "    0.382               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393020978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592393020982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592393020985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.844 SYSCLK  " "   -3.000             -20.844 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393020988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393020988 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1592393021033 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592393021231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592393021231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.887 " "Worst-case setup slack is -1.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887              -7.777 SYSCLK  " "   -1.887              -7.777 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393021236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 SYSCLK  " "    0.178               0.000 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393021242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592393021247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592393021251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.805 SYSCLK  " "   -3.000             -15.805 SYSCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592393021254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592393021254 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592393021693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592393021693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592393021769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:41 2020 " "Processing ended: Wed Jun 17 19:23:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592393021769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592393021769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592393021769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592393021769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592393023421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592393023421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 19:23:43 2020 " "Processing started: Wed Jun 17 19:23:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592393023421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592393023421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sequence_Detector -c Sequence_Detector " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sequence_Detector -c Sequence_Detector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592393023421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sequence_Detector.vo D:/Zircon_Verilog/Sequence_Detecor/simulation/qsim// simulation " "Generated file Sequence_Detector.vo in folder \"D:/Zircon_Verilog/Sequence_Detecor/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592393023736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592393023772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 19:23:43 2020 " "Processing ended: Wed Jun 17 19:23:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592393023772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592393023772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592393023772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592393023772 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592393024370 ""}
