<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Pmc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Pmc Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___p_m_c.html">Power Management Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> hardware registers.  
 <a href="struct_pmc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a72952b8a0217b365e0144e56f1e04894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a72952b8a0217b365e0144e56f1e04894">PMC_SCER</a></td></tr>
<tr class="memdesc:a72952b8a0217b365e0144e56f1e04894"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0000) System Clock Enable Register  <a href="#a72952b8a0217b365e0144e56f1e04894">More...</a><br /></td></tr>
<tr class="separator:a72952b8a0217b365e0144e56f1e04894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf4a33fca8000045c35c80075a2db05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a5cf4a33fca8000045c35c80075a2db05">PMC_SCDR</a></td></tr>
<tr class="memdesc:a5cf4a33fca8000045c35c80075a2db05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0004) System Clock Disable Register  <a href="#a5cf4a33fca8000045c35c80075a2db05">More...</a><br /></td></tr>
<tr class="separator:a5cf4a33fca8000045c35c80075a2db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd49b209cc502fea917e031a260c55f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a7fd49b209cc502fea917e031a260c55f">PMC_SCSR</a></td></tr>
<tr class="memdesc:a7fd49b209cc502fea917e031a260c55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0008) System Clock Status Register  <a href="#a7fd49b209cc502fea917e031a260c55f">More...</a><br /></td></tr>
<tr class="separator:a7fd49b209cc502fea917e031a260c55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4564f937e1c95d38b3a97bb289015cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a4564f937e1c95d38b3a97bb289015cf5">Reserved1</a> [1]</td></tr>
<tr class="separator:a4564f937e1c95d38b3a97bb289015cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac181c7e9fe667b9565fdec44e8b1511b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#ac181c7e9fe667b9565fdec44e8b1511b">PMC_PCER0</a></td></tr>
<tr class="memdesc:ac181c7e9fe667b9565fdec44e8b1511b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0010) Peripheral Clock Enable Register 0  <a href="#ac181c7e9fe667b9565fdec44e8b1511b">More...</a><br /></td></tr>
<tr class="separator:ac181c7e9fe667b9565fdec44e8b1511b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3c409ee29f398768997489d8b88fce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a7c3c409ee29f398768997489d8b88fce">PMC_PCDR0</a></td></tr>
<tr class="memdesc:a7c3c409ee29f398768997489d8b88fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0014) Peripheral Clock Disable Register 0  <a href="#a7c3c409ee29f398768997489d8b88fce">More...</a><br /></td></tr>
<tr class="separator:a7c3c409ee29f398768997489d8b88fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6327ad954a2d289a00a960510c4aca90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a6327ad954a2d289a00a960510c4aca90">PMC_PCSR0</a></td></tr>
<tr class="memdesc:a6327ad954a2d289a00a960510c4aca90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0018) Peripheral Clock Status Register 0  <a href="#a6327ad954a2d289a00a960510c4aca90">More...</a><br /></td></tr>
<tr class="separator:a6327ad954a2d289a00a960510c4aca90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b7b3a8e33acb3ce89c92f3bb147b30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a47b7b3a8e33acb3ce89c92f3bb147b30">CKGR_UCKR</a></td></tr>
<tr class="memdesc:a47b7b3a8e33acb3ce89c92f3bb147b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x001C) UTMI Clock Register  <a href="#a47b7b3a8e33acb3ce89c92f3bb147b30">More...</a><br /></td></tr>
<tr class="separator:a47b7b3a8e33acb3ce89c92f3bb147b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4867a8cd09adc42c7c62757773b5da2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a4867a8cd09adc42c7c62757773b5da2f">CKGR_MOR</a></td></tr>
<tr class="memdesc:a4867a8cd09adc42c7c62757773b5da2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0020) Main Oscillator Register  <a href="#a4867a8cd09adc42c7c62757773b5da2f">More...</a><br /></td></tr>
<tr class="separator:a4867a8cd09adc42c7c62757773b5da2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205276908e23ebaaf2a19359598d5311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a205276908e23ebaaf2a19359598d5311">CKGR_MCFR</a></td></tr>
<tr class="memdesc:a205276908e23ebaaf2a19359598d5311"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0024) Main Clock Frequency Register  <a href="#a205276908e23ebaaf2a19359598d5311">More...</a><br /></td></tr>
<tr class="separator:a205276908e23ebaaf2a19359598d5311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1232399c8ac398d1a700a6414f879df9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a1232399c8ac398d1a700a6414f879df9">CKGR_PLLAR</a></td></tr>
<tr class="memdesc:a1232399c8ac398d1a700a6414f879df9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0028) PLLA Register  <a href="#a1232399c8ac398d1a700a6414f879df9">More...</a><br /></td></tr>
<tr class="separator:a1232399c8ac398d1a700a6414f879df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a50663b9bd8cd286acdcf7c422caa0f8d">Reserved2</a> [1]</td></tr>
<tr class="separator:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab78d68fcdebd7ee737e5839e89a60c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a0ab78d68fcdebd7ee737e5839e89a60c">PMC_MCKR</a></td></tr>
<tr class="memdesc:a0ab78d68fcdebd7ee737e5839e89a60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0030) Master Clock Register  <a href="#a0ab78d68fcdebd7ee737e5839e89a60c">More...</a><br /></td></tr>
<tr class="separator:a0ab78d68fcdebd7ee737e5839e89a60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2445e73737653258cdced99b4bbff359"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a2445e73737653258cdced99b4bbff359">Reserved3</a> [1]</td></tr>
<tr class="separator:a2445e73737653258cdced99b4bbff359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f6cbbfcb0c8de5e0986810e96af861"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#ae5f6cbbfcb0c8de5e0986810e96af861">PMC_USB</a></td></tr>
<tr class="memdesc:ae5f6cbbfcb0c8de5e0986810e96af861"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0038) USB Clock Register  <a href="#ae5f6cbbfcb0c8de5e0986810e96af861">More...</a><br /></td></tr>
<tr class="separator:ae5f6cbbfcb0c8de5e0986810e96af861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8279ecb965bce452273f2896198c959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#aa8279ecb965bce452273f2896198c959">Reserved4</a> [1]</td></tr>
<tr class="separator:aa8279ecb965bce452273f2896198c959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b988c2ff5672e2b0cba66098553f719"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a3b988c2ff5672e2b0cba66098553f719">PMC_PCK</a> [3]</td></tr>
<tr class="memdesc:a3b988c2ff5672e2b0cba66098553f719"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0040) Programmable Clock 0 Register  <a href="#a3b988c2ff5672e2b0cba66098553f719">More...</a><br /></td></tr>
<tr class="separator:a3b988c2ff5672e2b0cba66098553f719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa782b3e9d5cf08624aebcaa9ab58f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a4fa782b3e9d5cf08624aebcaa9ab58f5">Reserved5</a> [5]</td></tr>
<tr class="separator:a4fa782b3e9d5cf08624aebcaa9ab58f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12bb9382dedacadcd8560b29c68b489"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#ad12bb9382dedacadcd8560b29c68b489">PMC_IER</a></td></tr>
<tr class="memdesc:ad12bb9382dedacadcd8560b29c68b489"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0060) Interrupt Enable Register  <a href="#ad12bb9382dedacadcd8560b29c68b489">More...</a><br /></td></tr>
<tr class="separator:ad12bb9382dedacadcd8560b29c68b489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7244f11f0bd49d0ba70332f6eafdd706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a7244f11f0bd49d0ba70332f6eafdd706">PMC_IDR</a></td></tr>
<tr class="memdesc:a7244f11f0bd49d0ba70332f6eafdd706"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0064) Interrupt Disable Register  <a href="#a7244f11f0bd49d0ba70332f6eafdd706">More...</a><br /></td></tr>
<tr class="separator:a7244f11f0bd49d0ba70332f6eafdd706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f4c0c10cb25e158a49fa5806ffedfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#ad0f4c0c10cb25e158a49fa5806ffedfa">PMC_SR</a></td></tr>
<tr class="memdesc:ad0f4c0c10cb25e158a49fa5806ffedfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0068) Status Register  <a href="#ad0f4c0c10cb25e158a49fa5806ffedfa">More...</a><br /></td></tr>
<tr class="separator:ad0f4c0c10cb25e158a49fa5806ffedfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd611751703e813877b7b5905a3d3cbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#abd611751703e813877b7b5905a3d3cbb">PMC_IMR</a></td></tr>
<tr class="memdesc:abd611751703e813877b7b5905a3d3cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x006C) Interrupt Mask Register  <a href="#abd611751703e813877b7b5905a3d3cbb">More...</a><br /></td></tr>
<tr class="separator:abd611751703e813877b7b5905a3d3cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109ebe8a9c4259dc0e5ff3ec93569529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a109ebe8a9c4259dc0e5ff3ec93569529">PMC_FSMR</a></td></tr>
<tr class="memdesc:a109ebe8a9c4259dc0e5ff3ec93569529"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0070) Fast Startup Mode Register  <a href="#a109ebe8a9c4259dc0e5ff3ec93569529">More...</a><br /></td></tr>
<tr class="separator:a109ebe8a9c4259dc0e5ff3ec93569529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec6a44595c8e9a08eaf3c6d5481ca43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a4ec6a44595c8e9a08eaf3c6d5481ca43">PMC_FSPR</a></td></tr>
<tr class="memdesc:a4ec6a44595c8e9a08eaf3c6d5481ca43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0074) Fast Startup Polarity Register  <a href="#a4ec6a44595c8e9a08eaf3c6d5481ca43">More...</a><br /></td></tr>
<tr class="separator:a4ec6a44595c8e9a08eaf3c6d5481ca43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212d12b55c101f76762f83a838d77179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a212d12b55c101f76762f83a838d77179">PMC_FOCR</a></td></tr>
<tr class="memdesc:a212d12b55c101f76762f83a838d77179"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0078) Fault Output Clear Register  <a href="#a212d12b55c101f76762f83a838d77179">More...</a><br /></td></tr>
<tr class="separator:a212d12b55c101f76762f83a838d77179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad7446c099b9e4d80c9994193f6f607"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a6ad7446c099b9e4d80c9994193f6f607">Reserved6</a> [26]</td></tr>
<tr class="separator:a6ad7446c099b9e4d80c9994193f6f607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0737ee4af2ab8f1e6819970e3369187a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a0737ee4af2ab8f1e6819970e3369187a">PMC_WPMR</a></td></tr>
<tr class="memdesc:a0737ee4af2ab8f1e6819970e3369187a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E4) Write Protect Mode Register  <a href="#a0737ee4af2ab8f1e6819970e3369187a">More...</a><br /></td></tr>
<tr class="separator:a0737ee4af2ab8f1e6819970e3369187a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ecfda9fced001c4e99c082415b5af0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#aa7ecfda9fced001c4e99c082415b5af0">PMC_WPSR</a></td></tr>
<tr class="memdesc:aa7ecfda9fced001c4e99c082415b5af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E8) Write Protect Status Register  <a href="#aa7ecfda9fced001c4e99c082415b5af0">More...</a><br /></td></tr>
<tr class="separator:aa7ecfda9fced001c4e99c082415b5af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3ca4b8cc5835a038dc9b7a801fa507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a0a3ca4b8cc5835a038dc9b7a801fa507">Reserved7</a> [5]</td></tr>
<tr class="separator:a0a3ca4b8cc5835a038dc9b7a801fa507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10368a907ce10268163009f08b546ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a10368a907ce10268163009f08b546ad2">PMC_PCER1</a></td></tr>
<tr class="memdesc:a10368a907ce10268163009f08b546ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0100) Peripheral Clock Enable Register 1  <a href="#a10368a907ce10268163009f08b546ad2">More...</a><br /></td></tr>
<tr class="separator:a10368a907ce10268163009f08b546ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5d15d09f3f86dad156489ca35f2521"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a8c5d15d09f3f86dad156489ca35f2521">PMC_PCDR1</a></td></tr>
<tr class="memdesc:a8c5d15d09f3f86dad156489ca35f2521"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0104) Peripheral Clock Disable Register 1  <a href="#a8c5d15d09f3f86dad156489ca35f2521">More...</a><br /></td></tr>
<tr class="separator:a8c5d15d09f3f86dad156489ca35f2521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506de9ef39521a7974519462971a679f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a506de9ef39521a7974519462971a679f">PMC_PCSR1</a></td></tr>
<tr class="memdesc:a506de9ef39521a7974519462971a679f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0108) Peripheral Clock Status Register 1  <a href="#a506de9ef39521a7974519462971a679f">More...</a><br /></td></tr>
<tr class="separator:a506de9ef39521a7974519462971a679f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606cac582792f4c96f23f36f3f0541cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html#a606cac582792f4c96f23f36f3f0541cd">PMC_PCR</a></td></tr>
<tr class="memdesc:a606cac582792f4c96f23f36f3f0541cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x010C) Peripheral Control Register  <a href="#a606cac582792f4c96f23f36f3f0541cd">More...</a><br /></td></tr>
<tr class="separator:a606cac582792f4c96f23f36f3f0541cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00046">46</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a205276908e23ebaaf2a19359598d5311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205276908e23ebaaf2a19359598d5311">&#9670;&nbsp;</a></span>CKGR_MCFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> CKGR_MCFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0024) Main Clock Frequency Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00056">56</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a4867a8cd09adc42c7c62757773b5da2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4867a8cd09adc42c7c62757773b5da2f">&#9670;&nbsp;</a></span>CKGR_MOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> CKGR_MOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0020) Main Oscillator Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00055">55</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a1232399c8ac398d1a700a6414f879df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1232399c8ac398d1a700a6414f879df9">&#9670;&nbsp;</a></span>CKGR_PLLAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> CKGR_PLLAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0028) PLLA Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00057">57</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a47b7b3a8e33acb3ce89c92f3bb147b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b7b3a8e33acb3ce89c92f3bb147b30">&#9670;&nbsp;</a></span>CKGR_UCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> CKGR_UCKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x001C) UTMI Clock Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00054">54</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a212d12b55c101f76762f83a838d77179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212d12b55c101f76762f83a838d77179">&#9670;&nbsp;</a></span>PMC_FOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_FOCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0078) Fault Output Clear Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00071">71</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a109ebe8a9c4259dc0e5ff3ec93569529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a109ebe8a9c4259dc0e5ff3ec93569529">&#9670;&nbsp;</a></span>PMC_FSMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_FSMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0070) Fast Startup Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00069">69</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a4ec6a44595c8e9a08eaf3c6d5481ca43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec6a44595c8e9a08eaf3c6d5481ca43">&#9670;&nbsp;</a></span>PMC_FSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_FSPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0074) Fast Startup Polarity Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00070">70</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a7244f11f0bd49d0ba70332f6eafdd706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7244f11f0bd49d0ba70332f6eafdd706">&#9670;&nbsp;</a></span>PMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0064) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00066">66</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="ad12bb9382dedacadcd8560b29c68b489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12bb9382dedacadcd8560b29c68b489">&#9670;&nbsp;</a></span>PMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0060) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00065">65</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="abd611751703e813877b7b5905a3d3cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd611751703e813877b7b5905a3d3cbb">&#9670;&nbsp;</a></span>PMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PMC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x006C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00068">68</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a0ab78d68fcdebd7ee737e5839e89a60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab78d68fcdebd7ee737e5839e89a60c">&#9670;&nbsp;</a></span>PMC_MCKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_MCKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0030) Master Clock Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00059">59</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a7c3c409ee29f398768997489d8b88fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3c409ee29f398768997489d8b88fce">&#9670;&nbsp;</a></span>PMC_PCDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_PCDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0014) Peripheral Clock Disable Register 0 </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00052">52</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a8c5d15d09f3f86dad156489ca35f2521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5d15d09f3f86dad156489ca35f2521">&#9670;&nbsp;</a></span>PMC_PCDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_PCDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0104) Peripheral Clock Disable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00077">77</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="ac181c7e9fe667b9565fdec44e8b1511b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac181c7e9fe667b9565fdec44e8b1511b">&#9670;&nbsp;</a></span>PMC_PCER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_PCER0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0010) Peripheral Clock Enable Register 0 </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00051">51</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a10368a907ce10268163009f08b546ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10368a907ce10268163009f08b546ad2">&#9670;&nbsp;</a></span>PMC_PCER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_PCER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0100) Peripheral Clock Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00076">76</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a3b988c2ff5672e2b0cba66098553f719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b988c2ff5672e2b0cba66098553f719">&#9670;&nbsp;</a></span>PMC_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_PCK[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0040) Programmable Clock 0 Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00063">63</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a606cac582792f4c96f23f36f3f0541cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606cac582792f4c96f23f36f3f0541cd">&#9670;&nbsp;</a></span>PMC_PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_PCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x010C) Peripheral Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00079">79</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a6327ad954a2d289a00a960510c4aca90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6327ad954a2d289a00a960510c4aca90">&#9670;&nbsp;</a></span>PMC_PCSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PMC_PCSR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0018) Peripheral Clock Status Register 0 </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00053">53</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a506de9ef39521a7974519462971a679f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506de9ef39521a7974519462971a679f">&#9670;&nbsp;</a></span>PMC_PCSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PMC_PCSR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0108) Peripheral Clock Status Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00078">78</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a5cf4a33fca8000045c35c80075a2db05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf4a33fca8000045c35c80075a2db05">&#9670;&nbsp;</a></span>PMC_SCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_SCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0004) System Clock Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00048">48</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a72952b8a0217b365e0144e56f1e04894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72952b8a0217b365e0144e56f1e04894">&#9670;&nbsp;</a></span>PMC_SCER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PMC_SCER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0000) System Clock Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00047">47</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a7fd49b209cc502fea917e031a260c55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd49b209cc502fea917e031a260c55f">&#9670;&nbsp;</a></span>PMC_SCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PMC_SCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0008) System Clock Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00049">49</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="ad0f4c0c10cb25e158a49fa5806ffedfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f4c0c10cb25e158a49fa5806ffedfa">&#9670;&nbsp;</a></span>PMC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PMC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0068) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00067">67</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="ae5f6cbbfcb0c8de5e0986810e96af861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f6cbbfcb0c8de5e0986810e96af861">&#9670;&nbsp;</a></span>PMC_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_USB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x0038) USB Clock Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00061">61</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a0737ee4af2ab8f1e6819970e3369187a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0737ee4af2ab8f1e6819970e3369187a">&#9670;&nbsp;</a></span>PMC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00073">73</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="aa7ecfda9fced001c4e99c082415b5af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ecfda9fced001c4e99c082415b5af0">&#9670;&nbsp;</a></span>PMC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PMC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pmc.html" title="Pmc hardware registers. ">Pmc</a> Offset: 0x00E8) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00074">74</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a4564f937e1c95d38b3a97bb289015cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4564f937e1c95d38b3a97bb289015cf5">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00050">50</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a50663b9bd8cd286acdcf7c422caa0f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50663b9bd8cd286acdcf7c422caa0f8d">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00058">58</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a2445e73737653258cdced99b4bbff359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2445e73737653258cdced99b4bbff359">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00060">60</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="aa8279ecb965bce452273f2896198c959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8279ecb965bce452273f2896198c959">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00062">62</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a4fa782b3e9d5cf08624aebcaa9ab58f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa782b3e9d5cf08624aebcaa9ab58f5">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00064">64</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a6ad7446c099b9e4d80c9994193f6f607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ad7446c099b9e4d80c9994193f6f607">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[26]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00072">72</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<a id="a0a3ca4b8cc5835a038dc9b7a801fa507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3ca4b8cc5835a038dc9b7a801fa507">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pmc_8h_source.html#l00075">75</a> of file <a class="el" href="component__pmc_8h_source.html">component_pmc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__pmc_8h_source.html">component_pmc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
