
TRACES_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08040000  08040000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000eb0  080401f8  080401f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  080410a8  080410a8  000110a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080410b4  080410b4  00020204  2**0
                  CONTENTS
  4 .ARM          00000000  080410b4  080410b4  00020204  2**0
                  CONTENTS
  5 .preinit_array 00000000  080410b4  080410b4  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080410b4  080410b4  000110b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080410b8  080410b8  000110b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .empty        00000204  08060000  08060000  00020000  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .data         00000010  20018000  080410bc  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000428  20018010  080410cc  00018010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20018438  080410cc  00018438  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .comment      00000081  00000000  00000000  0002023a  2**0
                  CONTENTS, READONLY
 14 .debug_line   00004db3  00000000  00000000  000202bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00003c4b  00000000  00000000  0002506e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00000e0d  00000000  00000000  00028cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000460  00000000  00000000  00029ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe930  00000000  00000000  00029f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_ranges 000003c0  00000000  00000000  00128858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000272c6  00000000  00000000  00128c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000db0  00000000  00000000  0014fee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080401f8 <__do_global_dtors_aux>:
 80401f8:	b510      	push	{r4, lr}
 80401fa:	4c05      	ldr	r4, [pc, #20]	; (8040210 <__do_global_dtors_aux+0x18>)
 80401fc:	7823      	ldrb	r3, [r4, #0]
 80401fe:	b933      	cbnz	r3, 804020e <__do_global_dtors_aux+0x16>
 8040200:	4b04      	ldr	r3, [pc, #16]	; (8040214 <__do_global_dtors_aux+0x1c>)
 8040202:	b113      	cbz	r3, 804020a <__do_global_dtors_aux+0x12>
 8040204:	4804      	ldr	r0, [pc, #16]	; (8040218 <__do_global_dtors_aux+0x20>)
 8040206:	e000      	b.n	804020a <__do_global_dtors_aux+0x12>
 8040208:	bf00      	nop
 804020a:	2301      	movs	r3, #1
 804020c:	7023      	strb	r3, [r4, #0]
 804020e:	bd10      	pop	{r4, pc}
 8040210:	20018010 	.word	0x20018010
 8040214:	00000000 	.word	0x00000000
 8040218:	08041010 	.word	0x08041010

0804021c <frame_dummy>:
 804021c:	b508      	push	{r3, lr}
 804021e:	4b03      	ldr	r3, [pc, #12]	; (804022c <frame_dummy+0x10>)
 8040220:	b11b      	cbz	r3, 804022a <frame_dummy+0xe>
 8040222:	4903      	ldr	r1, [pc, #12]	; (8040230 <frame_dummy+0x14>)
 8040224:	4803      	ldr	r0, [pc, #12]	; (8040234 <frame_dummy+0x18>)
 8040226:	e000      	b.n	804022a <frame_dummy+0xe>
 8040228:	bf00      	nop
 804022a:	bd08      	pop	{r3, pc}
 804022c:	00000000 	.word	0x00000000
 8040230:	20018014 	.word	0x20018014
 8040234:	08041010 	.word	0x08041010

08040238 <safeFunction>:
	.type	safeFunction, %function
safeFunction:
	@ args = 0, pretend = 0, frame = 0
	@ frame_needed = 1, uses_anonymous_args = 0
	@ link register save eliminated.
	push	{r7, lr}
 8040238:	b580      	push	{r7, lr}
	add	r7, sp, #0
 804023a:	af00      	add	r7, sp, #0
	ldr	r3, .L2
 804023c:	4b03      	ldr	r3, [pc, #12]	; (804024c <safeFunction+0x14>)
	movs	r2, #1
 804023e:	2201      	movs	r2, #1
	str	r2, [r3]
 8040240:	601a      	str	r2, [r3, #0]
	mov	sp, r7
 8040242:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 8040244:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 8040248:	f000 bf1e 	b.w	8041088 <__SECURE_log_ret_veneer>
 804024c:	2001802c 	.word	0x2001802c

08040250 <my_memcpy>:
	.type	my_memcpy, %function
my_memcpy:
	@ args = 0, pretend = 0, frame = 24
	@ frame_needed = 1, uses_anonymous_args = 0
	@ link register save eliminated.
	push	{r7, lr}
 8040250:	b580      	push	{r7, lr}
	sub	sp, sp, #28
 8040252:	b087      	sub	sp, #28
	add	r7, sp, #0
 8040254:	af00      	add	r7, sp, #0
	str	r0, [r7, #12]
 8040256:	60f8      	str	r0, [r7, #12]
	str	r1, [r7, #8]
 8040258:	60b9      	str	r1, [r7, #8]
	str	r2, [r7, #4]
 804025a:	607a      	str	r2, [r7, #4]
	movs	r3, #0
 804025c:	2300      	movs	r3, #0
	str	r3, [r7, #20]
 804025e:	617b      	str	r3, [r7, #20]
	b	.L5
 8040260:	e00c      	b.n	804027c <my_memcpy+0x2c>
.L6:
	bl	SECURE_log_cond_br_taken
 8040262:	f000 ff19 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
	ldr	r2, [r7, #12]
 8040266:	68fa      	ldr	r2, [r7, #12]
	ldr	r3, [r7, #20]
 8040268:	697b      	ldr	r3, [r7, #20]
	add	r3, r3, r2
 804026a:	4413      	add	r3, r2
	ldr	r1, [r7, #8]
 804026c:	68b9      	ldr	r1, [r7, #8]
	ldr	r2, [r7, #20]
 804026e:	697a      	ldr	r2, [r7, #20]
	add	r2, r2, r1
 8040270:	440a      	add	r2, r1
	ldrb	r2, [r2]	@ zero_extendqisi2
 8040272:	7812      	ldrb	r2, [r2, #0]
	strb	r2, [r3]
 8040274:	701a      	strb	r2, [r3, #0]
	ldr	r3, [r7, #20]
 8040276:	697b      	ldr	r3, [r7, #20]
	adds	r3, r3, #1
 8040278:	3301      	adds	r3, #1
	str	r3, [r7, #20]
 804027a:	617b      	str	r3, [r7, #20]
.L5:
	ldr	r2, [r7, #20]
 804027c:	697a      	ldr	r2, [r7, #20]
	ldr	r3, [r7, #4]
 804027e:	687b      	ldr	r3, [r7, #4]
	cmp	r2, r3
 8040280:	429a      	cmp	r2, r3
	bcc	.L6
 8040282:	d3ee      	bcc.n	8040262 <my_memcpy+0x12>
	bl	SECURE_log_cond_br_not_taken
 8040284:	f000 fee0 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	adds	r7, r7, #28
 8040288:	371c      	adds	r7, #28
	mov	sp, r7
 804028a:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 804028c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 8040290:	f000 befa 	b.w	8041088 <__SECURE_log_ret_veneer>

08040294 <malloc>:
	.type	malloc, %function
malloc:
	@ args = 0, pretend = 0, frame = 16
	@ frame_needed = 1, uses_anonymous_args = 0
	@ link register save eliminated.
	push	{r7, lr}
 8040294:	b580      	push	{r7, lr}
	sub	sp, sp, #20
 8040296:	b085      	sub	sp, #20
	add	r7, sp, #0
 8040298:	af00      	add	r7, sp, #0
	str	r0, [r7, #4]
 804029a:	6078      	str	r0, [r7, #4]
	ldr	r3, [r7, #4]
 804029c:	687b      	ldr	r3, [r7, #4]
	adds	r3, r3, #3
 804029e:	3303      	adds	r3, #3
	bic	r3, r3, #3
 80402a0:	f023 0303 	bic.w	r3, r3, #3
	str	r3, [r7, #4]
 80402a4:	607b      	str	r3, [r7, #4]
	ldr	r3, [r7, #4]
 80402a6:	687b      	ldr	r3, [r7, #4]
	adds	r3, r3, #8
 80402a8:	3308      	adds	r3, #8
	str	r3, [r7, #4]
 80402aa:	607b      	str	r3, [r7, #4]
	movs	r3, #0
 80402ac:	2300      	movs	r3, #0
	str	r3, [r7, #12]
 80402ae:	60fb      	str	r3, [r7, #12]
	b	.L8
 80402b0:	e035      	b.n	804031e <malloc+0x8a>
.L12:
	bl	SECURE_log_cond_br_taken
 80402b2:	f000 fef1 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
	ldr	r3, [r7, #12]
 80402b6:	68fb      	ldr	r3, [r7, #12]
	ldr	r2, .L13
 80402b8:	4a20      	ldr	r2, [pc, #128]	; (804033c <malloc+0xa8>)
	add	r3, r3, r2
 80402ba:	4413      	add	r3, r2
	str	r3, [r7, #8]
 80402bc:	60bb      	str	r3, [r7, #8]
	ldr	r3, [r7, #8]
 80402be:	68bb      	ldr	r3, [r7, #8]
	ldr	r3, [r3, #4]
 80402c0:	685b      	ldr	r3, [r3, #4]
	cmp	r3, #0
 80402c2:	2b00      	cmp	r3, #0
	beq	.L48
 80402c4:	d00e      	beq.n	80402e4 <malloc+0x50>
	bl	SECURE_log_cond_br_not_taken
 80402c6:	f000 febf 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #8]
 80402ca:	68bb      	ldr	r3, [r7, #8]
	ldr	r2, [r3]
 80402cc:	681a      	ldr	r2, [r3, #0]
	ldr	r3, [r7, #4]
 80402ce:	687b      	ldr	r3, [r7, #4]
	cmp	r2, r3
 80402d0:	429a      	cmp	r2, r3
	bcc	.L48
 80402d2:	d307      	bcc.n	80402e4 <malloc+0x50>
	bl	SECURE_log_cond_br_not_taken
 80402d4:	f000 feb8 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #8]
 80402d8:	68bb      	ldr	r3, [r7, #8]
	movs	r2, #0
 80402da:	2200      	movs	r2, #0
	str	r2, [r3, #4]
 80402dc:	605a      	str	r2, [r3, #4]
	ldr	r3, [r7, #8]
 80402de:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #8
 80402e0:	3308      	adds	r3, #8
	b	.L10
 80402e2:	e024      	b.n	804032e <malloc+0x9a>
.L48:
	bl	SECURE_log_cond_br_taken
 80402e4:	f000 fed8 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L9:
	ldr	r3, [r7, #8]
 80402e8:	68bb      	ldr	r3, [r7, #8]
	ldr	r3, [r3]
 80402ea:	681b      	ldr	r3, [r3, #0]
	cmp	r3, #0
 80402ec:	2b00      	cmp	r3, #0
	bne	.L49
 80402ee:	d10f      	bne.n	8040310 <malloc+0x7c>
	bl	SECURE_log_cond_br_not_taken
 80402f0:	f000 feaa 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #8]
 80402f4:	68bb      	ldr	r3, [r7, #8]
	ldr	r2, [r7, #4]
 80402f6:	687a      	ldr	r2, [r7, #4]
	str	r2, [r3]
 80402f8:	601a      	str	r2, [r3, #0]
	ldr	r3, [r7, #8]
 80402fa:	68bb      	ldr	r3, [r7, #8]
	movs	r2, #0
 80402fc:	2200      	movs	r2, #0
	str	r2, [r3, #4]
 80402fe:	605a      	str	r2, [r3, #4]
	ldr	r2, [r7, #12]
 8040300:	68fa      	ldr	r2, [r7, #12]
	ldr	r3, [r7, #4]
 8040302:	687b      	ldr	r3, [r7, #4]
	add	r3, r3, r2
 8040304:	4413      	add	r3, r2
	ldr	r2, .L13+4
 8040306:	4a0e      	ldr	r2, [pc, #56]	; (8040340 <malloc+0xac>)
	str	r3, [r2]
 8040308:	6013      	str	r3, [r2, #0]
	ldr	r3, [r7, #8]
 804030a:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #8
 804030c:	3308      	adds	r3, #8
	b	.L10
 804030e:	e00e      	b.n	804032e <malloc+0x9a>
.L49:
	bl	SECURE_log_cond_br_taken
 8040310:	f000 fec2 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L11:
	ldr	r3, [r7, #8]
 8040314:	68bb      	ldr	r3, [r7, #8]
	ldr	r3, [r3]
 8040316:	681b      	ldr	r3, [r3, #0]
	ldr	r2, [r7, #12]
 8040318:	68fa      	ldr	r2, [r7, #12]
	add	r3, r3, r2
 804031a:	4413      	add	r3, r2
	str	r3, [r7, #12]
 804031c:	60fb      	str	r3, [r7, #12]
.L8:
	ldr	r3, [r7, #12]
 804031e:	68fb      	ldr	r3, [r7, #12]
	adds	r3, r3, #8
 8040320:	3308      	adds	r3, #8
	cmp	r3, #1024
 8040322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
	bls	.L12
 8040326:	d9c4      	bls.n	80402b2 <malloc+0x1e>
	bl	SECURE_log_cond_br_not_taken
 8040328:	f000 fe8e 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	movs	r3, #0
 804032c:	2300      	movs	r3, #0
.L10:
	mov	r0, r3
 804032e:	4618      	mov	r0, r3
	adds	r7, r7, #20
 8040330:	3714      	adds	r7, #20
	mov	sp, r7
 8040332:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 8040334:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 8040338:	f000 bea6 	b.w	8041088 <__SECURE_log_ret_veneer>
 804033c:	20018030 	.word	0x20018030
 8040340:	20018430 	.word	0x20018430

08040344 <free>:
	.type	free, %function
free:
	@ args = 0, pretend = 0, frame = 16
	@ frame_needed = 1, uses_anonymous_args = 0
	@ link register save eliminated.
	push	{r7, lr}
 8040344:	b580      	push	{r7, lr}
	sub	sp, sp, #20
 8040346:	b085      	sub	sp, #20
	add	r7, sp, #0
 8040348:	af00      	add	r7, sp, #0
	str	r0, [r7, #4]
 804034a:	6078      	str	r0, [r7, #4]
	ldr	r3, [r7, #4]
 804034c:	687b      	ldr	r3, [r7, #4]
	cmp	r3, #0
 804034e:	2b00      	cmp	r3, #0
	beq	.L50
 8040350:	d014      	beq.n	804037c <free+0x38>
	bl	SECURE_log_cond_br_not_taken
 8040352:	f000 fe79 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #4]
 8040356:	687b      	ldr	r3, [r7, #4]
	ldr	r2, .L20
 8040358:	4a0c      	ldr	r2, [pc, #48]	; (804038c <free+0x48>)
	cmp	r3, r2
 804035a:	4293      	cmp	r3, r2
	bcc	.L50
 804035c:	d30e      	bcc.n	804037c <free+0x38>
	bl	SECURE_log_cond_br_not_taken
 804035e:	f000 fe73 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r2, .L20+4
 8040362:	4a0b      	ldr	r2, [pc, #44]	; (8040390 <free+0x4c>)
	ldr	r3, [r7, #4]
 8040364:	687b      	ldr	r3, [r7, #4]
	cmp	r3, r2
 8040366:	4293      	cmp	r3, r2
	bcs	.L50
 8040368:	d208      	bcs.n	804037c <free+0x38>
	bl	SECURE_log_cond_br_not_taken
 804036a:	f000 fe6d 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #4]
 804036e:	687b      	ldr	r3, [r7, #4]
	subs	r3, r3, #8
 8040370:	3b08      	subs	r3, #8
	str	r3, [r7, #12]
 8040372:	60fb      	str	r3, [r7, #12]
	ldr	r3, [r7, #12]
 8040374:	68fb      	ldr	r3, [r7, #12]
	movs	r2, #1
 8040376:	2201      	movs	r2, #1
	str	r2, [r3, #4]
 8040378:	605a      	str	r2, [r3, #4]
	b	.L15
 804037a:	e001      	b.n	8040380 <free+0x3c>
.L50:
	bl	SECURE_log_cond_br_taken
 804037c:	f000 fe8c 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L19:
.L15:
	adds	r7, r7, #20
 8040380:	3714      	adds	r7, #20
	mov	sp, r7
 8040382:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 8040384:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 8040388:	f000 be7e 	b.w	8041088 <__SECURE_log_ret_veneer>
 804038c:	20018030 	.word	0x20018030
 8040390:	20018430 	.word	0x20018430

08040394 <compress1>:
	.fpu fpv5-sp-d16
	.type	compress1, %function
compress1:
	@ args = 0, pretend = 0, frame = 32
	@ frame_needed = 1, uses_anonymous_args = 0
	push	{r7, lr}
 8040394:	b580      	push	{r7, lr}
	sub	sp, sp, #32
 8040396:	b088      	sub	sp, #32
	add	r7, sp, #0
 8040398:	af00      	add	r7, sp, #0
	str	r0, [r7, #4]
 804039a:	6078      	str	r0, [r7, #4]
	str	r1, [r7]
 804039c:	6039      	str	r1, [r7, #0]
	movs	r0, #8
 804039e:	2008      	movs	r0, #8
	bl	malloc
 80403a0:	f7ff ff78 	bl	8040294 <malloc>
	mov	r3, r0
 80403a4:	4603      	mov	r3, r0
	str	r3, [r7, #20]
 80403a6:	617b      	str	r3, [r7, #20]
	ldr	r3, [r7, #20]
 80403a8:	697b      	ldr	r3, [r7, #20]
	ldr	r2, .L28
 80403aa:	4a2a      	ldr	r2, [pc, #168]	; (8040454 <compress1+0xc0>)
	str	r2, [r3]
 80403ac:	601a      	str	r2, [r3, #0]
	ldr	r3, [r7, #20]
 80403ae:	697b      	ldr	r3, [r7, #20]
	movs	r2, #0
 80403b0:	2200      	movs	r2, #0
	str	r2, [r3, #4]
 80403b2:	605a      	str	r2, [r3, #4]
	ldr	r0, [r7, #20]
 80403b4:	6978      	ldr	r0, [r7, #20]
	bl	free
 80403b6:	f7ff ffc5 	bl	8040344 <free>
	movs	r0, #8
 80403ba:	2008      	movs	r0, #8
	bl	malloc
 80403bc:	f7ff ff6a 	bl	8040294 <malloc>
	mov	r3, r0
 80403c0:	4603      	mov	r3, r0
	str	r3, [r7, #16]
 80403c2:	613b      	str	r3, [r7, #16]
	ldr	r3, .L28+4
 80403c4:	4b24      	ldr	r3, [pc, #144]	; (8040458 <compress1+0xc4>)
	str	r3, [r7, #8]
 80403c6:	60bb      	str	r3, [r7, #8]
	ldr	r3, .L28+8
 80403c8:	4b24      	ldr	r3, [pc, #144]	; (804045c <compress1+0xc8>)
	str	r3, [r7, #12]
 80403ca:	60fb      	str	r3, [r7, #12]
	add	r3, r7, #8
 80403cc:	f107 0308 	add.w	r3, r7, #8
	movs	r2, #8
 80403d0:	2208      	movs	r2, #8
	mov	r1, r3
 80403d2:	4619      	mov	r1, r3
	ldr	r0, [r7, #16]
 80403d4:	6938      	ldr	r0, [r7, #16]
	bl	my_memcpy
 80403d6:	f7ff ff3b 	bl	8040250 <my_memcpy>
	movs	r3, #0
 80403da:	2300      	movs	r3, #0
	str	r3, [r7, #28]
 80403dc:	61fb      	str	r3, [r7, #28]
	movs	r3, #1
 80403de:	2301      	movs	r3, #1
	str	r3, [r7, #24]
 80403e0:	61bb      	str	r3, [r7, #24]
	b	.L23
 80403e2:	e025      	b.n	8040430 <compress1+0x9c>
.L26:
	bl	SECURE_log_cond_br_taken
 80403e4:	f000 fe58 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
	ldr	r3, [r7]
 80403e8:	683b      	ldr	r3, [r7, #0]
	and	r3, r3, #1
 80403ea:	f003 0301 	and.w	r3, r3, #1
	cmp	r3, #0
 80403ee:	2b00      	cmp	r3, #0
	beq	.L52
 80403f0:	d016      	beq.n	8040420 <compress1+0x8c>
	bl	SECURE_log_cond_br_not_taken
 80403f2:	f000 fe29 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #4]
 80403f6:	687b      	ldr	r3, [r7, #4]
	and	r3, r3, #1
 80403f8:	f003 0301 	and.w	r3, r3, #1
	cmp	r3, #0
 80403fc:	2b00      	cmp	r3, #0
	beq	.L51
 80403fe:	d009      	beq.n	8040414 <compress1+0x80>
	bl	SECURE_log_cond_br_not_taken
 8040400:	f000 fe22 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r2, [r7, #28]
 8040404:	69fa      	ldr	r2, [r7, #28]
	ldr	r3, [r7, #24]
 8040406:	69bb      	ldr	r3, [r7, #24]
	orrs	r3, r3, r2
 8040408:	4313      	orrs	r3, r2
	str	r3, [r7, #28]
 804040a:	61fb      	str	r3, [r7, #28]
	ldr	r3, [r7, #24]
 804040c:	69bb      	ldr	r3, [r7, #24]
	lsls	r3, r3, #1
 804040e:	005b      	lsls	r3, r3, #1
	str	r3, [r7, #24]
 8040410:	61bb      	str	r3, [r7, #24]
	b	.L24
 8040412:	e007      	b.n	8040424 <compress1+0x90>
.L51:
	bl	SECURE_log_cond_br_taken
 8040414:	f000 fe40 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L25:
	ldr	r3, [r7, #24]
 8040418:	69bb      	ldr	r3, [r7, #24]
	lsls	r3, r3, #1
 804041a:	005b      	lsls	r3, r3, #1
	str	r3, [r7, #24]
 804041c:	61bb      	str	r3, [r7, #24]
	b	.L24
 804041e:	e001      	b.n	8040424 <compress1+0x90>
.L52:
	bl	SECURE_log_cond_br_taken
 8040420:	f000 fe3a 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L24:
	ldr	r3, [r7]
 8040424:	683b      	ldr	r3, [r7, #0]
	lsrs	r3, r3, #1
 8040426:	085b      	lsrs	r3, r3, #1
	str	r3, [r7]
 8040428:	603b      	str	r3, [r7, #0]
	ldr	r3, [r7, #4]
 804042a:	687b      	ldr	r3, [r7, #4]
	lsrs	r3, r3, #1
 804042c:	085b      	lsrs	r3, r3, #1
	str	r3, [r7, #4]
 804042e:	607b      	str	r3, [r7, #4]
.L23:
	ldr	r3, [r7]
 8040430:	683b      	ldr	r3, [r7, #0]
	cmp	r3, #0
 8040432:	2b00      	cmp	r3, #0
	bne	.L26
 8040434:	d1d6      	bne.n	80403e4 <compress1+0x50>
	bl	SECURE_log_cond_br_not_taken
 8040436:	f000 fe07 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #20]
 804043a:	697b      	ldr	r3, [r7, #20]
	ldr	r3, [r3]
 804043c:	681b      	ldr	r3, [r3, #0]
	mov	r10, r3
 804043e:	469a      	mov	sl, r3
	bl	SECURE_log_indr_fwd
 8040440:	f000 fe1a 	bl	8041078 <__SECURE_log_indr_fwd_veneer>
	ldr	r3, [r7, #28]
 8040444:	69fb      	ldr	r3, [r7, #28]
	mov	r0, r3
 8040446:	4618      	mov	r0, r3
	adds	r7, r7, #32
 8040448:	3720      	adds	r7, #32
	mov	sp, r7
 804044a:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 804044c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 8040450:	f000 be1a 	b.w	8041088 <__SECURE_log_ret_veneer>
 8040454:	08040239 	.word	0x08040239
 8040458:	080406b4 	.word	0x080406b4
 804045c:	12345678 	.word	0x12345678

08040460 <compress2>:
	.type	compress2, %function
compress2:
	@ args = 0, pretend = 0, frame = 24
	@ frame_needed = 1, uses_anonymous_args = 0
	@ link register save eliminated.
	push	{r7, lr}
 8040460:	b580      	push	{r7, lr}
	sub	sp, sp, #28
 8040462:	b087      	sub	sp, #28
	add	r7, sp, #0
 8040464:	af00      	add	r7, sp, #0
	str	r0, [r7, #4]
 8040466:	6078      	str	r0, [r7, #4]
	str	r1, [r7]
 8040468:	6039      	str	r1, [r7, #0]
	movs	r3, #0
 804046a:	2300      	movs	r3, #0
	str	r3, [r7, #20]
 804046c:	617b      	str	r3, [r7, #20]
	movs	r3, #0
 804046e:	2300      	movs	r3, #0
	str	r3, [r7, #16]
 8040470:	613b      	str	r3, [r7, #16]
.L31:
	bl	SECURE_log_cond_br_taken
 8040472:	f000 fe11 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
	ldr	r3, [r7]
 8040476:	683b      	ldr	r3, [r7, #0]
	and	r3, r3, #1
 8040478:	f003 0301 	and.w	r3, r3, #1
	str	r3, [r7, #12]
 804047c:	60fb      	str	r3, [r7, #12]
	ldr	r2, [r7, #4]
 804047e:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #12]
 8040480:	68fb      	ldr	r3, [r7, #12]
	ands	r2, r2, r3
 8040482:	401a      	ands	r2, r3
	ldr	r3, [r7, #16]
 8040484:	693b      	ldr	r3, [r7, #16]
	lsl	r3, r2, r3
 8040486:	fa02 f303 	lsl.w	r3, r2, r3
	ldr	r2, [r7, #20]
 804048a:	697a      	ldr	r2, [r7, #20]
	orrs	r3, r3, r2
 804048c:	4313      	orrs	r3, r2
	str	r3, [r7, #20]
 804048e:	617b      	str	r3, [r7, #20]
	ldr	r2, [r7, #16]
 8040490:	693a      	ldr	r2, [r7, #16]
	ldr	r3, [r7, #12]
 8040492:	68fb      	ldr	r3, [r7, #12]
	add	r3, r3, r2
 8040494:	4413      	add	r3, r2
	str	r3, [r7, #16]
 8040496:	613b      	str	r3, [r7, #16]
	ldr	r3, [r7, #4]
 8040498:	687b      	ldr	r3, [r7, #4]
	lsrs	r3, r3, #1
 804049a:	085b      	lsrs	r3, r3, #1
	str	r3, [r7, #4]
 804049c:	607b      	str	r3, [r7, #4]
	ldr	r3, [r7]
 804049e:	683b      	ldr	r3, [r7, #0]
	lsrs	r3, r3, #1
 80404a0:	085b      	lsrs	r3, r3, #1
	str	r3, [r7]
 80404a2:	603b      	str	r3, [r7, #0]
	ldr	r3, [r7]
 80404a4:	683b      	ldr	r3, [r7, #0]
	cmp	r3, #0
 80404a6:	2b00      	cmp	r3, #0
	bne	.L31
 80404a8:	d1e3      	bne.n	8040472 <compress2+0x12>
	bl	SECURE_log_cond_br_not_taken
 80404aa:	f000 fdcd 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #20]
 80404ae:	697b      	ldr	r3, [r7, #20]
	mov	r0, r3
 80404b0:	4618      	mov	r0, r3
	adds	r7, r7, #28
 80404b2:	371c      	adds	r7, #28
	mov	sp, r7
 80404b4:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 80404b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 80404ba:	f000 bde5 	b.w	8041088 <__SECURE_log_ret_veneer>

080404be <compress3>:
	.type	compress3, %function
compress3:
	@ args = 0, pretend = 0, frame = 48
	@ frame_needed = 1, uses_anonymous_args = 0
	@ link register save eliminated.
	push	{r7, lr}
 80404be:	b580      	push	{r7, lr}
	sub	sp, sp, #52
 80404c0:	b08d      	sub	sp, #52	; 0x34
	add	r7, sp, #0
 80404c2:	af00      	add	r7, sp, #0
	str	r0, [r7, #4]
 80404c4:	6078      	str	r0, [r7, #4]
	str	r1, [r7]
 80404c6:	6039      	str	r1, [r7, #0]
	ldr	r3, [r7]
 80404c8:	683b      	ldr	r3, [r7, #0]
	mvns	r3, r3
 80404ca:	43db      	mvns	r3, r3
	str	r3, [r7, #44]
 80404cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	ldr	r3, [r7]
 80404ce:	683b      	ldr	r3, [r7, #0]
	str	r3, [r7, #40]
 80404d0:	62bb      	str	r3, [r7, #40]	; 0x28
	movs	r3, #0
 80404d2:	2300      	movs	r3, #0
	str	r3, [r7, #36]
 80404d4:	627b      	str	r3, [r7, #36]	; 0x24
	b	.L34
 80404d6:	e045      	b.n	8040564 <compress3+0xa6>
.L35:
	bl	SECURE_log_cond_br_taken
 80404d8:	f000 fdde 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
	ldr	r3, [r7, #44]
 80404dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	str	r3, [r7, #32]
 80404de:	623b      	str	r3, [r7, #32]
	ldr	r3, [r7, #44]
 80404e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	lsls	r3, r3, #1
 80404e2:	005b      	lsls	r3, r3, #1
	ldr	r2, [r7, #44]
 80404e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	eors	r3, r3, r2
 80404e6:	4053      	eors	r3, r2
	str	r3, [r7, #44]
 80404e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	ldr	r3, [r7, #44]
 80404ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	lsls	r3, r3, #2
 80404ec:	009b      	lsls	r3, r3, #2
	ldr	r2, [r7, #44]
 80404ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	eors	r3, r3, r2
 80404f0:	4053      	eors	r3, r2
	str	r3, [r7, #44]
 80404f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	ldr	r3, [r7, #44]
 80404f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	lsls	r3, r3, #4
 80404f6:	011b      	lsls	r3, r3, #4
	ldr	r2, [r7, #44]
 80404f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	eors	r3, r3, r2
 80404fa:	4053      	eors	r3, r2
	str	r3, [r7, #44]
 80404fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	ldr	r3, [r7, #44]
 80404fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	lsls	r3, r3, #8
 8040500:	021b      	lsls	r3, r3, #8
	ldr	r2, [r7, #44]
 8040502:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	eors	r3, r3, r2
 8040504:	4053      	eors	r3, r2
	str	r3, [r7, #44]
 8040506:	62fb      	str	r3, [r7, #44]	; 0x2c
	ldr	r3, [r7, #44]
 8040508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	lsls	r3, r3, #16
 804050a:	041b      	lsls	r3, r3, #16
	ldr	r2, [r7, #44]
 804050c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	eors	r3, r3, r2
 804050e:	4053      	eors	r3, r2
	str	r3, [r7, #44]
 8040510:	62fb      	str	r3, [r7, #44]	; 0x2c
	ldr	r3, [r7, #44]
 8040512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	lsls	r2, r3, #1
 8040514:	005a      	lsls	r2, r3, #1
	ldr	r3, [r7, #40]
 8040516:	6abb      	ldr	r3, [r7, #40]	; 0x28
	ands	r2, r2, r3
 8040518:	401a      	ands	r2, r3
	ldr	r3, [r7, #36]
 804051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	lsls	r3, r3, #2
 804051c:	009b      	lsls	r3, r3, #2
	add	r1, r7, #48
 804051e:	f107 0130 	add.w	r1, r7, #48	; 0x30
	add	r3, r3, r1
 8040522:	440b      	add	r3, r1
	str	r2, [r3, #-36]
 8040524:	f843 2c24 	str.w	r2, [r3, #-36]
	ldr	r3, [r7, #44]
 8040528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	mvns	r2, r3
 804052a:	43da      	mvns	r2, r3
	ldr	r3, [r7, #32]
 804052c:	6a3b      	ldr	r3, [r7, #32]
	ands	r3, r3, r2
 804052e:	4013      	ands	r3, r2
	str	r3, [r7, #44]
 8040530:	62fb      	str	r3, [r7, #44]	; 0x2c
	ldr	r3, [r7, #36]
 8040532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	lsls	r3, r3, #2
 8040534:	009b      	lsls	r3, r3, #2
	add	r2, r7, #48
 8040536:	f107 0230 	add.w	r2, r7, #48	; 0x30
	add	r3, r3, r2
 804053a:	4413      	add	r3, r2
	ldr	r2, [r3, #-36]
 804053c:	f853 2c24 	ldr.w	r2, [r3, #-36]
	ldr	r3, [r7, #40]
 8040540:	6abb      	ldr	r3, [r7, #40]	; 0x28
	ands	r3, r3, r2
 8040542:	4013      	ands	r3, r2
	str	r3, [r7, #32]
 8040544:	623b      	str	r3, [r7, #32]
	ldr	r2, [r7, #40]
 8040546:	6aba      	ldr	r2, [r7, #40]	; 0x28
	ldr	r3, [r7, #32]
 8040548:	6a3b      	ldr	r3, [r7, #32]
	eors	r2, r2, r3
 804054a:	405a      	eors	r2, r3
	movs	r1, #1
 804054c:	2101      	movs	r1, #1
	ldr	r3, [r7, #36]
 804054e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	lsl	r3, r1, r3
 8040550:	fa01 f303 	lsl.w	r3, r1, r3
	ldr	r1, [r7, #32]
 8040554:	6a39      	ldr	r1, [r7, #32]
	lsr	r3, r1, r3
 8040556:	fa21 f303 	lsr.w	r3, r1, r3
	eors	r3, r3, r2
 804055a:	4053      	eors	r3, r2
	str	r3, [r7, #40]
 804055c:	62bb      	str	r3, [r7, #40]	; 0x28
	ldr	r3, [r7, #36]
 804055e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	adds	r3, r3, #1
 8040560:	3301      	adds	r3, #1
	str	r3, [r7, #36]
 8040562:	627b      	str	r3, [r7, #36]	; 0x24
.L34:
	ldr	r3, [r7, #36]
 8040564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	cmp	r3, #4
 8040566:	2b04      	cmp	r3, #4
	ble	.L35
 8040568:	ddb6      	ble.n	80404d8 <compress3+0x1a>
	bl	SECURE_log_cond_br_not_taken
 804056a:	f000 fd6d 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r2, [r7, #4]
 804056e:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7]
 8040570:	683b      	ldr	r3, [r7, #0]
	ands	r3, r3, r2
 8040572:	4013      	ands	r3, r2
	str	r3, [r7, #4]
 8040574:	607b      	str	r3, [r7, #4]
	ldr	r2, [r7, #12]
 8040576:	68fa      	ldr	r2, [r7, #12]
	ldr	r3, [r7, #4]
 8040578:	687b      	ldr	r3, [r7, #4]
	ands	r3, r3, r2
 804057a:	4013      	ands	r3, r2
	str	r3, [r7, #32]
 804057c:	623b      	str	r3, [r7, #32]
	ldr	r2, [r7, #4]
 804057e:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #32]
 8040580:	6a3b      	ldr	r3, [r7, #32]
	eors	r2, r2, r3
 8040582:	405a      	eors	r2, r3
	ldr	r3, [r7, #32]
 8040584:	6a3b      	ldr	r3, [r7, #32]
	lsrs	r3, r3, #1
 8040586:	085b      	lsrs	r3, r3, #1
	eors	r3, r3, r2
 8040588:	4053      	eors	r3, r2
	str	r3, [r7, #4]
 804058a:	607b      	str	r3, [r7, #4]
	ldr	r2, [r7, #16]
 804058c:	693a      	ldr	r2, [r7, #16]
	ldr	r3, [r7, #4]
 804058e:	687b      	ldr	r3, [r7, #4]
	ands	r3, r3, r2
 8040590:	4013      	ands	r3, r2
	str	r3, [r7, #32]
 8040592:	623b      	str	r3, [r7, #32]
	ldr	r2, [r7, #4]
 8040594:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #32]
 8040596:	6a3b      	ldr	r3, [r7, #32]
	eors	r2, r2, r3
 8040598:	405a      	eors	r2, r3
	ldr	r3, [r7, #32]
 804059a:	6a3b      	ldr	r3, [r7, #32]
	lsrs	r3, r3, #2
 804059c:	089b      	lsrs	r3, r3, #2
	eors	r3, r3, r2
 804059e:	4053      	eors	r3, r2
	str	r3, [r7, #4]
 80405a0:	607b      	str	r3, [r7, #4]
	ldr	r2, [r7, #20]
 80405a2:	697a      	ldr	r2, [r7, #20]
	ldr	r3, [r7, #4]
 80405a4:	687b      	ldr	r3, [r7, #4]
	ands	r3, r3, r2
 80405a6:	4013      	ands	r3, r2
	str	r3, [r7, #32]
 80405a8:	623b      	str	r3, [r7, #32]
	ldr	r2, [r7, #4]
 80405aa:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #32]
 80405ac:	6a3b      	ldr	r3, [r7, #32]
	eors	r2, r2, r3
 80405ae:	405a      	eors	r2, r3
	ldr	r3, [r7, #32]
 80405b0:	6a3b      	ldr	r3, [r7, #32]
	lsrs	r3, r3, #4
 80405b2:	091b      	lsrs	r3, r3, #4
	eors	r3, r3, r2
 80405b4:	4053      	eors	r3, r2
	str	r3, [r7, #4]
 80405b6:	607b      	str	r3, [r7, #4]
	ldr	r2, [r7, #24]
 80405b8:	69ba      	ldr	r2, [r7, #24]
	ldr	r3, [r7, #4]
 80405ba:	687b      	ldr	r3, [r7, #4]
	ands	r3, r3, r2
 80405bc:	4013      	ands	r3, r2
	str	r3, [r7, #32]
 80405be:	623b      	str	r3, [r7, #32]
	ldr	r2, [r7, #4]
 80405c0:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #32]
 80405c2:	6a3b      	ldr	r3, [r7, #32]
	eors	r2, r2, r3
 80405c4:	405a      	eors	r2, r3
	ldr	r3, [r7, #32]
 80405c6:	6a3b      	ldr	r3, [r7, #32]
	lsrs	r3, r3, #8
 80405c8:	0a1b      	lsrs	r3, r3, #8
	eors	r3, r3, r2
 80405ca:	4053      	eors	r3, r2
	str	r3, [r7, #4]
 80405cc:	607b      	str	r3, [r7, #4]
	ldr	r2, [r7, #28]
 80405ce:	69fa      	ldr	r2, [r7, #28]
	ldr	r3, [r7, #4]
 80405d0:	687b      	ldr	r3, [r7, #4]
	ands	r3, r3, r2
 80405d2:	4013      	ands	r3, r2
	str	r3, [r7, #32]
 80405d4:	623b      	str	r3, [r7, #32]
	ldr	r2, [r7, #4]
 80405d6:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #32]
 80405d8:	6a3b      	ldr	r3, [r7, #32]
	eors	r2, r2, r3
 80405da:	405a      	eors	r2, r3
	ldr	r3, [r7, #32]
 80405dc:	6a3b      	ldr	r3, [r7, #32]
	lsrs	r3, r3, #16
 80405de:	0c1b      	lsrs	r3, r3, #16
	eors	r3, r3, r2
 80405e0:	4053      	eors	r3, r2
	str	r3, [r7, #4]
 80405e2:	607b      	str	r3, [r7, #4]
	ldr	r3, [r7, #4]
 80405e4:	687b      	ldr	r3, [r7, #4]
	mov	r0, r3
 80405e6:	4618      	mov	r0, r3
	adds	r7, r7, #52
 80405e8:	3734      	adds	r7, #52	; 0x34
	mov	sp, r7
 80405ea:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 80405ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 80405f0:	f000 bd4a 	b.w	8041088 <__SECURE_log_ret_veneer>

080405f4 <compress4>:
	.type	compress4, %function
compress4:
	@ args = 0, pretend = 0, frame = 32
	@ frame_needed = 1, uses_anonymous_args = 0
	@ link register save eliminated.
	push	{r7, lr}
 80405f4:	b580      	push	{r7, lr}
	sub	sp, sp, #36
 80405f6:	b089      	sub	sp, #36	; 0x24
	add	r7, sp, #0
 80405f8:	af00      	add	r7, sp, #0
	str	r0, [r7, #4]
 80405fa:	6078      	str	r0, [r7, #4]
	str	r1, [r7]
 80405fc:	6039      	str	r1, [r7, #0]
	ldr	r2, [r7, #4]
 80405fe:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7]
 8040600:	683b      	ldr	r3, [r7, #0]
	ands	r3, r3, r2
 8040602:	4013      	ands	r3, r2
	str	r3, [r7, #4]
 8040604:	607b      	str	r3, [r7, #4]
	ldr	r3, [r7]
 8040606:	683b      	ldr	r3, [r7, #0]
	mvns	r3, r3
 8040608:	43db      	mvns	r3, r3
	lsls	r3, r3, #1
 804060a:	005b      	lsls	r3, r3, #1
	str	r3, [r7, #28]
 804060c:	61fb      	str	r3, [r7, #28]
	movs	r3, #0
 804060e:	2300      	movs	r3, #0
	str	r3, [r7, #24]
 8040610:	61bb      	str	r3, [r7, #24]
	b	.L38
 8040612:	e042      	b.n	804069a <compress4+0xa6>
.L39:
	bl	SECURE_log_cond_br_taken
 8040614:	f000 fd40 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
	ldr	r3, [r7, #28]
 8040618:	69fb      	ldr	r3, [r7, #28]
	lsls	r2, r3, #1
 804061a:	005a      	lsls	r2, r3, #1
	ldr	r3, [r7, #28]
 804061c:	69fb      	ldr	r3, [r7, #28]
	eors	r3, r3, r2
 804061e:	4053      	eors	r3, r2
	str	r3, [r7, #20]
 8040620:	617b      	str	r3, [r7, #20]
	ldr	r3, [r7, #20]
 8040622:	697b      	ldr	r3, [r7, #20]
	lsls	r3, r3, #2
 8040624:	009b      	lsls	r3, r3, #2
	ldr	r2, [r7, #20]
 8040626:	697a      	ldr	r2, [r7, #20]
	eors	r3, r3, r2
 8040628:	4053      	eors	r3, r2
	str	r3, [r7, #20]
 804062a:	617b      	str	r3, [r7, #20]
	ldr	r3, [r7, #20]
 804062c:	697b      	ldr	r3, [r7, #20]
	lsls	r3, r3, #4
 804062e:	011b      	lsls	r3, r3, #4
	ldr	r2, [r7, #20]
 8040630:	697a      	ldr	r2, [r7, #20]
	eors	r3, r3, r2
 8040632:	4053      	eors	r3, r2
	str	r3, [r7, #20]
 8040634:	617b      	str	r3, [r7, #20]
	ldr	r3, [r7, #20]
 8040636:	697b      	ldr	r3, [r7, #20]
	lsls	r3, r3, #8
 8040638:	021b      	lsls	r3, r3, #8
	ldr	r2, [r7, #20]
 804063a:	697a      	ldr	r2, [r7, #20]
	eors	r3, r3, r2
 804063c:	4053      	eors	r3, r2
	str	r3, [r7, #20]
 804063e:	617b      	str	r3, [r7, #20]
	ldr	r3, [r7, #20]
 8040640:	697b      	ldr	r3, [r7, #20]
	lsls	r3, r3, #16
 8040642:	041b      	lsls	r3, r3, #16
	ldr	r2, [r7, #20]
 8040644:	697a      	ldr	r2, [r7, #20]
	eors	r3, r3, r2
 8040646:	4053      	eors	r3, r2
	str	r3, [r7, #20]
 8040648:	617b      	str	r3, [r7, #20]
	ldr	r2, [r7, #20]
 804064a:	697a      	ldr	r2, [r7, #20]
	ldr	r3, [r7]
 804064c:	683b      	ldr	r3, [r7, #0]
	ands	r3, r3, r2
 804064e:	4013      	ands	r3, r2
	str	r3, [r7, #16]
 8040650:	613b      	str	r3, [r7, #16]
	ldr	r2, [r7]
 8040652:	683a      	ldr	r2, [r7, #0]
	ldr	r3, [r7, #16]
 8040654:	693b      	ldr	r3, [r7, #16]
	eors	r2, r2, r3
 8040656:	405a      	eors	r2, r3
	movs	r1, #1
 8040658:	2101      	movs	r1, #1
	ldr	r3, [r7, #24]
 804065a:	69bb      	ldr	r3, [r7, #24]
	lsl	r3, r1, r3
 804065c:	fa01 f303 	lsl.w	r3, r1, r3
	ldr	r1, [r7, #16]
 8040660:	6939      	ldr	r1, [r7, #16]
	lsr	r3, r1, r3
 8040662:	fa21 f303 	lsr.w	r3, r1, r3
	orrs	r3, r3, r2
 8040666:	4313      	orrs	r3, r2
	str	r3, [r7]
 8040668:	603b      	str	r3, [r7, #0]
	ldr	r2, [r7, #4]
 804066a:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #16]
 804066c:	693b      	ldr	r3, [r7, #16]
	ands	r3, r3, r2
 804066e:	4013      	ands	r3, r2
	str	r3, [r7, #12]
 8040670:	60fb      	str	r3, [r7, #12]
	ldr	r2, [r7, #4]
 8040672:	687a      	ldr	r2, [r7, #4]
	ldr	r3, [r7, #12]
 8040674:	68fb      	ldr	r3, [r7, #12]
	eors	r2, r2, r3
 8040676:	405a      	eors	r2, r3
	movs	r1, #1
 8040678:	2101      	movs	r1, #1
	ldr	r3, [r7, #24]
 804067a:	69bb      	ldr	r3, [r7, #24]
	lsl	r3, r1, r3
 804067c:	fa01 f303 	lsl.w	r3, r1, r3
	ldr	r1, [r7, #12]
 8040680:	68f9      	ldr	r1, [r7, #12]
	lsr	r3, r1, r3
 8040682:	fa21 f303 	lsr.w	r3, r1, r3
	orrs	r3, r3, r2
 8040686:	4313      	orrs	r3, r2
	str	r3, [r7, #4]
 8040688:	607b      	str	r3, [r7, #4]
	ldr	r3, [r7, #20]
 804068a:	697b      	ldr	r3, [r7, #20]
	mvns	r3, r3
 804068c:	43db      	mvns	r3, r3
	ldr	r2, [r7, #28]
 804068e:	69fa      	ldr	r2, [r7, #28]
	ands	r3, r3, r2
 8040690:	4013      	ands	r3, r2
	str	r3, [r7, #28]
 8040692:	61fb      	str	r3, [r7, #28]
	ldr	r3, [r7, #24]
 8040694:	69bb      	ldr	r3, [r7, #24]
	adds	r3, r3, #1
 8040696:	3301      	adds	r3, #1
	str	r3, [r7, #24]
 8040698:	61bb      	str	r3, [r7, #24]
.L38:
	ldr	r3, [r7, #24]
 804069a:	69bb      	ldr	r3, [r7, #24]
	cmp	r3, #4
 804069c:	2b04      	cmp	r3, #4
	ble	.L39
 804069e:	ddb9      	ble.n	8040614 <compress4+0x20>
	bl	SECURE_log_cond_br_not_taken
 80406a0:	f000 fcd2 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	ldr	r3, [r7, #4]
 80406a4:	687b      	ldr	r3, [r7, #4]
	mov	r0, r3
 80406a6:	4618      	mov	r0, r3
	adds	r7, r7, #36
 80406a8:	3724      	adds	r7, #36	; 0x24
	mov	sp, r7
 80406aa:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 80406ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 80406b0:	f000 bcea 	b.w	8041088 <__SECURE_log_ret_veneer>

080406b4 <application>:
	.fpu fpv5-sp-d16
	.type	application, %function
application:
	@ args = 0, pretend = 0, frame = 16
	@ frame_needed = 1, uses_anonymous_args = 0
	push	{r7, lr}
 80406b4:	b580      	push	{r7, lr}
	sub	sp, sp, #16
 80406b6:	b084      	sub	sp, #16
	add	r7, sp, #0
 80406b8:	af00      	add	r7, sp, #0
	movs	r3, #0
 80406ba:	2300      	movs	r3, #0
	str	r3, [r7, #12]
 80406bc:	60fb      	str	r3, [r7, #12]
	movs	r3, #0
 80406be:	2300      	movs	r3, #0
	str	r3, [r7, #8]
 80406c0:	60bb      	str	r3, [r7, #8]
	ldr	r2, .L46
 80406c2:	4a3d      	ldr	r2, [pc, #244]	; (80407b8 <application+0x104>)
	ldr	r3, [r7, #8]
 80406c4:	68bb      	ldr	r3, [r7, #8]
	ldr	r0, [r2, r3, lsl #2]
 80406c6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
	ldr	r3, [r7, #8]
 80406ca:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #1
 80406cc:	3301      	adds	r3, #1
	ldr	r2, .L46
 80406ce:	4a3a      	ldr	r2, [pc, #232]	; (80407b8 <application+0x104>)
	ldr	r3, [r2, r3, lsl #2]
 80406d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	mov	r1, r3
 80406d4:	4619      	mov	r1, r3
	bl	compress1
 80406d6:	f7ff fe5d 	bl	8040394 <compress1>
	str	r0, [r7, #4]
 80406da:	6078      	str	r0, [r7, #4]
	ldr	r3, [r7, #8]
 80406dc:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #2
 80406de:	3302      	adds	r3, #2
	ldr	r2, .L46
 80406e0:	4a35      	ldr	r2, [pc, #212]	; (80407b8 <application+0x104>)
	ldr	r2, [r2, r3, lsl #2]
 80406e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
	ldr	r3, [r7, #4]
 80406e6:	687b      	ldr	r3, [r7, #4]
	cmp	r2, r3
 80406e8:	429a      	cmp	r2, r3
	beq	.L53
 80406ea:	d004      	beq.n	80406f6 <application+0x42>
	bl	SECURE_log_cond_br_not_taken
 80406ec:	f000 fcac 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	movs	r3, #1
 80406f0:	2301      	movs	r3, #1
	str	r3, [r7, #12]
 80406f2:	60fb      	str	r3, [r7, #12]
	b	.L42
 80406f4:	e001      	b.n	80406fa <application+0x46>
.L53:
	bl	SECURE_log_cond_br_taken
 80406f6:	f000 fccf 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L42:
	ldr	r2, .L46
 80406fa:	4a2f      	ldr	r2, [pc, #188]	; (80407b8 <application+0x104>)
	ldr	r3, [r7, #8]
 80406fc:	68bb      	ldr	r3, [r7, #8]
	ldr	r0, [r2, r3, lsl #2]
 80406fe:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
	ldr	r3, [r7, #8]
 8040702:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #1
 8040704:	3301      	adds	r3, #1
	ldr	r2, .L46
 8040706:	4a2c      	ldr	r2, [pc, #176]	; (80407b8 <application+0x104>)
	ldr	r3, [r2, r3, lsl #2]
 8040708:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	mov	r1, r3
 804070c:	4619      	mov	r1, r3
	bl	compress2
 804070e:	f7ff fea7 	bl	8040460 <compress2>
	str	r0, [r7, #4]
 8040712:	6078      	str	r0, [r7, #4]
	ldr	r3, [r7, #8]
 8040714:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #2
 8040716:	3302      	adds	r3, #2
	ldr	r2, .L46
 8040718:	4a27      	ldr	r2, [pc, #156]	; (80407b8 <application+0x104>)
	ldr	r2, [r2, r3, lsl #2]
 804071a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
	ldr	r3, [r7, #4]
 804071e:	687b      	ldr	r3, [r7, #4]
	cmp	r2, r3
 8040720:	429a      	cmp	r2, r3
	beq	.L54
 8040722:	d004      	beq.n	804072e <application+0x7a>
	bl	SECURE_log_cond_br_not_taken
 8040724:	f000 fc90 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	movs	r3, #1
 8040728:	2301      	movs	r3, #1
	str	r3, [r7, #12]
 804072a:	60fb      	str	r3, [r7, #12]
	b	.L43
 804072c:	e001      	b.n	8040732 <application+0x7e>
.L54:
	bl	SECURE_log_cond_br_taken
 804072e:	f000 fcb3 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L43:
	ldr	r2, .L46
 8040732:	4a21      	ldr	r2, [pc, #132]	; (80407b8 <application+0x104>)
	ldr	r3, [r7, #8]
 8040734:	68bb      	ldr	r3, [r7, #8]
	ldr	r0, [r2, r3, lsl #2]
 8040736:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
	ldr	r3, [r7, #8]
 804073a:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #1
 804073c:	3301      	adds	r3, #1
	ldr	r2, .L46
 804073e:	4a1e      	ldr	r2, [pc, #120]	; (80407b8 <application+0x104>)
	ldr	r3, [r2, r3, lsl #2]
 8040740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	mov	r1, r3
 8040744:	4619      	mov	r1, r3
	bl	compress3
 8040746:	f7ff feba 	bl	80404be <compress3>
	str	r0, [r7, #4]
 804074a:	6078      	str	r0, [r7, #4]
	ldr	r3, [r7, #8]
 804074c:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #2
 804074e:	3302      	adds	r3, #2
	ldr	r2, .L46
 8040750:	4a19      	ldr	r2, [pc, #100]	; (80407b8 <application+0x104>)
	ldr	r2, [r2, r3, lsl #2]
 8040752:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
	ldr	r3, [r7, #4]
 8040756:	687b      	ldr	r3, [r7, #4]
	cmp	r2, r3
 8040758:	429a      	cmp	r2, r3
	beq	.L55
 804075a:	d004      	beq.n	8040766 <application+0xb2>
	bl	SECURE_log_cond_br_not_taken
 804075c:	f000 fc74 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	movs	r3, #1
 8040760:	2301      	movs	r3, #1
	str	r3, [r7, #12]
 8040762:	60fb      	str	r3, [r7, #12]
	b	.L44
 8040764:	e001      	b.n	804076a <application+0xb6>
.L55:
	bl	SECURE_log_cond_br_taken
 8040766:	f000 fc97 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L44:
	ldr	r2, .L46
 804076a:	4a13      	ldr	r2, [pc, #76]	; (80407b8 <application+0x104>)
	ldr	r3, [r7, #8]
 804076c:	68bb      	ldr	r3, [r7, #8]
	ldr	r0, [r2, r3, lsl #2]
 804076e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
	ldr	r3, [r7, #8]
 8040772:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #1
 8040774:	3301      	adds	r3, #1
	ldr	r2, .L46
 8040776:	4a10      	ldr	r2, [pc, #64]	; (80407b8 <application+0x104>)
	ldr	r3, [r2, r3, lsl #2]
 8040778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	mov	r1, r3
 804077c:	4619      	mov	r1, r3
	bl	compress4
 804077e:	f7ff ff39 	bl	80405f4 <compress4>
	str	r0, [r7, #4]
 8040782:	6078      	str	r0, [r7, #4]
	ldr	r3, [r7, #8]
 8040784:	68bb      	ldr	r3, [r7, #8]
	adds	r3, r3, #2
 8040786:	3302      	adds	r3, #2
	ldr	r2, .L46
 8040788:	4a0b      	ldr	r2, [pc, #44]	; (80407b8 <application+0x104>)
	ldr	r2, [r2, r3, lsl #2]
 804078a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
	ldr	r3, [r7, #4]
 804078e:	687b      	ldr	r3, [r7, #4]
	cmp	r2, r3
 8040790:	429a      	cmp	r2, r3
	beq	.L56
 8040792:	d004      	beq.n	804079e <application+0xea>
	bl	SECURE_log_cond_br_not_taken
 8040794:	f000 fc58 	bl	8041048 <__SECURE_log_cond_br_not_taken_veneer>
	movs	r3, #1
 8040798:	2301      	movs	r3, #1
	str	r3, [r7, #12]
 804079a:	60fb      	str	r3, [r7, #12]
	b	.L45
 804079c:	e001      	b.n	80407a2 <application+0xee>
.L56:
	bl	SECURE_log_cond_br_taken
 804079e:	f000 fc7b 	bl	8041098 <__SECURE_log_cond_br_taken_veneer>
.L45:
	ldr	r0, [r7, #12]
 80407a2:	68f8      	ldr	r0, [r7, #12]
	bl	SECURE_record_output_data
 80407a4:	f000 fc60 	bl	8041068 <__SECURE_record_output_data_veneer>
	bl	SECURE_record_output_data
 80407a8:	f000 fc5e 	bl	8041068 <__SECURE_record_output_data_veneer>
	adds	r7, r7, #16
 80407ac:	3710      	adds	r7, #16
	mov	sp, r7
 80407ae:	46bd      	mov	sp, r7
	@ sp needed
	pop	{r7, lr}
 80407b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	b	SECURE_log_ret
 80407b4:	f000 bc68 	b.w	8041088 <__SECURE_log_ret_veneer>
 80407b8:	080410a8 	.word	0x080410a8

080407bc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80407bc:	b580      	push	{r7, lr}
 80407be:	b088      	sub	sp, #32
 80407c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80407c2:	f107 030c 	add.w	r3, r7, #12
 80407c6:	2200      	movs	r2, #0
 80407c8:	601a      	str	r2, [r3, #0]
 80407ca:	605a      	str	r2, [r3, #4]
 80407cc:	609a      	str	r2, [r3, #8]
 80407ce:	60da      	str	r2, [r3, #12]
 80407d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80407d2:	4b28      	ldr	r3, [pc, #160]	; (8040874 <MX_GPIO_Init+0xb8>)
 80407d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80407d6:	4a27      	ldr	r2, [pc, #156]	; (8040874 <MX_GPIO_Init+0xb8>)
 80407d8:	f043 0304 	orr.w	r3, r3, #4
 80407dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80407de:	4b25      	ldr	r3, [pc, #148]	; (8040874 <MX_GPIO_Init+0xb8>)
 80407e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80407e2:	f003 0304 	and.w	r3, r3, #4
 80407e6:	60bb      	str	r3, [r7, #8]
 80407e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80407ea:	4b22      	ldr	r3, [pc, #136]	; (8040874 <MX_GPIO_Init+0xb8>)
 80407ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80407ee:	4a21      	ldr	r2, [pc, #132]	; (8040874 <MX_GPIO_Init+0xb8>)
 80407f0:	f043 0301 	orr.w	r3, r3, #1
 80407f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80407f6:	4b1f      	ldr	r3, [pc, #124]	; (8040874 <MX_GPIO_Init+0xb8>)
 80407f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80407fa:	f003 0301 	and.w	r3, r3, #1
 80407fe:	607b      	str	r3, [r7, #4]
 8040800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8040802:	2200      	movs	r2, #0
 8040804:	2180      	movs	r1, #128	; 0x80
 8040806:	481c      	ldr	r0, [pc, #112]	; (8040878 <MX_GPIO_Init+0xbc>)
 8040808:	f000 fbc6 	bl	8040f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 804080c:	2200      	movs	r2, #0
 804080e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8040812:	481a      	ldr	r0, [pc, #104]	; (804087c <MX_GPIO_Init+0xc0>)
 8040814:	f000 fbc0 	bl	8040f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_BLUE_Pin;
 8040818:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 804081c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 804081e:	2300      	movs	r3, #0
 8040820:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040822:	2300      	movs	r3, #0
 8040824:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_BLUE_GPIO_Port, &GPIO_InitStruct);
 8040826:	f107 030c 	add.w	r3, r7, #12
 804082a:	4619      	mov	r1, r3
 804082c:	4812      	ldr	r0, [pc, #72]	; (8040878 <MX_GPIO_Init+0xbc>)
 804082e:	f000 fa33 	bl	8040c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8040832:	2380      	movs	r3, #128	; 0x80
 8040834:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040836:	2301      	movs	r3, #1
 8040838:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 804083a:	2300      	movs	r3, #0
 804083c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804083e:	2300      	movs	r3, #0
 8040840:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8040842:	f107 030c 	add.w	r3, r7, #12
 8040846:	4619      	mov	r1, r3
 8040848:	480b      	ldr	r0, [pc, #44]	; (8040878 <MX_GPIO_Init+0xbc>)
 804084a:	f000 fa25 	bl	8040c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 804084e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8040852:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8040854:	2301      	movs	r3, #1
 8040856:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040858:	2300      	movs	r3, #0
 804085a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 804085c:	2300      	movs	r3, #0
 804085e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8040860:	f107 030c 	add.w	r3, r7, #12
 8040864:	4619      	mov	r1, r3
 8040866:	4805      	ldr	r0, [pc, #20]	; (804087c <MX_GPIO_Init+0xc0>)
 8040868:	f000 fa16 	bl	8040c98 <HAL_GPIO_Init>

}
 804086c:	bf00      	nop
 804086e:	3720      	adds	r7, #32
 8040870:	46bd      	mov	sp, r7
 8040872:	bd80      	pop	{r7, pc}
 8040874:	40021000 	.word	0x40021000
 8040878:	42020800 	.word	0x42020800
 804087c:	42020000 	.word	0x42020000

08040880 <SecureFault_Callback>:
  *(volatile uint32_t *)0x30000000UL = 0;
}

//secure fault generated by IDAU/SAU check */
void SecureFault_Callback(void)
{
 8040880:	b580      	push	{r7, lr}
 8040882:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8040884:	2201      	movs	r2, #1
 8040886:	f44f 7100 	mov.w	r1, #512	; 0x200
 804088a:	4803      	ldr	r0, [pc, #12]	; (8040898 <SecureFault_Callback+0x18>)
 804088c:	f000 fb84 	bl	8040f98 <HAL_GPIO_WritePin>
  Error_Handler();
 8040890:	f000 f82e 	bl	80408f0 <Error_Handler>
}
 8040894:	bf00      	nop
 8040896:	bd80      	pop	{r7, pc}
 8040898:	42020000 	.word	0x42020000

0804089c <SecureError_Callback>:

//secure error generated by GTZC check
void SecureError_Callback(void)
{
 804089c:	b580      	push	{r7, lr}
 804089e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80408a0:	2201      	movs	r2, #1
 80408a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80408a6:	4803      	ldr	r0, [pc, #12]	; (80408b4 <SecureError_Callback+0x18>)
 80408a8:	f000 fb76 	bl	8040f98 <HAL_GPIO_WritePin>
  Error_Handler();
 80408ac:	f000 f820 	bl	80408f0 <Error_Handler>
}
 80408b0:	bf00      	nop
 80408b2:	bd80      	pop	{r7, pc}
 80408b4:	42020000 	.word	0x42020000

080408b8 <main>:
  */

extern char input[33];
uint32_t c;
int main(void)
{
 80408b8:	b580      	push	{r7, lr}
 80408ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80408bc:	f000 f89d 	bl	80409fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Initialize all configured peripherals */
   MX_GPIO_Init();
 80408c0:	f7ff ff7c 	bl	80407bc <MX_GPIO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  //register error callbacks
  SECURE_RegisterCallback(SECURE_FAULT_CB_ID, (void *)SecureFault_Callback);
 80408c4:	4907      	ldr	r1, [pc, #28]	; (80408e4 <main+0x2c>)
 80408c6:	2000      	movs	r0, #0
 80408c8:	f000 fbc6 	bl	8041058 <__SECURE_RegisterCallback_veneer>
  SECURE_RegisterCallback(GTZC_ERROR_CB_ID, (void *)SecureError_Callback);
 80408cc:	4906      	ldr	r1, [pc, #24]	; (80408e8 <main+0x30>)
 80408ce:	2001      	movs	r0, #1
 80408d0:	f000 fbc2 	bl	8041058 <__SECURE_RegisterCallback_veneer>
  SECURE_RegisterCallback(ATTESTATION_APP_ID,(void*)&application);
 80408d4:	4905      	ldr	r1, [pc, #20]	; (80408ec <main+0x34>)
 80408d6:	2002      	movs	r0, #2
 80408d8:	f000 fbbe 	bl	8041058 <__SECURE_RegisterCallback_veneer>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  SECURE_run_attestation_wait_mode();
 80408dc:	f000 fba4 	bl	8041028 <__SECURE_run_attestation_wait_mode_veneer>
 80408e0:	e7fc      	b.n	80408dc <main+0x24>
 80408e2:	bf00      	nop
 80408e4:	08040881 	.word	0x08040881
 80408e8:	0804089d 	.word	0x0804089d
 80408ec:	080406b5 	.word	0x080406b5

080408f0 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void (*func_ptr)(void) = &empty;
void Error_Handler(void)
{
 80408f0:	b580      	push	{r7, lr}
 80408f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80408f4:	b672      	cpsid	i
}
 80408f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  func_ptr();
 80408f8:	4b01      	ldr	r3, [pc, #4]	; (8040900 <Error_Handler+0x10>)
 80408fa:	681b      	ldr	r3, [r3, #0]
 80408fc:	4798      	blx	r3
  while (1)
 80408fe:	e7fe      	b.n	80408fe <Error_Handler+0xe>
 8040900:	20018000 	.word	0x20018000

08040904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040904:	b480      	push	{r7}
 8040906:	b083      	sub	sp, #12
 8040908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 804090a:	4b0f      	ldr	r3, [pc, #60]	; (8040948 <HAL_MspInit+0x44>)
 804090c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 804090e:	4a0e      	ldr	r2, [pc, #56]	; (8040948 <HAL_MspInit+0x44>)
 8040910:	f043 0301 	orr.w	r3, r3, #1
 8040914:	6613      	str	r3, [r2, #96]	; 0x60
 8040916:	4b0c      	ldr	r3, [pc, #48]	; (8040948 <HAL_MspInit+0x44>)
 8040918:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 804091a:	f003 0301 	and.w	r3, r3, #1
 804091e:	607b      	str	r3, [r7, #4]
 8040920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8040922:	4b09      	ldr	r3, [pc, #36]	; (8040948 <HAL_MspInit+0x44>)
 8040924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040926:	4a08      	ldr	r2, [pc, #32]	; (8040948 <HAL_MspInit+0x44>)
 8040928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 804092c:	6593      	str	r3, [r2, #88]	; 0x58
 804092e:	4b06      	ldr	r3, [pc, #24]	; (8040948 <HAL_MspInit+0x44>)
 8040930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8040932:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040936:	603b      	str	r3, [r7, #0]
 8040938:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 804093a:	bf00      	nop
 804093c:	370c      	adds	r7, #12
 804093e:	46bd      	mov	sp, r7
 8040940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040944:	4770      	bx	lr
 8040946:	bf00      	nop
 8040948:	40021000 	.word	0x40021000

0804094c <MemManage_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 804094c:	b480      	push	{r7}
 804094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040950:	e7fe      	b.n	8040950 <MemManage_Handler+0x4>

08040952 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8040952:	b480      	push	{r7}
 8040954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8040956:	e7fe      	b.n	8040956 <UsageFault_Handler+0x4>

08040958 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8040958:	b480      	push	{r7}
 804095a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 804095c:	bf00      	nop
 804095e:	46bd      	mov	sp, r7
 8040960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040964:	4770      	bx	lr

08040966 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8040966:	b480      	push	{r7}
 8040968:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 804096a:	bf00      	nop
 804096c:	46bd      	mov	sp, r7
 804096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040972:	4770      	bx	lr

08040974 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8040974:	b580      	push	{r7, lr}
 8040976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8040978:	f000 f896 	bl	8040aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 804097c:	bf00      	nop
 804097e:	bd80      	pop	{r7, pc}

08040980 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8040980:	b480      	push	{r7}
 8040982:	af00      	add	r7, sp, #0
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 8040984:	bf00      	nop
 8040986:	46bd      	mov	sp, r7
 8040988:	f85d 7b04 	ldr.w	r7, [sp], #4
 804098c:	4770      	bx	lr
	...

08040990 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8040990:	b580      	push	{r7, lr}
 8040992:	af00      	add	r7, sp, #0
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 8040994:	f000 fb50 	bl	8041038 <__SECURE_SystemCoreClockUpdate_veneer>
 8040998:	4603      	mov	r3, r0
 804099a:	4a02      	ldr	r2, [pc, #8]	; (80409a4 <SystemCoreClockUpdate+0x14>)
 804099c:	6013      	str	r3, [r2, #0]
}
 804099e:	bf00      	nop
 80409a0:	bd80      	pop	{r7, pc}
 80409a2:	bf00      	nop
 80409a4:	20018004 	.word	0x20018004

080409a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80409a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80409e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80409ac:	f7ff ffe8 	bl	8040980 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80409b0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80409b2:	e003      	b.n	80409bc <LoopCopyDataInit>

080409b4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80409b4:	4b0b      	ldr	r3, [pc, #44]	; (80409e4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80409b6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80409b8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80409ba:	3104      	adds	r1, #4

080409bc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80409bc:	480a      	ldr	r0, [pc, #40]	; (80409e8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80409be:	4b0b      	ldr	r3, [pc, #44]	; (80409ec <LoopForever+0xe>)
	adds	r2, r0, r1
 80409c0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80409c2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80409c4:	d3f6      	bcc.n	80409b4 <CopyDataInit>
	ldr	r2, =_sbss
 80409c6:	4a0a      	ldr	r2, [pc, #40]	; (80409f0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80409c8:	e002      	b.n	80409d0 <LoopFillZerobss>

080409ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80409ca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80409cc:	f842 3b04 	str.w	r3, [r2], #4

080409d0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80409d0:	4b08      	ldr	r3, [pc, #32]	; (80409f4 <LoopForever+0x16>)
	cmp	r2, r3
 80409d2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80409d4:	d3f9      	bcc.n	80409ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80409d6:	f000 faf7 	bl	8040fc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80409da:	f7ff ff6d 	bl	80408b8 <main>

080409de <LoopForever>:

LoopForever:
    b LoopForever
 80409de:	e7fe      	b.n	80409de <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80409e0:	20040000 	.word	0x20040000
	ldr	r3, =_sidata
 80409e4:	080410bc 	.word	0x080410bc
	ldr	r0, =_sdata
 80409e8:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 80409ec:	20018010 	.word	0x20018010
	ldr	r2, =_sbss
 80409f0:	20018010 	.word	0x20018010
	ldr	r3, = _ebss
 80409f4:	20018438 	.word	0x20018438

080409f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80409f8:	e7fe      	b.n	80409f8 <ADC1_2_IRQHandler>

080409fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80409fa:	b580      	push	{r7, lr}
 80409fc:	b082      	sub	sp, #8
 80409fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8040a00:	2300      	movs	r3, #0
 8040a02:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8040a04:	2004      	movs	r0, #4
 8040a06:	f000 f915 	bl	8040c34 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8040a0a:	f7ff ffc1 	bl	8040990 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8040a0e:	2007      	movs	r0, #7
 8040a10:	f000 f80e 	bl	8040a30 <HAL_InitTick>
 8040a14:	4603      	mov	r3, r0
 8040a16:	2b00      	cmp	r3, #0
 8040a18:	d002      	beq.n	8040a20 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8040a1a:	2301      	movs	r3, #1
 8040a1c:	71fb      	strb	r3, [r7, #7]
 8040a1e:	e001      	b.n	8040a24 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8040a20:	f7ff ff70 	bl	8040904 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8040a24:	79fb      	ldrb	r3, [r7, #7]
}
 8040a26:	4618      	mov	r0, r3
 8040a28:	3708      	adds	r7, #8
 8040a2a:	46bd      	mov	sp, r7
 8040a2c:	bd80      	pop	{r7, pc}
	...

08040a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040a30:	b580      	push	{r7, lr}
 8040a32:	b084      	sub	sp, #16
 8040a34:	af00      	add	r7, sp, #0
 8040a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8040a38:	2300      	movs	r3, #0
 8040a3a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8040a3c:	4b17      	ldr	r3, [pc, #92]	; (8040a9c <HAL_InitTick+0x6c>)
 8040a3e:	781b      	ldrb	r3, [r3, #0]
 8040a40:	2b00      	cmp	r3, #0
 8040a42:	d023      	beq.n	8040a8c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8040a44:	4b16      	ldr	r3, [pc, #88]	; (8040aa0 <HAL_InitTick+0x70>)
 8040a46:	681a      	ldr	r2, [r3, #0]
 8040a48:	4b14      	ldr	r3, [pc, #80]	; (8040a9c <HAL_InitTick+0x6c>)
 8040a4a:	781b      	ldrb	r3, [r3, #0]
 8040a4c:	4619      	mov	r1, r3
 8040a4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8040a52:	fbb3 f3f1 	udiv	r3, r3, r1
 8040a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8040a5a:	4618      	mov	r0, r3
 8040a5c:	f000 f90f 	bl	8040c7e <HAL_SYSTICK_Config>
 8040a60:	4603      	mov	r3, r0
 8040a62:	2b00      	cmp	r3, #0
 8040a64:	d10f      	bne.n	8040a86 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8040a66:	687b      	ldr	r3, [r7, #4]
 8040a68:	2b07      	cmp	r3, #7
 8040a6a:	d809      	bhi.n	8040a80 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8040a6c:	2200      	movs	r2, #0
 8040a6e:	6879      	ldr	r1, [r7, #4]
 8040a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8040a74:	f000 f8e9 	bl	8040c4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8040a78:	4a0a      	ldr	r2, [pc, #40]	; (8040aa4 <HAL_InitTick+0x74>)
 8040a7a:	687b      	ldr	r3, [r7, #4]
 8040a7c:	6013      	str	r3, [r2, #0]
 8040a7e:	e007      	b.n	8040a90 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8040a80:	2301      	movs	r3, #1
 8040a82:	73fb      	strb	r3, [r7, #15]
 8040a84:	e004      	b.n	8040a90 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8040a86:	2301      	movs	r3, #1
 8040a88:	73fb      	strb	r3, [r7, #15]
 8040a8a:	e001      	b.n	8040a90 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8040a8c:	2301      	movs	r3, #1
 8040a8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8040a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8040a92:	4618      	mov	r0, r3
 8040a94:	3710      	adds	r7, #16
 8040a96:	46bd      	mov	sp, r7
 8040a98:	bd80      	pop	{r7, pc}
 8040a9a:	bf00      	nop
 8040a9c:	2001800c 	.word	0x2001800c
 8040aa0:	20018004 	.word	0x20018004
 8040aa4:	20018008 	.word	0x20018008

08040aa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040aa8:	b480      	push	{r7}
 8040aaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8040aac:	4b06      	ldr	r3, [pc, #24]	; (8040ac8 <HAL_IncTick+0x20>)
 8040aae:	781b      	ldrb	r3, [r3, #0]
 8040ab0:	461a      	mov	r2, r3
 8040ab2:	4b06      	ldr	r3, [pc, #24]	; (8040acc <HAL_IncTick+0x24>)
 8040ab4:	681b      	ldr	r3, [r3, #0]
 8040ab6:	4413      	add	r3, r2
 8040ab8:	4a04      	ldr	r2, [pc, #16]	; (8040acc <HAL_IncTick+0x24>)
 8040aba:	6013      	str	r3, [r2, #0]
}
 8040abc:	bf00      	nop
 8040abe:	46bd      	mov	sp, r7
 8040ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ac4:	4770      	bx	lr
 8040ac6:	bf00      	nop
 8040ac8:	2001800c 	.word	0x2001800c
 8040acc:	20018434 	.word	0x20018434

08040ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040ad0:	b480      	push	{r7}
 8040ad2:	b085      	sub	sp, #20
 8040ad4:	af00      	add	r7, sp, #0
 8040ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8040ad8:	687b      	ldr	r3, [r7, #4]
 8040ada:	f003 0307 	and.w	r3, r3, #7
 8040ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8040ae0:	4b0c      	ldr	r3, [pc, #48]	; (8040b14 <__NVIC_SetPriorityGrouping+0x44>)
 8040ae2:	68db      	ldr	r3, [r3, #12]
 8040ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8040ae6:	68ba      	ldr	r2, [r7, #8]
 8040ae8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8040aec:	4013      	ands	r3, r2
 8040aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8040af0:	68fb      	ldr	r3, [r7, #12]
 8040af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8040af4:	68bb      	ldr	r3, [r7, #8]
 8040af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8040af8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8040afc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8040b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8040b02:	4a04      	ldr	r2, [pc, #16]	; (8040b14 <__NVIC_SetPriorityGrouping+0x44>)
 8040b04:	68bb      	ldr	r3, [r7, #8]
 8040b06:	60d3      	str	r3, [r2, #12]
}
 8040b08:	bf00      	nop
 8040b0a:	3714      	adds	r7, #20
 8040b0c:	46bd      	mov	sp, r7
 8040b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b12:	4770      	bx	lr
 8040b14:	e000ed00 	.word	0xe000ed00

08040b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8040b18:	b480      	push	{r7}
 8040b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8040b1c:	4b04      	ldr	r3, [pc, #16]	; (8040b30 <__NVIC_GetPriorityGrouping+0x18>)
 8040b1e:	68db      	ldr	r3, [r3, #12]
 8040b20:	0a1b      	lsrs	r3, r3, #8
 8040b22:	f003 0307 	and.w	r3, r3, #7
}
 8040b26:	4618      	mov	r0, r3
 8040b28:	46bd      	mov	sp, r7
 8040b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b2e:	4770      	bx	lr
 8040b30:	e000ed00 	.word	0xe000ed00

08040b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8040b34:	b480      	push	{r7}
 8040b36:	b083      	sub	sp, #12
 8040b38:	af00      	add	r7, sp, #0
 8040b3a:	4603      	mov	r3, r0
 8040b3c:	6039      	str	r1, [r7, #0]
 8040b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040b44:	2b00      	cmp	r3, #0
 8040b46:	db0a      	blt.n	8040b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040b48:	683b      	ldr	r3, [r7, #0]
 8040b4a:	b2da      	uxtb	r2, r3
 8040b4c:	490c      	ldr	r1, [pc, #48]	; (8040b80 <__NVIC_SetPriority+0x4c>)
 8040b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040b52:	0152      	lsls	r2, r2, #5
 8040b54:	b2d2      	uxtb	r2, r2
 8040b56:	440b      	add	r3, r1
 8040b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040b5c:	e00a      	b.n	8040b74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040b5e:	683b      	ldr	r3, [r7, #0]
 8040b60:	b2da      	uxtb	r2, r3
 8040b62:	4908      	ldr	r1, [pc, #32]	; (8040b84 <__NVIC_SetPriority+0x50>)
 8040b64:	79fb      	ldrb	r3, [r7, #7]
 8040b66:	f003 030f 	and.w	r3, r3, #15
 8040b6a:	3b04      	subs	r3, #4
 8040b6c:	0152      	lsls	r2, r2, #5
 8040b6e:	b2d2      	uxtb	r2, r2
 8040b70:	440b      	add	r3, r1
 8040b72:	761a      	strb	r2, [r3, #24]
}
 8040b74:	bf00      	nop
 8040b76:	370c      	adds	r7, #12
 8040b78:	46bd      	mov	sp, r7
 8040b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040b7e:	4770      	bx	lr
 8040b80:	e000e100 	.word	0xe000e100
 8040b84:	e000ed00 	.word	0xe000ed00

08040b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040b88:	b480      	push	{r7}
 8040b8a:	b089      	sub	sp, #36	; 0x24
 8040b8c:	af00      	add	r7, sp, #0
 8040b8e:	60f8      	str	r0, [r7, #12]
 8040b90:	60b9      	str	r1, [r7, #8]
 8040b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8040b94:	68fb      	ldr	r3, [r7, #12]
 8040b96:	f003 0307 	and.w	r3, r3, #7
 8040b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8040b9c:	69fb      	ldr	r3, [r7, #28]
 8040b9e:	f1c3 0307 	rsb	r3, r3, #7
 8040ba2:	2b03      	cmp	r3, #3
 8040ba4:	bf28      	it	cs
 8040ba6:	2303      	movcs	r3, #3
 8040ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8040baa:	69fb      	ldr	r3, [r7, #28]
 8040bac:	3303      	adds	r3, #3
 8040bae:	2b06      	cmp	r3, #6
 8040bb0:	d902      	bls.n	8040bb8 <NVIC_EncodePriority+0x30>
 8040bb2:	69fb      	ldr	r3, [r7, #28]
 8040bb4:	3b04      	subs	r3, #4
 8040bb6:	e000      	b.n	8040bba <NVIC_EncodePriority+0x32>
 8040bb8:	2300      	movs	r3, #0
 8040bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040bbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8040bc0:	69bb      	ldr	r3, [r7, #24]
 8040bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8040bc6:	43da      	mvns	r2, r3
 8040bc8:	68bb      	ldr	r3, [r7, #8]
 8040bca:	401a      	ands	r2, r3
 8040bcc:	697b      	ldr	r3, [r7, #20]
 8040bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8040bd0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8040bd4:	697b      	ldr	r3, [r7, #20]
 8040bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8040bda:	43d9      	mvns	r1, r3
 8040bdc:	687b      	ldr	r3, [r7, #4]
 8040bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040be0:	4313      	orrs	r3, r2
         );
}
 8040be2:	4618      	mov	r0, r3
 8040be4:	3724      	adds	r7, #36	; 0x24
 8040be6:	46bd      	mov	sp, r7
 8040be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040bec:	4770      	bx	lr
	...

08040bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8040bf0:	b580      	push	{r7, lr}
 8040bf2:	b082      	sub	sp, #8
 8040bf4:	af00      	add	r7, sp, #0
 8040bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8040bf8:	687b      	ldr	r3, [r7, #4]
 8040bfa:	3b01      	subs	r3, #1
 8040bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8040c00:	d301      	bcc.n	8040c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8040c02:	2301      	movs	r3, #1
 8040c04:	e00f      	b.n	8040c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8040c06:	4a0a      	ldr	r2, [pc, #40]	; (8040c30 <SysTick_Config+0x40>)
 8040c08:	687b      	ldr	r3, [r7, #4]
 8040c0a:	3b01      	subs	r3, #1
 8040c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8040c0e:	2107      	movs	r1, #7
 8040c10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8040c14:	f7ff ff8e 	bl	8040b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8040c18:	4b05      	ldr	r3, [pc, #20]	; (8040c30 <SysTick_Config+0x40>)
 8040c1a:	2200      	movs	r2, #0
 8040c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8040c1e:	4b04      	ldr	r3, [pc, #16]	; (8040c30 <SysTick_Config+0x40>)
 8040c20:	2207      	movs	r2, #7
 8040c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8040c24:	2300      	movs	r3, #0
}
 8040c26:	4618      	mov	r0, r3
 8040c28:	3708      	adds	r7, #8
 8040c2a:	46bd      	mov	sp, r7
 8040c2c:	bd80      	pop	{r7, pc}
 8040c2e:	bf00      	nop
 8040c30:	e000e010 	.word	0xe000e010

08040c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040c34:	b580      	push	{r7, lr}
 8040c36:	b082      	sub	sp, #8
 8040c38:	af00      	add	r7, sp, #0
 8040c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8040c3c:	6878      	ldr	r0, [r7, #4]
 8040c3e:	f7ff ff47 	bl	8040ad0 <__NVIC_SetPriorityGrouping>
}
 8040c42:	bf00      	nop
 8040c44:	3708      	adds	r7, #8
 8040c46:	46bd      	mov	sp, r7
 8040c48:	bd80      	pop	{r7, pc}

08040c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040c4a:	b580      	push	{r7, lr}
 8040c4c:	b086      	sub	sp, #24
 8040c4e:	af00      	add	r7, sp, #0
 8040c50:	4603      	mov	r3, r0
 8040c52:	60b9      	str	r1, [r7, #8]
 8040c54:	607a      	str	r2, [r7, #4]
 8040c56:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8040c58:	f7ff ff5e 	bl	8040b18 <__NVIC_GetPriorityGrouping>
 8040c5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8040c5e:	687a      	ldr	r2, [r7, #4]
 8040c60:	68b9      	ldr	r1, [r7, #8]
 8040c62:	6978      	ldr	r0, [r7, #20]
 8040c64:	f7ff ff90 	bl	8040b88 <NVIC_EncodePriority>
 8040c68:	4602      	mov	r2, r0
 8040c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8040c6e:	4611      	mov	r1, r2
 8040c70:	4618      	mov	r0, r3
 8040c72:	f7ff ff5f 	bl	8040b34 <__NVIC_SetPriority>
}
 8040c76:	bf00      	nop
 8040c78:	3718      	adds	r7, #24
 8040c7a:	46bd      	mov	sp, r7
 8040c7c:	bd80      	pop	{r7, pc}

08040c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8040c7e:	b580      	push	{r7, lr}
 8040c80:	b082      	sub	sp, #8
 8040c82:	af00      	add	r7, sp, #0
 8040c84:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8040c86:	6878      	ldr	r0, [r7, #4]
 8040c88:	f7ff ffb2 	bl	8040bf0 <SysTick_Config>
 8040c8c:	4603      	mov	r3, r0
}
 8040c8e:	4618      	mov	r0, r3
 8040c90:	3708      	adds	r7, #8
 8040c92:	46bd      	mov	sp, r7
 8040c94:	bd80      	pop	{r7, pc}
	...

08040c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8040c98:	b480      	push	{r7}
 8040c9a:	b087      	sub	sp, #28
 8040c9c:	af00      	add	r7, sp, #0
 8040c9e:	6078      	str	r0, [r7, #4]
 8040ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8040ca2:	2300      	movs	r3, #0
 8040ca4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8040ca6:	e158      	b.n	8040f5a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8040ca8:	683b      	ldr	r3, [r7, #0]
 8040caa:	681a      	ldr	r2, [r3, #0]
 8040cac:	2101      	movs	r1, #1
 8040cae:	697b      	ldr	r3, [r7, #20]
 8040cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8040cb4:	4013      	ands	r3, r2
 8040cb6:	60fb      	str	r3, [r7, #12]

    if(iocurrent != 0U)
 8040cb8:	68fb      	ldr	r3, [r7, #12]
 8040cba:	2b00      	cmp	r3, #0
 8040cbc:	f000 814a 	beq.w	8040f54 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8040cc0:	683b      	ldr	r3, [r7, #0]
 8040cc2:	685b      	ldr	r3, [r3, #4]
 8040cc4:	2b01      	cmp	r3, #1
 8040cc6:	d00b      	beq.n	8040ce0 <HAL_GPIO_Init+0x48>
 8040cc8:	683b      	ldr	r3, [r7, #0]
 8040cca:	685b      	ldr	r3, [r3, #4]
 8040ccc:	2b02      	cmp	r3, #2
 8040cce:	d007      	beq.n	8040ce0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040cd0:	683b      	ldr	r3, [r7, #0]
 8040cd2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8040cd4:	2b11      	cmp	r3, #17
 8040cd6:	d003      	beq.n	8040ce0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040cd8:	683b      	ldr	r3, [r7, #0]
 8040cda:	685b      	ldr	r3, [r3, #4]
 8040cdc:	2b12      	cmp	r3, #18
 8040cde:	d130      	bne.n	8040d42 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8040ce0:	687b      	ldr	r3, [r7, #4]
 8040ce2:	689b      	ldr	r3, [r3, #8]
 8040ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8040ce6:	697b      	ldr	r3, [r7, #20]
 8040ce8:	005b      	lsls	r3, r3, #1
 8040cea:	2203      	movs	r2, #3
 8040cec:	fa02 f303 	lsl.w	r3, r2, r3
 8040cf0:	43db      	mvns	r3, r3
 8040cf2:	693a      	ldr	r2, [r7, #16]
 8040cf4:	4013      	ands	r3, r2
 8040cf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8040cf8:	683b      	ldr	r3, [r7, #0]
 8040cfa:	68da      	ldr	r2, [r3, #12]
 8040cfc:	697b      	ldr	r3, [r7, #20]
 8040cfe:	005b      	lsls	r3, r3, #1
 8040d00:	fa02 f303 	lsl.w	r3, r2, r3
 8040d04:	693a      	ldr	r2, [r7, #16]
 8040d06:	4313      	orrs	r3, r2
 8040d08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8040d0a:	687b      	ldr	r3, [r7, #4]
 8040d0c:	693a      	ldr	r2, [r7, #16]
 8040d0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8040d10:	687b      	ldr	r3, [r7, #4]
 8040d12:	685b      	ldr	r3, [r3, #4]
 8040d14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8040d16:	2201      	movs	r2, #1
 8040d18:	697b      	ldr	r3, [r7, #20]
 8040d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8040d1e:	43db      	mvns	r3, r3
 8040d20:	693a      	ldr	r2, [r7, #16]
 8040d22:	4013      	ands	r3, r2
 8040d24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8040d26:	683b      	ldr	r3, [r7, #0]
 8040d28:	685b      	ldr	r3, [r3, #4]
 8040d2a:	091b      	lsrs	r3, r3, #4
 8040d2c:	f003 0201 	and.w	r2, r3, #1
 8040d30:	697b      	ldr	r3, [r7, #20]
 8040d32:	fa02 f303 	lsl.w	r3, r2, r3
 8040d36:	693a      	ldr	r2, [r7, #16]
 8040d38:	4313      	orrs	r3, r2
 8040d3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8040d3c:	687b      	ldr	r3, [r7, #4]
 8040d3e:	693a      	ldr	r2, [r7, #16]
 8040d40:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8040d42:	687b      	ldr	r3, [r7, #4]
 8040d44:	68db      	ldr	r3, [r3, #12]
 8040d46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8040d48:	697b      	ldr	r3, [r7, #20]
 8040d4a:	005b      	lsls	r3, r3, #1
 8040d4c:	2203      	movs	r2, #3
 8040d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8040d52:	43db      	mvns	r3, r3
 8040d54:	693a      	ldr	r2, [r7, #16]
 8040d56:	4013      	ands	r3, r2
 8040d58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8040d5a:	683b      	ldr	r3, [r7, #0]
 8040d5c:	689a      	ldr	r2, [r3, #8]
 8040d5e:	697b      	ldr	r3, [r7, #20]
 8040d60:	005b      	lsls	r3, r3, #1
 8040d62:	fa02 f303 	lsl.w	r3, r2, r3
 8040d66:	693a      	ldr	r2, [r7, #16]
 8040d68:	4313      	orrs	r3, r2
 8040d6a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8040d6c:	687b      	ldr	r3, [r7, #4]
 8040d6e:	693a      	ldr	r2, [r7, #16]
 8040d70:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8040d72:	683b      	ldr	r3, [r7, #0]
 8040d74:	685b      	ldr	r3, [r3, #4]
 8040d76:	2b02      	cmp	r3, #2
 8040d78:	d003      	beq.n	8040d82 <HAL_GPIO_Init+0xea>
 8040d7a:	683b      	ldr	r3, [r7, #0]
 8040d7c:	685b      	ldr	r3, [r3, #4]
 8040d7e:	2b12      	cmp	r3, #18
 8040d80:	d123      	bne.n	8040dca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8040d82:	697b      	ldr	r3, [r7, #20]
 8040d84:	08da      	lsrs	r2, r3, #3
 8040d86:	687b      	ldr	r3, [r7, #4]
 8040d88:	3208      	adds	r2, #8
 8040d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8040d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8040d90:	697b      	ldr	r3, [r7, #20]
 8040d92:	f003 0307 	and.w	r3, r3, #7
 8040d96:	009b      	lsls	r3, r3, #2
 8040d98:	220f      	movs	r2, #15
 8040d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8040d9e:	43db      	mvns	r3, r3
 8040da0:	693a      	ldr	r2, [r7, #16]
 8040da2:	4013      	ands	r3, r2
 8040da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8040da6:	683b      	ldr	r3, [r7, #0]
 8040da8:	691a      	ldr	r2, [r3, #16]
 8040daa:	697b      	ldr	r3, [r7, #20]
 8040dac:	f003 0307 	and.w	r3, r3, #7
 8040db0:	009b      	lsls	r3, r3, #2
 8040db2:	fa02 f303 	lsl.w	r3, r2, r3
 8040db6:	693a      	ldr	r2, [r7, #16]
 8040db8:	4313      	orrs	r3, r2
 8040dba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8040dbc:	697b      	ldr	r3, [r7, #20]
 8040dbe:	08da      	lsrs	r2, r3, #3
 8040dc0:	687b      	ldr	r3, [r7, #4]
 8040dc2:	3208      	adds	r2, #8
 8040dc4:	6939      	ldr	r1, [r7, #16]
 8040dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8040dca:	687b      	ldr	r3, [r7, #4]
 8040dcc:	681b      	ldr	r3, [r3, #0]
 8040dce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8040dd0:	697b      	ldr	r3, [r7, #20]
 8040dd2:	005b      	lsls	r3, r3, #1
 8040dd4:	2203      	movs	r2, #3
 8040dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8040dda:	43db      	mvns	r3, r3
 8040ddc:	693a      	ldr	r2, [r7, #16]
 8040dde:	4013      	ands	r3, r2
 8040de0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8040de2:	683b      	ldr	r3, [r7, #0]
 8040de4:	685b      	ldr	r3, [r3, #4]
 8040de6:	f003 0203 	and.w	r2, r3, #3
 8040dea:	697b      	ldr	r3, [r7, #20]
 8040dec:	005b      	lsls	r3, r3, #1
 8040dee:	fa02 f303 	lsl.w	r3, r2, r3
 8040df2:	693a      	ldr	r2, [r7, #16]
 8040df4:	4313      	orrs	r3, r2
 8040df6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8040df8:	687b      	ldr	r3, [r7, #4]
 8040dfa:	693a      	ldr	r2, [r7, #16]
 8040dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8040dfe:	683b      	ldr	r3, [r7, #0]
 8040e00:	685b      	ldr	r3, [r3, #4]
 8040e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8040e06:	2b00      	cmp	r3, #0
 8040e08:	f000 80a4 	beq.w	8040f54 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8040e0c:	4a5a      	ldr	r2, [pc, #360]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040e0e:	697b      	ldr	r3, [r7, #20]
 8040e10:	089b      	lsrs	r3, r3, #2
 8040e12:	3318      	adds	r3, #24
 8040e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8040e18:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8040e1a:	697b      	ldr	r3, [r7, #20]
 8040e1c:	f003 0303 	and.w	r3, r3, #3
 8040e20:	00db      	lsls	r3, r3, #3
 8040e22:	220f      	movs	r2, #15
 8040e24:	fa02 f303 	lsl.w	r3, r2, r3
 8040e28:	43db      	mvns	r3, r3
 8040e2a:	693a      	ldr	r2, [r7, #16]
 8040e2c:	4013      	ands	r3, r2
 8040e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8040e30:	687b      	ldr	r3, [r7, #4]
 8040e32:	4a52      	ldr	r2, [pc, #328]	; (8040f7c <HAL_GPIO_Init+0x2e4>)
 8040e34:	4293      	cmp	r3, r2
 8040e36:	d025      	beq.n	8040e84 <HAL_GPIO_Init+0x1ec>
 8040e38:	687b      	ldr	r3, [r7, #4]
 8040e3a:	4a51      	ldr	r2, [pc, #324]	; (8040f80 <HAL_GPIO_Init+0x2e8>)
 8040e3c:	4293      	cmp	r3, r2
 8040e3e:	d01f      	beq.n	8040e80 <HAL_GPIO_Init+0x1e8>
 8040e40:	687b      	ldr	r3, [r7, #4]
 8040e42:	4a50      	ldr	r2, [pc, #320]	; (8040f84 <HAL_GPIO_Init+0x2ec>)
 8040e44:	4293      	cmp	r3, r2
 8040e46:	d019      	beq.n	8040e7c <HAL_GPIO_Init+0x1e4>
 8040e48:	687b      	ldr	r3, [r7, #4]
 8040e4a:	4a4f      	ldr	r2, [pc, #316]	; (8040f88 <HAL_GPIO_Init+0x2f0>)
 8040e4c:	4293      	cmp	r3, r2
 8040e4e:	d013      	beq.n	8040e78 <HAL_GPIO_Init+0x1e0>
 8040e50:	687b      	ldr	r3, [r7, #4]
 8040e52:	4a4e      	ldr	r2, [pc, #312]	; (8040f8c <HAL_GPIO_Init+0x2f4>)
 8040e54:	4293      	cmp	r3, r2
 8040e56:	d00d      	beq.n	8040e74 <HAL_GPIO_Init+0x1dc>
 8040e58:	687b      	ldr	r3, [r7, #4]
 8040e5a:	4a4d      	ldr	r2, [pc, #308]	; (8040f90 <HAL_GPIO_Init+0x2f8>)
 8040e5c:	4293      	cmp	r3, r2
 8040e5e:	d007      	beq.n	8040e70 <HAL_GPIO_Init+0x1d8>
 8040e60:	687b      	ldr	r3, [r7, #4]
 8040e62:	4a4c      	ldr	r2, [pc, #304]	; (8040f94 <HAL_GPIO_Init+0x2fc>)
 8040e64:	4293      	cmp	r3, r2
 8040e66:	d101      	bne.n	8040e6c <HAL_GPIO_Init+0x1d4>
 8040e68:	2306      	movs	r3, #6
 8040e6a:	e00c      	b.n	8040e86 <HAL_GPIO_Init+0x1ee>
 8040e6c:	2307      	movs	r3, #7
 8040e6e:	e00a      	b.n	8040e86 <HAL_GPIO_Init+0x1ee>
 8040e70:	2305      	movs	r3, #5
 8040e72:	e008      	b.n	8040e86 <HAL_GPIO_Init+0x1ee>
 8040e74:	2304      	movs	r3, #4
 8040e76:	e006      	b.n	8040e86 <HAL_GPIO_Init+0x1ee>
 8040e78:	2303      	movs	r3, #3
 8040e7a:	e004      	b.n	8040e86 <HAL_GPIO_Init+0x1ee>
 8040e7c:	2302      	movs	r3, #2
 8040e7e:	e002      	b.n	8040e86 <HAL_GPIO_Init+0x1ee>
 8040e80:	2301      	movs	r3, #1
 8040e82:	e000      	b.n	8040e86 <HAL_GPIO_Init+0x1ee>
 8040e84:	2300      	movs	r3, #0
 8040e86:	697a      	ldr	r2, [r7, #20]
 8040e88:	f002 0203 	and.w	r2, r2, #3
 8040e8c:	00d2      	lsls	r2, r2, #3
 8040e8e:	4093      	lsls	r3, r2
 8040e90:	693a      	ldr	r2, [r7, #16]
 8040e92:	4313      	orrs	r3, r2
 8040e94:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8040e96:	4938      	ldr	r1, [pc, #224]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040e98:	697b      	ldr	r3, [r7, #20]
 8040e9a:	089b      	lsrs	r3, r3, #2
 8040e9c:	3318      	adds	r3, #24
 8040e9e:	693a      	ldr	r2, [r7, #16]
 8040ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8040ea4:	4b34      	ldr	r3, [pc, #208]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8040eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040eac:	68fb      	ldr	r3, [r7, #12]
 8040eae:	43db      	mvns	r3, r3
 8040eb0:	693a      	ldr	r2, [r7, #16]
 8040eb2:	4013      	ands	r3, r2
 8040eb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8040eb6:	683b      	ldr	r3, [r7, #0]
 8040eb8:	685b      	ldr	r3, [r3, #4]
 8040eba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8040ebe:	2b00      	cmp	r3, #0
 8040ec0:	d003      	beq.n	8040eca <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8040ec2:	693a      	ldr	r2, [r7, #16]
 8040ec4:	68fb      	ldr	r3, [r7, #12]
 8040ec6:	4313      	orrs	r3, r2
 8040ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8040eca:	4a2b      	ldr	r2, [pc, #172]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040ecc:	693b      	ldr	r3, [r7, #16]
 8040ece:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8040ed2:	4b29      	ldr	r3, [pc, #164]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040ed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8040ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040eda:	68fb      	ldr	r3, [r7, #12]
 8040edc:	43db      	mvns	r3, r3
 8040ede:	693a      	ldr	r2, [r7, #16]
 8040ee0:	4013      	ands	r3, r2
 8040ee2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8040ee4:	683b      	ldr	r3, [r7, #0]
 8040ee6:	685b      	ldr	r3, [r3, #4]
 8040ee8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8040eec:	2b00      	cmp	r3, #0
 8040eee:	d003      	beq.n	8040ef8 <HAL_GPIO_Init+0x260>
        {
          temp |= iocurrent;
 8040ef0:	693a      	ldr	r2, [r7, #16]
 8040ef2:	68fb      	ldr	r3, [r7, #12]
 8040ef4:	4313      	orrs	r3, r2
 8040ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8040ef8:	4a1f      	ldr	r2, [pc, #124]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040efa:	693b      	ldr	r3, [r7, #16]
 8040efc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8040f00:	4b1d      	ldr	r3, [pc, #116]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040f02:	681b      	ldr	r3, [r3, #0]
 8040f04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040f06:	68fb      	ldr	r3, [r7, #12]
 8040f08:	43db      	mvns	r3, r3
 8040f0a:	693a      	ldr	r2, [r7, #16]
 8040f0c:	4013      	ands	r3, r2
 8040f0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8040f10:	683b      	ldr	r3, [r7, #0]
 8040f12:	685b      	ldr	r3, [r3, #4]
 8040f14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8040f18:	2b00      	cmp	r3, #0
 8040f1a:	d003      	beq.n	8040f24 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8040f1c:	693a      	ldr	r2, [r7, #16]
 8040f1e:	68fb      	ldr	r3, [r7, #12]
 8040f20:	4313      	orrs	r3, r2
 8040f22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8040f24:	4a14      	ldr	r2, [pc, #80]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040f26:	693b      	ldr	r3, [r7, #16]
 8040f28:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8040f2a:	4b13      	ldr	r3, [pc, #76]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040f2c:	685b      	ldr	r3, [r3, #4]
 8040f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8040f30:	68fb      	ldr	r3, [r7, #12]
 8040f32:	43db      	mvns	r3, r3
 8040f34:	693a      	ldr	r2, [r7, #16]
 8040f36:	4013      	ands	r3, r2
 8040f38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8040f3a:	683b      	ldr	r3, [r7, #0]
 8040f3c:	685b      	ldr	r3, [r3, #4]
 8040f3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8040f42:	2b00      	cmp	r3, #0
 8040f44:	d003      	beq.n	8040f4e <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8040f46:	693a      	ldr	r2, [r7, #16]
 8040f48:	68fb      	ldr	r3, [r7, #12]
 8040f4a:	4313      	orrs	r3, r2
 8040f4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8040f4e:	4a0a      	ldr	r2, [pc, #40]	; (8040f78 <HAL_GPIO_Init+0x2e0>)
 8040f50:	693b      	ldr	r3, [r7, #16]
 8040f52:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8040f54:	697b      	ldr	r3, [r7, #20]
 8040f56:	3301      	adds	r3, #1
 8040f58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8040f5a:	683b      	ldr	r3, [r7, #0]
 8040f5c:	681a      	ldr	r2, [r3, #0]
 8040f5e:	697b      	ldr	r3, [r7, #20]
 8040f60:	fa22 f303 	lsr.w	r3, r2, r3
 8040f64:	2b00      	cmp	r3, #0
 8040f66:	f47f ae9f 	bne.w	8040ca8 <HAL_GPIO_Init+0x10>
  }
}
 8040f6a:	bf00      	nop
 8040f6c:	bf00      	nop
 8040f6e:	371c      	adds	r7, #28
 8040f70:	46bd      	mov	sp, r7
 8040f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040f76:	4770      	bx	lr
 8040f78:	4002f400 	.word	0x4002f400
 8040f7c:	42020000 	.word	0x42020000
 8040f80:	42020400 	.word	0x42020400
 8040f84:	42020800 	.word	0x42020800
 8040f88:	42020c00 	.word	0x42020c00
 8040f8c:	42021000 	.word	0x42021000
 8040f90:	42021400 	.word	0x42021400
 8040f94:	42021800 	.word	0x42021800

08040f98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8040f98:	b480      	push	{r7}
 8040f9a:	b083      	sub	sp, #12
 8040f9c:	af00      	add	r7, sp, #0
 8040f9e:	6078      	str	r0, [r7, #4]
 8040fa0:	460b      	mov	r3, r1
 8040fa2:	807b      	strh	r3, [r7, #2]
 8040fa4:	4613      	mov	r3, r2
 8040fa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8040fa8:	787b      	ldrb	r3, [r7, #1]
 8040faa:	2b00      	cmp	r3, #0
 8040fac:	d003      	beq.n	8040fb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8040fae:	887a      	ldrh	r2, [r7, #2]
 8040fb0:	687b      	ldr	r3, [r7, #4]
 8040fb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8040fb4:	e002      	b.n	8040fbc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8040fb6:	887a      	ldrh	r2, [r7, #2]
 8040fb8:	687b      	ldr	r3, [r7, #4]
 8040fba:	629a      	str	r2, [r3, #40]	; 0x28
}
 8040fbc:	bf00      	nop
 8040fbe:	370c      	adds	r7, #12
 8040fc0:	46bd      	mov	sp, r7
 8040fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040fc6:	4770      	bx	lr

08040fc8 <__libc_init_array>:
 8040fc8:	b570      	push	{r4, r5, r6, lr}
 8040fca:	4d0d      	ldr	r5, [pc, #52]	; (8041000 <__libc_init_array+0x38>)
 8040fcc:	2600      	movs	r6, #0
 8040fce:	4c0d      	ldr	r4, [pc, #52]	; (8041004 <__libc_init_array+0x3c>)
 8040fd0:	1b64      	subs	r4, r4, r5
 8040fd2:	10a4      	asrs	r4, r4, #2
 8040fd4:	42a6      	cmp	r6, r4
 8040fd6:	d109      	bne.n	8040fec <__libc_init_array+0x24>
 8040fd8:	4d0b      	ldr	r5, [pc, #44]	; (8041008 <__libc_init_array+0x40>)
 8040fda:	2600      	movs	r6, #0
 8040fdc:	4c0b      	ldr	r4, [pc, #44]	; (804100c <__libc_init_array+0x44>)
 8040fde:	f000 f817 	bl	8041010 <_init>
 8040fe2:	1b64      	subs	r4, r4, r5
 8040fe4:	10a4      	asrs	r4, r4, #2
 8040fe6:	42a6      	cmp	r6, r4
 8040fe8:	d105      	bne.n	8040ff6 <__libc_init_array+0x2e>
 8040fea:	bd70      	pop	{r4, r5, r6, pc}
 8040fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8040ff0:	3601      	adds	r6, #1
 8040ff2:	4798      	blx	r3
 8040ff4:	e7ee      	b.n	8040fd4 <__libc_init_array+0xc>
 8040ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8040ffa:	3601      	adds	r6, #1
 8040ffc:	4798      	blx	r3
 8040ffe:	e7f2      	b.n	8040fe6 <__libc_init_array+0x1e>
 8041000:	080410b4 	.word	0x080410b4
 8041004:	080410b4 	.word	0x080410b4
 8041008:	080410b4 	.word	0x080410b4
 804100c:	080410b8 	.word	0x080410b8

08041010 <_init>:
 8041010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8041012:	bf00      	nop
 8041014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8041016:	bc08      	pop	{r3}
 8041018:	469e      	mov	lr, r3
 804101a:	4770      	bx	lr

0804101c <_fini>:
 804101c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804101e:	bf00      	nop
 8041020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8041022:	bc08      	pop	{r3}
 8041024:	469e      	mov	lr, r3
 8041026:	4770      	bx	lr

08041028 <__SECURE_run_attestation_wait_mode_veneer>:
 8041028:	b401      	push	{r0}
 804102a:	4802      	ldr	r0, [pc, #8]	; (8041034 <__SECURE_run_attestation_wait_mode_veneer+0xc>)
 804102c:	4684      	mov	ip, r0
 804102e:	bc01      	pop	{r0}
 8041030:	4760      	bx	ip
 8041032:	bf00      	nop
 8041034:	0c03e051 	.word	0x0c03e051

08041038 <__SECURE_SystemCoreClockUpdate_veneer>:
 8041038:	b401      	push	{r0}
 804103a:	4802      	ldr	r0, [pc, #8]	; (8041044 <__SECURE_SystemCoreClockUpdate_veneer+0xc>)
 804103c:	4684      	mov	ip, r0
 804103e:	bc01      	pop	{r0}
 8041040:	4760      	bx	ip
 8041042:	bf00      	nop
 8041044:	0c03e001 	.word	0x0c03e001

08041048 <__SECURE_log_cond_br_not_taken_veneer>:
 8041048:	b401      	push	{r0}
 804104a:	4802      	ldr	r0, [pc, #8]	; (8041054 <__SECURE_log_cond_br_not_taken_veneer+0xc>)
 804104c:	4684      	mov	ip, r0
 804104e:	bc01      	pop	{r0}
 8041050:	4760      	bx	ip
 8041052:	bf00      	nop
 8041054:	0c03e021 	.word	0x0c03e021

08041058 <__SECURE_RegisterCallback_veneer>:
 8041058:	b401      	push	{r0}
 804105a:	4802      	ldr	r0, [pc, #8]	; (8041064 <__SECURE_RegisterCallback_veneer+0xc>)
 804105c:	4684      	mov	ip, r0
 804105e:	bc01      	pop	{r0}
 8041060:	4760      	bx	ip
 8041062:	bf00      	nop
 8041064:	0c03e049 	.word	0x0c03e049

08041068 <__SECURE_record_output_data_veneer>:
 8041068:	b401      	push	{r0}
 804106a:	4802      	ldr	r0, [pc, #8]	; (8041074 <__SECURE_record_output_data_veneer+0xc>)
 804106c:	4684      	mov	ip, r0
 804106e:	bc01      	pop	{r0}
 8041070:	4760      	bx	ip
 8041072:	bf00      	nop
 8041074:	0c03e011 	.word	0x0c03e011

08041078 <__SECURE_log_indr_fwd_veneer>:
 8041078:	b401      	push	{r0}
 804107a:	4802      	ldr	r0, [pc, #8]	; (8041084 <__SECURE_log_indr_fwd_veneer+0xc>)
 804107c:	4684      	mov	ip, r0
 804107e:	bc01      	pop	{r0}
 8041080:	4760      	bx	ip
 8041082:	bf00      	nop
 8041084:	0c03e019 	.word	0x0c03e019

08041088 <__SECURE_log_ret_veneer>:
 8041088:	b401      	push	{r0}
 804108a:	4802      	ldr	r0, [pc, #8]	; (8041094 <__SECURE_log_ret_veneer+0xc>)
 804108c:	4684      	mov	ip, r0
 804108e:	bc01      	pop	{r0}
 8041090:	4760      	bx	ip
 8041092:	bf00      	nop
 8041094:	0c03e039 	.word	0x0c03e039

08041098 <__SECURE_log_cond_br_taken_veneer>:
 8041098:	b401      	push	{r0}
 804109a:	4802      	ldr	r0, [pc, #8]	; (80410a4 <__SECURE_log_cond_br_taken_veneer+0xc>)
 804109c:	4684      	mov	ip, r0
 804109e:	bc01      	pop	{r0}
 80410a0:	4760      	bx	ip
 80410a2:	bf00      	nop
 80410a4:	0c03e041 	.word	0x0c03e041

Disassembly of section .empty:

08060000 <empty>:
#include "empty.h"

__attribute__ ((section (".empty"), naked)) void empty(){
	__asm__ volatile("mov	r0, r0");
 8060000:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060002:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060004:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060006:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060008:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806000a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806000c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806000e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060010:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060012:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060014:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060016:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060018:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806001a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806001c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806001e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060020:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060022:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060024:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060026:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060028:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806002a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806002c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806002e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060030:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060032:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060034:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060036:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060038:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806003a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806003c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806003e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060040:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060042:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060044:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060046:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060048:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806004a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806004c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806004e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060050:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060052:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060054:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060056:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060058:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806005a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806005c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806005e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060060:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060062:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060064:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060066:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060068:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806006a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806006c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806006e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060070:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060072:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060074:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060076:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060078:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806007a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806007c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806007e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060080:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060082:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060084:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060086:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060088:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806008a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806008c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806008e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060090:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060092:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060094:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060096:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060098:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806009a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806009c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806009e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600a0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600a2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600a4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600a6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600a8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600aa:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ac:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ae:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600b0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600b2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600b4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600b6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600b8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ba:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600bc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600be:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600c0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600c2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600c4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600c6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600c8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ca:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600cc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ce:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600d0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600d2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600d4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600d6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600d8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600da:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600dc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600de:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600e0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600e2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600e4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600e6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600e8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ea:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ec:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600ee:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600f0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600f2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600f4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600f6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600f8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600fa:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600fc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80600fe:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060100:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060102:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060104:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060106:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060108:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806010a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806010c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806010e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060110:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060112:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060114:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060116:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060118:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806011a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806011c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806011e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060120:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060122:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060124:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060126:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060128:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806012a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806012c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806012e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060130:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060132:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060134:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060136:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060138:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806013a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806013c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806013e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060140:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060142:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060144:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060146:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060148:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806014a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806014c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806014e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060150:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060152:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060154:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060156:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060158:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806015a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806015c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806015e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060160:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060162:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060164:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060166:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060168:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806016a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806016c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806016e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060170:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060172:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060174:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060176:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060178:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806017a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806017c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806017e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060180:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060182:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060184:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060186:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060188:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806018a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806018c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806018e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060190:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060192:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060194:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060196:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 8060198:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806019a:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806019c:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 806019e:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601a0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601a2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601a4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601a6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601a8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601aa:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ac:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ae:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601b0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601b2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601b4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601b6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601b8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ba:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601bc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601be:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601c0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601c2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601c4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601c6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601c8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ca:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601cc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ce:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601d0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601d2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601d4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601d6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601d8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601da:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601dc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601de:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601e0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601e2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601e4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601e6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601e8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ea:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ec:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601ee:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601f0:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601f2:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601f4:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601f6:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601f8:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601fa:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601fc:	4600      	mov	r0, r0
	__asm__ volatile("mov	r0, r0");
 80601fe:	4600      	mov	r0, r0
}
 8060200:	bf00      	nop
	...
