###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        79489   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        58666   # Number of read row buffer hits
num_read_cmds                  =        79489   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        20841   # Number of ACT commands
num_pre_cmds                   =        20820   # Number of PRE commands
num_ondemand_pres              =         7650   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6541920   # Cyles of rank active rank.0
rank_active_cycles.1           =      6045251   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3458080   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3954749   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        71641   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          182   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           46   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           33   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           29   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7509   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        40044   # Read request latency (cycles)
read_latency[40-59]            =        17190   # Read request latency (cycles)
read_latency[60-79]            =         9390   # Read request latency (cycles)
read_latency[80-99]            =         2328   # Read request latency (cycles)
read_latency[100-119]          =         2014   # Read request latency (cycles)
read_latency[120-139]          =         1254   # Read request latency (cycles)
read_latency[140-159]          =          647   # Read request latency (cycles)
read_latency[160-179]          =          496   # Read request latency (cycles)
read_latency[180-199]          =          363   # Read request latency (cycles)
read_latency[200-]             =         5763   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =    3.205e+08   # Read energy
act_energy                     =   5.7021e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65988e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89828e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.08216e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.77224e+09   # Active standby energy rank.1
average_read_latency           =      78.0673   # Average read request latency (cycles)
average_interarrival           =      125.802   # Average request interarrival latency (cycles)
total_energy                   =  1.24947e+10   # Total energy (pJ)
average_power                  =      1249.47   # Average power (mW)
average_bandwidth              =     0.678306   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        73505   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        55413   # Number of read row buffer hits
num_read_cmds                  =        73505   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18117   # Number of ACT commands
num_pre_cmds                   =        18098   # Number of PRE commands
num_ondemand_pres              =         5780   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6165618   # Cyles of rank active rank.0
rank_active_cycles.1           =      6244631   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3834382   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3755369   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        65689   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          205   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           65   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           34   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           20   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7423   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        39040   # Read request latency (cycles)
read_latency[40-59]            =        16038   # Read request latency (cycles)
read_latency[60-79]            =         7943   # Read request latency (cycles)
read_latency[80-99]            =         1842   # Read request latency (cycles)
read_latency[100-119]          =         1649   # Read request latency (cycles)
read_latency[120-139]          =         1122   # Read request latency (cycles)
read_latency[140-159]          =          612   # Read request latency (cycles)
read_latency[160-179]          =          502   # Read request latency (cycles)
read_latency[180-199]          =          421   # Read request latency (cycles)
read_latency[200-]             =         4336   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.96372e+08   # Read energy
act_energy                     =  4.95681e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8405e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80258e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.84735e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.89665e+09   # Active standby energy rank.1
average_read_latency           =      64.0026   # Average read request latency (cycles)
average_interarrival           =      136.043   # Average request interarrival latency (cycles)
total_energy                   =  1.24377e+10   # Total energy (pJ)
average_power                  =      1243.77   # Average power (mW)
average_bandwidth              =     0.627243   # Average bandwidth
