INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.ip_user_files/bd/bram/sim/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sources_1/new/BcdDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BcdDisplay
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module Mux_4to1
INFO: [VRFC 10-311] analyzing module Bin_7Segment_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sources_1/new/BinBcdConverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinBcdConverter
INFO: [VRFC 10-311] analyzing module Shift_Add3_ALG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sources_1/new/CacheController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.gen/sources_1/bd/bram/hdl/bram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sim_1/new/TopModuleTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModuleTB
