

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'
================================================================
* Date:           Sun Sep  3 07:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9220|     9220|  92.200 us|  92.200 us|  9220|  9220|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i1_l_j1  |     9218|     9218|         4|          1|          1|  9216|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    141|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     101|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     101|    213|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_120_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln43_fu_132_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln44_fu_160_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln46_fu_212_p2       |         +|   0|  0|  14|          14|          14|
    |v22_V_fu_223_p2          |         +|   0|  0|  31|          24|          24|
    |sub_ln46_fu_199_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln43_fu_114_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln44_fu_138_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln43_1_fu_152_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln43_fu_144_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 141|         107|          86|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j1_load                |   9|          2|   10|         20|
    |i1_fu_58                                |   9|          2|    4|          8|
    |indvar_flatten13_fu_62                  |   9|          2|   14|         28|
    |j1_fu_54                                |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i1_fu_58                          |   4|   0|    4|          0|
    |indvar_flatten13_fu_62            |  14|   0|   14|          0|
    |j1_fu_54                          |  10|   0|   10|          0|
    |select_ln43_1_reg_260             |   4|   0|    4|          0|
    |select_ln43_reg_254               |  10|   0|   10|          0|
    |v22_V_reg_277                     |  24|   0|   24|          0|
    |v3_addr_reg_266                   |  14|   0|   14|          0|
    |v3_addr_reg_266_pp0_iter2_reg     |  14|   0|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 101|   0|  101|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_bias_i1_l_j1|  return value|
|v3_address0    |  out|   14|   ap_memory|                                        v3|         array|
|v3_ce0         |  out|    1|   ap_memory|                                        v3|         array|
|v3_we0         |  out|    1|   ap_memory|                                        v3|         array|
|v3_d0          |  out|   24|   ap_memory|                                        v3|         array|
|v3_address1    |  out|   14|   ap_memory|                                        v3|         array|
|v3_ce1         |  out|    1|   ap_memory|                                        v3|         array|
|v3_q1          |   in|   24|   ap_memory|                                        v3|         array|
|v244_address0  |  out|   10|   ap_memory|                                      v244|         array|
|v244_ce0       |  out|    1|   ap_memory|                                      v244|         array|
|v244_q0        |   in|   24|   ap_memory|                                      v244|         array|
+---------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 7 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 8 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %v244, void @empty_14, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body55"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [kernel.cpp:43]   --->   Operation 15 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.20ns)   --->   "%icmp_ln43 = icmp_eq  i14 %indvar_flatten13_load, i14 9216" [kernel.cpp:43]   --->   Operation 17 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.81ns)   --->   "%add_ln43_1 = add i14 %indvar_flatten13_load, i14 1" [kernel.cpp:43]   --->   Operation 18 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc70, void %for.end72.exitStub" [kernel.cpp:43]   --->   Operation 19 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j1_load = load i10 %j1" [kernel.cpp:44]   --->   Operation 20 'load' 'j1_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [kernel.cpp:43]   --->   Operation 21 'load' 'i1_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln43 = add i4 %i1_load, i4 1" [kernel.cpp:43]   --->   Operation 22 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp_eq  i10 %j1_load, i10 768" [kernel.cpp:44]   --->   Operation 23 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%select_ln43 = select i1 %icmp_ln44, i10 0, i10 %j1_load" [kernel.cpp:43]   --->   Operation 24 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln43_1 = select i1 %icmp_ln44, i4 %add_ln43, i4 %i1_load" [kernel.cpp:43]   --->   Operation 25 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln44 = add i10 %select_ln43, i10 1" [kernel.cpp:44]   --->   Operation 26 'add' 'add_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln44 = store i14 %add_ln43_1, i14 %indvar_flatten13" [kernel.cpp:44]   --->   Operation 27 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %select_ln43_1, i4 %i1" [kernel.cpp:44]   --->   Operation 28 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln44 = store i10 %add_ln44, i10 %j1" [kernel.cpp:44]   --->   Operation 29 'store' 'store_ln44' <Predicate = (!icmp_ln43)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln43_1, i10 0" [kernel.cpp:46]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln43_1, i8 0" [kernel.cpp:46]   --->   Operation 31 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i12 %tmp_25" [kernel.cpp:46]   --->   Operation 32 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46 = sub i14 %tmp_s, i14 %zext_ln46" [kernel.cpp:46]   --->   Operation 33 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j1_cast = zext i10 %select_ln43" [kernel.cpp:43]   --->   Operation 34 'zext' 'j1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i10 %select_ln43" [kernel.cpp:46]   --->   Operation 35 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln46 = add i14 %sub_ln46, i14 %zext_ln46_1" [kernel.cpp:46]   --->   Operation 36 'add' 'add_ln46' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i14 %add_ln46" [kernel.cpp:46]   --->   Operation 37 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i24 %v3, i64 0, i64 %zext_ln46_2" [kernel.cpp:46]   --->   Operation 38 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%v244_addr = getelementptr i24 %v244, i64 0, i64 %j1_cast" [kernel.cpp:45]   --->   Operation 39 'getelementptr' 'v244_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%v20_V = load i10 %v244_addr" [kernel.cpp:45]   --->   Operation 40 'load' 'v20_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%v21_V = load i14 %v3_addr" [kernel.cpp:46]   --->   Operation 41 'load' 'v21_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%v20_V = load i10 %v244_addr" [kernel.cpp:45]   --->   Operation 42 'load' 'v20_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%v21_V = load i14 %v3_addr" [kernel.cpp:46]   --->   Operation 43 'load' 'v21_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 44 [1/1] (2.31ns)   --->   "%v22_V = add i24 %v21_V, i24 %v20_V"   --->   Operation 44 'add' 'v22_V' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i1_l_j1_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [kernel.cpp:44]   --->   Operation 48 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln48 = store i24 %v22_V, i14 %v3_addr" [kernel.cpp:48]   --->   Operation 49 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body55" [kernel.cpp:44]   --->   Operation 50 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                    (alloca           ) [ 01000]
i1                    (alloca           ) [ 01000]
indvar_flatten13      (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten13_load (load             ) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
icmp_ln43             (icmp             ) [ 01110]
add_ln43_1            (add              ) [ 00000]
br_ln43               (br               ) [ 00000]
j1_load               (load             ) [ 00000]
i1_load               (load             ) [ 00000]
add_ln43              (add              ) [ 00000]
icmp_ln44             (icmp             ) [ 00000]
select_ln43           (select           ) [ 01100]
select_ln43_1         (select           ) [ 01100]
add_ln44              (add              ) [ 00000]
store_ln44            (store            ) [ 00000]
store_ln44            (store            ) [ 00000]
store_ln44            (store            ) [ 00000]
tmp_s                 (bitconcatenate   ) [ 00000]
tmp_25                (bitconcatenate   ) [ 00000]
zext_ln46             (zext             ) [ 00000]
sub_ln46              (sub              ) [ 00000]
j1_cast               (zext             ) [ 00000]
zext_ln46_1           (zext             ) [ 00000]
add_ln46              (add              ) [ 00000]
zext_ln46_2           (zext             ) [ 00000]
v3_addr               (getelementptr    ) [ 01011]
v244_addr             (getelementptr    ) [ 01010]
v20_V                 (load             ) [ 00000]
v21_V                 (load             ) [ 00000]
v22_V                 (add              ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
empty                 (speclooptripcount) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
specloopname_ln44     (specloopname     ) [ 00000]
store_ln48            (store            ) [ 00000]
br_ln44               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v244">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v244"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bias_i1_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten13_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v3_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="v244_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="24" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v244_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v20_V/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="2"/>
<pin id="88" dir="0" index="1" bw="24" slack="1"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="94" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v21_V/2 store_ln48/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten13_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln43_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="14" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln43_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j1_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i1_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln43_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln44_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln43_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln43_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln44_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln44_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="0"/>
<pin id="168" dir="0" index="1" bw="14" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln44_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln44_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="1"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_25_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="1"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln46_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sub_ln46_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="0"/>
<pin id="201" dir="0" index="1" bw="12" slack="0"/>
<pin id="202" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="j1_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j1_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln46_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln46_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln46_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="v22_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="0" index="1" bw="24" slack="0"/>
<pin id="226" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v22_V/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="j1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten13_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln43_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="254" class="1005" name="select_ln43_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

<comp id="260" class="1005" name="select_ln43_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="v3_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="1"/>
<pin id="268" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v3_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="v244_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="1"/>
<pin id="274" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v244_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="v22_V_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="1"/>
<pin id="279" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v22_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="66" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="126" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="126" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="138" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="132" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="129" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="144" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="120" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="152" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="160" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="181" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="216"><net_src comp="199" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="227"><net_src comp="86" pin="7"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="80" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="54" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="239"><net_src comp="58" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="246"><net_src comp="62" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="253"><net_src comp="114" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="144" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="263"><net_src comp="152" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="269"><net_src comp="66" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="275"><net_src comp="73" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="280"><net_src comp="223" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {4 }
	Port: v244 | {}
 - Input state : 
	Port: Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 : v3 | {2 3 }
	Port: Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 : v244 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln43 : 2
		add_ln43_1 : 2
		br_ln43 : 3
		j1_load : 1
		i1_load : 1
		add_ln43 : 2
		icmp_ln44 : 2
		select_ln43 : 3
		select_ln43_1 : 3
		add_ln44 : 4
		store_ln44 : 3
		store_ln44 : 4
		store_ln44 : 5
	State 2
		zext_ln46 : 1
		sub_ln46 : 2
		add_ln46 : 3
		zext_ln46_2 : 4
		v3_addr : 5
		v244_addr : 1
		v20_V : 2
		v21_V : 6
	State 3
		v22_V : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln43_1_fu_120  |    0    |    17   |
|          |    add_ln43_fu_132   |    0    |    13   |
|    add   |    add_ln44_fu_160   |    0    |    13   |
|          |    add_ln46_fu_212   |    0    |    14   |
|          |     v22_V_fu_223     |    0    |    31   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln43_fu_114   |    0    |    12   |
|          |   icmp_ln44_fu_138   |    0    |    11   |
|----------|----------------------|---------|---------|
|  select  |  select_ln43_fu_144  |    0    |    10   |
|          | select_ln43_1_fu_152 |    0    |    4    |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln46_fu_199   |    0    |    14   |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_181     |    0    |    0    |
|          |     tmp_25_fu_188    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln46_fu_195   |    0    |    0    |
|   zext   |    j1_cast_fu_205    |    0    |    0    |
|          |  zext_ln46_1_fu_209  |    0    |    0    |
|          |  zext_ln46_2_fu_218  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   139   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i1_reg_236       |    4   |
|    icmp_ln43_reg_250   |    1   |
|indvar_flatten13_reg_243|   14   |
|       j1_reg_229       |   10   |
|  select_ln43_1_reg_260 |    4   |
|   select_ln43_reg_254  |   10   |
|      v22_V_reg_277     |   24   |
|    v244_addr_reg_272   |   10   |
|     v3_addr_reg_266    |   14   |
+------------------------+--------+
|          Total         |   91   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   91   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   91   |   157  |
+-----------+--------+--------+--------+
