

================================================================
== Vivado HLS Report for 'load_data_1158'
================================================================
* Date:           Sun Apr 28 16:05:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |                                   |                        |  Latency  |  Interval | Pipeline|
        |              Instance             |         Module         | min | max | min | max |   Type  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+
        |grp_copy_input_fmem2buff_9_fu_284  |copy_input_fmem2buff_9  |  797|  977|  797|  977|   none  |
        |grp_copy_weight_fmem2buf_7_fu_298  |copy_weight_fmem2buf_7  |   41|   41|   41|   41|   none  |
        |grp_copy_beta_fmem2buffe_3_fu_327  |copy_beta_fmem2buffe_3  |    9|   13|    9|   13|   none  |
        +-----------------------------------+------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|   256|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      57|    -|
|FIFO             |        0|      -|      15|      48|    -|
|Instance         |        -|      -|     370|     872|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     258|    -|
|Register         |        -|      -|      43|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     428|    1235|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |grp_copy_beta_fmem2buffe_3_fu_327  |copy_beta_fmem2buffe_3  |        0|      0|   66|  168|
    |grp_copy_input_fmem2buff_9_fu_284  |copy_input_fmem2buff_9  |        0|      0|  180|  447|
    |grp_copy_weight_fmem2buf_7_fu_298  |copy_weight_fmem2buf_7  |        0|      0|  124|  257|
    +-----------------------------------+------------------------+---------+-------+-----+-----+
    |Total                              |                        |        0|      0|  370|  872|
    +-----------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |beta_cntl_V_fifo_U    |        0|  5|  16|     1|    1|        1|
    |input_cntl_V_fifo_U   |        0|  5|  16|     1|    1|        1|
    |weight_cntl_V_fifo_U  |        0|  5|  16|     1|    1|        1|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0| 15|  48|     3|    3|        3|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |n_fu_376_p2                      |     +    |      0|  0|  17|           2|          10|
    |tmp_701_i_i_i_i_fu_352_p2        |     -    |      0|  0|  18|          11|          10|
    |tmp_702_i_i_i_i_fu_362_p2        |   icmp   |      0|  0|  13|          10|           2|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |nLoops_fu_368_p3                 |  select  |      0|  0|   3|           1|           3|
    |data_buffer_V_din                |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  57|          27|          29|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |beta_buffer_V_write       |   9|          2|    1|          2|
    |beta_cntl_V_write         |   9|          2|    1|          2|
    |input_buffer_V_write      |   9|          2|    1|          2|
    |input_cntl_V_write        |   9|          2|    1|          2|
    |inputs_offset_c_blk_n     |   9|          2|    1|          2|
    |m_axi_betas_ARVALID       |   9|          2|    1|          2|
    |m_axi_betas_RREADY        |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID      |   9|          2|    1|          2|
    |m_axi_inputs_RREADY       |   9|          2|    1|          2|
    |m_axi_weights_ARVALID     |   9|          2|    1|          2|
    |m_axi_weights_RREADY      |   9|          2|    1|          2|
    |outputs_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    |tmp_466_reg_272           |   9|          2|   10|         20|
    |weight_buffer_0_V_write   |   9|          2|    1|          2|
    |weight_buffer_1_V_write   |   9|          2|    1|          2|
    |weight_buffer_2_V_write   |   9|          2|    1|          2|
    |weight_buffer_3_V_write   |   9|          2|    1|          2|
    |weight_buffer_4_V_write   |   9|          2|    1|          2|
    |weight_buffer_5_V_write   |   9|          2|    1|          2|
    |weight_buffer_6_V_write   |   9|          2|    1|          2|
    |weight_buffer_7_V_write   |   9|          2|    1|          2|
    |weight_buffer_8_V_write   |   9|          2|    1|          2|
    |weight_cntl_V_write       |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 258|         56|   35|         74|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   5|   0|    5|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |grp_copy_beta_fmem2buffe_3_fu_327_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_input_fmem2buff_9_fu_284_ap_start_reg  |   1|   0|    1|          0|
    |grp_copy_weight_fmem2buf_7_fu_298_ap_start_reg  |   1|   0|    1|          0|
    |nLoops_reg_444                                  |   2|   0|    2|          0|
    |n_reg_451                                       |  10|   0|   10|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |tmp_465_reg_460                                 |   1|   0|    1|          0|
    |tmp_466_reg_272                                 |  10|   0|   10|          0|
    |tmp_467_reg_436                                 |  10|   0|   32|         22|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  43|   0|   65|         22|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |   load_data.1158   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |   load_data.1158   | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |   load_data.1158   | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |   load_data.1158   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |   load_data.1158   | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |   load_data.1158   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |   load_data.1158   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |   load_data.1158   | return value |
|start_out                  | out |    1| ap_ctrl_hs |   load_data.1158   | return value |
|start_write                | out |    1| ap_ctrl_hs |   load_data.1158   | return value |
|m_axi_inputs_AWVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_AWUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WVALID        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WREADY        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WDATA         | out |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WSTRB         | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WLAST         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WID           | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_WUSER         | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARVALID       | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREADY       |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARADDR        | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARID          | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLEN         | out |   32|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARSIZE        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARBURST       | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARLOCK        | out |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARCACHE       | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARPROT        | out |    3|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARQOS         | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARREGION      | out |    4|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_ARUSER        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RDATA         |  in |   16|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RLAST         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_RRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BVALID        |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BREADY        | out |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BRESP         |  in |    2|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BID           |  in |    1|    m_axi   |       inputs       |    pointer   |
|m_axi_inputs_BUSER         |  in |    1|    m_axi   |       inputs       |    pointer   |
|inputs_offset              |  in |   31|   ap_none  |    inputs_offset   |    scalar    |
|inputs_offset1             |  in |   18|   ap_none  |   inputs_offset1   |    scalar    |
|m_axi_weights_AWVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_AWUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WVALID       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WREADY       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WDATA        | out |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WSTRB        | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WLAST        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WID          | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_WUSER        | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARVALID      | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREADY      |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARADDR       | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARID         | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLEN        | out |   32|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARSIZE       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARBURST      | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARLOCK       | out |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARCACHE      | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARPROT       | out |    3|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARQOS        | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARREGION     | out |    4|    m_axi   |       weights      |    pointer   |
|m_axi_weights_ARUSER       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RDATA        |  in |   16|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RLAST        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_RRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BVALID       |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BREADY       | out |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BRESP        |  in |    2|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BID          |  in |    1|    m_axi   |       weights      |    pointer   |
|m_axi_weights_BUSER        |  in |    1|    m_axi   |       weights      |    pointer   |
|weights_offset             |  in |   31|   ap_none  |   weights_offset   |    scalar    |
|m_axi_betas_AWVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_AWUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WVALID         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WREADY         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WDATA          | out |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WSTRB          | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WLAST          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WID            | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_WUSER          | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARVALID        | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREADY        |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARADDR         | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARID           | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLEN          | out |   32|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARSIZE         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARBURST        | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARLOCK         | out |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARCACHE        | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARPROT         | out |    3|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARQOS          | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARREGION       | out |    4|    m_axi   |        betas       |    pointer   |
|m_axi_betas_ARUSER         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RDATA          |  in |   16|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RLAST          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_RRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BVALID         |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BREADY         | out |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BRESP          |  in |    2|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BID            |  in |    1|    m_axi   |        betas       |    pointer   |
|m_axi_betas_BUSER          |  in |    1|    m_axi   |        betas       |    pointer   |
|betas_offset               |  in |   31|   ap_none  |    betas_offset    |    scalar    |
|input_buffer_V_din         | out |   16|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_full_n      |  in |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|input_buffer_V_write       | out |    1|   ap_fifo  |   input_buffer_V   |    pointer   |
|weight_buffer_0_V_din      | out |   16|   ap_fifo  |  weight_buffer_0_V |    pointer   |
|weight_buffer_0_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_0_V |    pointer   |
|weight_buffer_0_V_write    | out |    1|   ap_fifo  |  weight_buffer_0_V |    pointer   |
|weight_buffer_1_V_din      | out |   16|   ap_fifo  |  weight_buffer_1_V |    pointer   |
|weight_buffer_1_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_1_V |    pointer   |
|weight_buffer_1_V_write    | out |    1|   ap_fifo  |  weight_buffer_1_V |    pointer   |
|weight_buffer_2_V_din      | out |   16|   ap_fifo  |  weight_buffer_2_V |    pointer   |
|weight_buffer_2_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_2_V |    pointer   |
|weight_buffer_2_V_write    | out |    1|   ap_fifo  |  weight_buffer_2_V |    pointer   |
|weight_buffer_3_V_din      | out |   16|   ap_fifo  |  weight_buffer_3_V |    pointer   |
|weight_buffer_3_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_3_V |    pointer   |
|weight_buffer_3_V_write    | out |    1|   ap_fifo  |  weight_buffer_3_V |    pointer   |
|weight_buffer_4_V_din      | out |   16|   ap_fifo  |  weight_buffer_4_V |    pointer   |
|weight_buffer_4_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_4_V |    pointer   |
|weight_buffer_4_V_write    | out |    1|   ap_fifo  |  weight_buffer_4_V |    pointer   |
|weight_buffer_5_V_din      | out |   16|   ap_fifo  |  weight_buffer_5_V |    pointer   |
|weight_buffer_5_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_5_V |    pointer   |
|weight_buffer_5_V_write    | out |    1|   ap_fifo  |  weight_buffer_5_V |    pointer   |
|weight_buffer_6_V_din      | out |   16|   ap_fifo  |  weight_buffer_6_V |    pointer   |
|weight_buffer_6_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_6_V |    pointer   |
|weight_buffer_6_V_write    | out |    1|   ap_fifo  |  weight_buffer_6_V |    pointer   |
|weight_buffer_7_V_din      | out |   16|   ap_fifo  |  weight_buffer_7_V |    pointer   |
|weight_buffer_7_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_7_V |    pointer   |
|weight_buffer_7_V_write    | out |    1|   ap_fifo  |  weight_buffer_7_V |    pointer   |
|weight_buffer_8_V_din      | out |   16|   ap_fifo  |  weight_buffer_8_V |    pointer   |
|weight_buffer_8_V_full_n   |  in |    1|   ap_fifo  |  weight_buffer_8_V |    pointer   |
|weight_buffer_8_V_write    | out |    1|   ap_fifo  |  weight_buffer_8_V |    pointer   |
|beta_buffer_V_din          | out |   16|   ap_fifo  |    beta_buffer_V   |    pointer   |
|beta_buffer_V_full_n       |  in |    1|   ap_fifo  |    beta_buffer_V   |    pointer   |
|beta_buffer_V_write        | out |    1|   ap_fifo  |    beta_buffer_V   |    pointer   |
|data_buffer_V_din          | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_full_n       |  in |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_buffer_V_write        | out |    1|   ap_fifo  |    data_buffer_V   |    pointer   |
|data_c_V_din               | out |   32|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_full_n            |  in |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_c_V_write             | out |    1|   ap_fifo  |      data_c_V      |    pointer   |
|data_r_V_din               | out |   32|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_full_n            |  in |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_r_V_write             | out |    1|   ap_fifo  |      data_r_V      |    pointer   |
|data_n_V_din               | out |   32|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_full_n            |  in |    1|   ap_fifo  |      data_n_V      |    pointer   |
|data_n_V_write             | out |    1|   ap_fifo  |      data_n_V      |    pointer   |
|inputs_offset_c_din        | out |   18|   ap_fifo  |   inputs_offset_c  |    pointer   |
|inputs_offset_c_full_n     |  in |    1|   ap_fifo  |   inputs_offset_c  |    pointer   |
|inputs_offset_c_write      | out |    1|   ap_fifo  |   inputs_offset_c  |    pointer   |
|outputs_offset             |  in |   31|   ap_none  |   outputs_offset   |    scalar    |
|outputs_offset_out_din     | out |   31|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_full_n  |  in |    1|   ap_fifo  | outputs_offset_out |    pointer   |
|outputs_offset_out_write   | out |    1|   ap_fifo  | outputs_offset_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	3  / (!tmp_1133_0_i_i_i_i)
	4  / (tmp_1133_0_i_i_i_i)
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 6 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 7 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 8 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %inputs_offset1)"   --->   Operation 9 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 10 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:752->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 11 'alloca' 'input_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:754->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 12 'alloca' 'weight_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%beta_cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:756->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 13 'alloca' 'beta_cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %inputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %inputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i31P(i31* %outputs_offset_out, i31 %outputs_offset_read)"   --->   Operation 59 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %inputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %inputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i18P(i18* %inputs_offset_c, i18 %inputs_offset1_read)"   --->   Operation 101 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %beta_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @input_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %input_cntl_V, i1* %input_cntl_V)"   --->   Operation 108 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @weight_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %weight_cntl_V, i1* %weight_cntl_V)"   --->   Operation 110 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @beta_cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %beta_cntl_V, i1* %beta_cntl_V)"   --->   Operation 112 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %beta_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.65ns)   --->   "br label %.loopexit.i.i.i.i" [mobile_net_hls_v1/conv.hpp:767->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_466 = phi i10 [ 0, %entry ], [ %n, %.loopexit.loopexit.i.i.i.i ]"   --->   Operation 115 'phi' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_467 = zext i10 %tmp_466 to i32" [mobile_net_hls_v1/conv.hpp:767->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 116 'zext' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_466, i32 9)" [mobile_net_hls_v1/conv.hpp:767->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 117 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 118 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exit, label %.preheader32.preheader.i.i.i.i" [mobile_net_hls_v1/conv.hpp:767->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.78ns)   --->   "%tmp_701_i_i_i_i = sub i10 -512, %tmp_466" [mobile_net_hls_v1/conv.hpp:777->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 120 'sub' 'tmp_701_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_464 = trunc i10 %tmp_701_i_i_i_i to i2" [mobile_net_hls_v1/conv.hpp:777->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 121 'trunc' 'tmp_464' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.91ns)   --->   "%tmp_702_i_i_i_i = icmp ugt i10 %tmp_701_i_i_i_i, 2" [mobile_net_hls_v1/conv.hpp:777->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 122 'icmp' 'tmp_702_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.17ns)   --->   "%nLoops = select i1 %tmp_702_i_i_i_i, i2 -2, i2 %tmp_464" [mobile_net_hls_v1/conv.hpp:777->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 123 'select' 'nLoops' <Predicate = (!tmp)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.78ns)   --->   "%n = add i10 2, %tmp_466" [mobile_net_hls_v1/conv.hpp:788->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 124 'add' 'n' <Predicate = (!tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader.0.0.i.i.i.i" [mobile_net_hls_v1/conv.hpp:772->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 125 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 126 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_1133_0_i_i_i_i = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:772->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 127 'nbwritereq' 'tmp_1133_0_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_1133_0_i_i_i_i, label %._crit_edge3.0.0.i.i.i.i, label %.preheader.0.0.i.i.i.i" [mobile_net_hls_v1/conv.hpp:772->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.51ns)   --->   "call fastcc void @copy_input_fmem2buff.9(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i10 %tmp_466, i2 %nLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:779->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 129 'call' <Predicate = (tmp_1133_0_i_i_i_i)> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 130 [2/2] (1.46ns)   --->   "call fastcc void @copy_weight_fmem2buf.7(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, i10 %tmp_466, i2 %nLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:782->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 130 'call' <Predicate = (tmp_1133_0_i_i_i_i)> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 131 [2/2] (3.67ns)   --->   "call fastcc void @copy_beta_fmem2buffe.3(half* %betas, i31 %betas_offset_read, half* %beta_buffer_V, i10 %tmp_466, i2 %nLoops, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:785->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 131 'call' <Predicate = (tmp_1133_0_i_i_i_i)> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %n, i32 9)" [mobile_net_hls_v1/conv.hpp:788->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 132 'bitselect' 'tmp_465' <Predicate = (tmp_1133_0_i_i_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 133 [1/2] (0.00ns)   --->   "call fastcc void @copy_input_fmem2buff.9(half* %inputs, i31 %inputs_offset_read, i18 %inputs_offset1_read, half* %input_buffer_V, i10 %tmp_466, i2 %nLoops, i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:779->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @copy_weight_fmem2buf.7(half* %weights, i31 %weights_offset_read, half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, i10 %tmp_466, i2 %nLoops, i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:782->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [1/2] (0.00ns)   --->   "call fastcc void @copy_beta_fmem2buffe.3(half* %betas, i31 %betas_offset_read, half* %beta_buffer_V, i10 %tmp_466, i2 %nLoops, i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:785->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.12>
ST_5 : Operation 136 [1/1] (0.28ns)   --->   "%tmp_468 = xor i1 %tmp_465, true" [mobile_net_hls_v1/conv.hpp:788->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 136 'xor' 'tmp_468' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1137_0_i_i_i_i = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %input_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:793->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 137 'nbreadreq' 'tmp_1137_0_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %tmp_1137_0_i_i_i_i, label %0, label %.loopexit.loopexit.i.i.i.i" [mobile_net_hls_v1/conv.hpp:793->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1138_0_i_i_i_i = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %weight_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:793->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 139 'nbreadreq' 'tmp_1138_0_i_i_i_i' <Predicate = (tmp_1137_0_i_i_i_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %tmp_1138_0_i_i_i_i, label %1, label %.loopexit.loopexit.i.i.i.i" [mobile_net_hls_v1/conv.hpp:793->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 140 'br' <Predicate = (tmp_1137_0_i_i_i_i)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1139_0_i_i_i_i = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %beta_cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:793->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 141 'nbreadreq' 'tmp_1139_0_i_i_i_i' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_1139_0_i_i_i_i, label %2, label %.loopexit.loopexit.i.i.i.i" [mobile_net_hls_v1/conv.hpp:793->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 142 'br' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.83ns)   --->   "%empty_n_i_0_0_0_i_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %input_cntl_V)" [mobile_net_hls_v1/conv.hpp:795->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 143 'nbread' 'empty_n_i_0_0_0_i_i_s' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 144 [1/1] (1.83ns)   --->   "%empty_n_i11_0_0_0_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %weight_cntl_V)" [mobile_net_hls_v1/conv.hpp:796->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 144 'nbread' 'empty_n_i11_0_0_0_i_s' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 145 [1/1] (1.83ns)   --->   "%empty_n_i13_0_0_0_i_s = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %beta_cntl_V)" [mobile_net_hls_v1/conv.hpp:797->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 145 'nbread' 'empty_n_i13_0_0_0_i_s' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 146 [1/1] (1.83ns)   --->   "%full_n_i15_0_0_0_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_c_V, i32 0)" [mobile_net_hls_v1/conv.hpp:798->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 146 'nbwrite' 'full_n_i15_0_0_0_i_i' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 147 [1/1] (1.83ns)   --->   "%full_n_i4_0_0_0_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_r_V, i32 0)" [mobile_net_hls_v1/conv.hpp:799->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 147 'nbwrite' 'full_n_i4_0_0_0_i_i_s' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 148 [1/1] (1.83ns)   --->   "%full_n_i2_0_0_0_i_i_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %data_n_V, i32 %tmp_467)" [mobile_net_hls_v1/conv.hpp:800->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 148 'nbwrite' 'full_n_i2_0_0_0_i_i_s' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 149 [1/1] (1.83ns)   --->   "%full_n_i_0_0_0_i_i_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %data_buffer_V, i1 %tmp_468)" [mobile_net_hls_v1/conv.hpp:801->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 149 'nbwrite' 'full_n_i_0_0_0_i_i_i' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "br label %.loopexit.loopexit.i.i.i.i" [mobile_net_hls_v1/conv.hpp:802->mobile_net_hls_v1/conv.hpp:1051]   --->   Operation 150 'br' <Predicate = (tmp_1137_0_i_i_i_i & tmp_1138_0_i_i_i_i & tmp_1139_0_i_i_i_i)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "br label %.loopexit.i.i.i.i"   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_buffer_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ beta_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset_read   (read             ) [ 000000]
betas_offset_read     (read             ) [ 001111]
weights_offset_read   (read             ) [ 001111]
inputs_offset1_read   (read             ) [ 001111]
inputs_offset_read    (read             ) [ 001111]
input_cntl_V          (alloca           ) [ 011111]
weight_cntl_V         (alloca           ) [ 011111]
beta_cntl_V           (alloca           ) [ 011111]
StgValue_14           (specinterface    ) [ 000000]
StgValue_15           (specinterface    ) [ 000000]
StgValue_16           (specinterface    ) [ 000000]
StgValue_17           (specinterface    ) [ 000000]
StgValue_18           (specinterface    ) [ 000000]
StgValue_19           (specinterface    ) [ 000000]
StgValue_20           (specinterface    ) [ 000000]
StgValue_21           (specinterface    ) [ 000000]
StgValue_22           (specinterface    ) [ 000000]
StgValue_23           (specinterface    ) [ 000000]
StgValue_24           (specinterface    ) [ 000000]
StgValue_25           (specinterface    ) [ 000000]
StgValue_26           (specinterface    ) [ 000000]
StgValue_27           (specinterface    ) [ 000000]
StgValue_28           (specinterface    ) [ 000000]
StgValue_29           (specinterface    ) [ 000000]
StgValue_30           (specinterface    ) [ 000000]
StgValue_31           (specinterface    ) [ 000000]
StgValue_32           (specinterface    ) [ 000000]
StgValue_33           (specinterface    ) [ 000000]
StgValue_34           (specinterface    ) [ 000000]
StgValue_35           (specinterface    ) [ 000000]
StgValue_36           (specinterface    ) [ 000000]
StgValue_37           (specinterface    ) [ 000000]
StgValue_38           (specinterface    ) [ 000000]
StgValue_39           (specinterface    ) [ 000000]
StgValue_40           (specinterface    ) [ 000000]
StgValue_41           (specinterface    ) [ 000000]
StgValue_42           (specinterface    ) [ 000000]
StgValue_43           (specinterface    ) [ 000000]
StgValue_44           (specinterface    ) [ 000000]
StgValue_45           (specinterface    ) [ 000000]
StgValue_46           (specinterface    ) [ 000000]
StgValue_47           (specinterface    ) [ 000000]
StgValue_48           (specinterface    ) [ 000000]
StgValue_49           (specinterface    ) [ 000000]
StgValue_50           (specinterface    ) [ 000000]
StgValue_51           (specinterface    ) [ 000000]
StgValue_52           (specinterface    ) [ 000000]
StgValue_53           (specinterface    ) [ 000000]
StgValue_54           (specinterface    ) [ 000000]
StgValue_55           (specinterface    ) [ 000000]
StgValue_56           (specinterface    ) [ 000000]
StgValue_57           (specinterface    ) [ 000000]
StgValue_58           (specinterface    ) [ 000000]
StgValue_59           (write            ) [ 000000]
StgValue_60           (specinterface    ) [ 000000]
StgValue_61           (specinterface    ) [ 000000]
StgValue_62           (specinterface    ) [ 000000]
StgValue_63           (specinterface    ) [ 000000]
StgValue_64           (specinterface    ) [ 000000]
StgValue_65           (specinterface    ) [ 000000]
StgValue_66           (specinterface    ) [ 000000]
StgValue_67           (specinterface    ) [ 000000]
StgValue_68           (specinterface    ) [ 000000]
StgValue_69           (specinterface    ) [ 000000]
StgValue_70           (specinterface    ) [ 000000]
StgValue_71           (specinterface    ) [ 000000]
StgValue_72           (specinterface    ) [ 000000]
StgValue_73           (specinterface    ) [ 000000]
StgValue_74           (specinterface    ) [ 000000]
StgValue_75           (specinterface    ) [ 000000]
StgValue_76           (specinterface    ) [ 000000]
StgValue_77           (specinterface    ) [ 000000]
StgValue_78           (specinterface    ) [ 000000]
StgValue_79           (specinterface    ) [ 000000]
StgValue_80           (specinterface    ) [ 000000]
StgValue_81           (specinterface    ) [ 000000]
StgValue_82           (specinterface    ) [ 000000]
StgValue_83           (specinterface    ) [ 000000]
StgValue_84           (specinterface    ) [ 000000]
StgValue_85           (specinterface    ) [ 000000]
StgValue_86           (specinterface    ) [ 000000]
StgValue_87           (specinterface    ) [ 000000]
StgValue_88           (specinterface    ) [ 000000]
StgValue_89           (specinterface    ) [ 000000]
StgValue_90           (specinterface    ) [ 000000]
StgValue_91           (specinterface    ) [ 000000]
StgValue_92           (specinterface    ) [ 000000]
StgValue_93           (specinterface    ) [ 000000]
StgValue_94           (specinterface    ) [ 000000]
StgValue_95           (specinterface    ) [ 000000]
StgValue_96           (specinterface    ) [ 000000]
StgValue_97           (specinterface    ) [ 000000]
StgValue_98           (specinterface    ) [ 000000]
StgValue_99           (specinterface    ) [ 000000]
StgValue_100          (specinterface    ) [ 000000]
StgValue_101          (write            ) [ 000000]
StgValue_102          (specmemcore      ) [ 000000]
StgValue_103          (specmemcore      ) [ 000000]
StgValue_104          (specmemcore      ) [ 000000]
StgValue_105          (specinterface    ) [ 000000]
StgValue_106          (specinterface    ) [ 000000]
StgValue_107          (specinterface    ) [ 000000]
empty                 (specchannel      ) [ 000000]
StgValue_109          (specinterface    ) [ 000000]
empty_140             (specchannel      ) [ 000000]
StgValue_111          (specinterface    ) [ 000000]
empty_141             (specchannel      ) [ 000000]
StgValue_113          (specinterface    ) [ 000000]
StgValue_114          (br               ) [ 011111]
tmp_466               (phi              ) [ 001110]
tmp_467               (zext             ) [ 000111]
tmp                   (bitselect        ) [ 001111]
StgValue_118          (speclooptripcount) [ 000000]
StgValue_119          (br               ) [ 000000]
tmp_701_i_i_i_i       (sub              ) [ 000000]
tmp_464               (trunc            ) [ 000000]
tmp_702_i_i_i_i       (icmp             ) [ 000000]
nLoops                (select           ) [ 000110]
n                     (add              ) [ 011111]
StgValue_125          (br               ) [ 000000]
StgValue_126          (ret              ) [ 000000]
tmp_1133_0_i_i_i_i    (nbwritereq       ) [ 001111]
StgValue_128          (br               ) [ 000000]
tmp_465               (bitselect        ) [ 000011]
StgValue_133          (call             ) [ 000000]
StgValue_134          (call             ) [ 000000]
StgValue_135          (call             ) [ 000000]
tmp_468               (xor              ) [ 000000]
tmp_1137_0_i_i_i_i    (nbreadreq        ) [ 001111]
StgValue_138          (br               ) [ 000000]
tmp_1138_0_i_i_i_i    (nbreadreq        ) [ 001111]
StgValue_140          (br               ) [ 000000]
tmp_1139_0_i_i_i_i    (nbreadreq        ) [ 001111]
StgValue_142          (br               ) [ 000000]
empty_n_i_0_0_0_i_i_s (nbread           ) [ 000000]
empty_n_i11_0_0_0_i_s (nbread           ) [ 000000]
empty_n_i13_0_0_0_i_s (nbread           ) [ 000000]
full_n_i15_0_0_0_i_i  (nbwrite          ) [ 000000]
full_n_i4_0_0_0_i_i_s (nbwrite          ) [ 000000]
full_n_i2_0_0_0_i_i_s (nbwrite          ) [ 000000]
full_n_i_0_0_0_i_i_i  (nbwrite          ) [ 000000]
StgValue_150          (br               ) [ 000000]
StgValue_151          (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="betas_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_buffer_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buffer_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buffer_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buffer_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buffer_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buffer_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buffer_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buffer_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_buffer_8_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_8_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="beta_buffer_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_buffer_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_c_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="data_r_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="data_n_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="inputs_offset_c">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outputs_offset">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="outputs_offset_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_input_fmem2buff.9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_weight_fmem2buf.7"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_beta_fmem2buffe.3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="input_cntl_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_cntl_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight_cntl_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_cntl_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="beta_cntl_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_cntl_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="outputs_offset_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="0" index="1" bw="31" slack="0"/>
<pin id="155" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="betas_offset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="0"/>
<pin id="160" dir="0" index="1" bw="31" slack="0"/>
<pin id="161" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="weights_offset_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="0" index="1" bw="31" slack="0"/>
<pin id="167" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="inputs_offset1_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="0"/>
<pin id="172" dir="0" index="1" bw="18" slack="0"/>
<pin id="173" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inputs_offset_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="0"/>
<pin id="178" dir="0" index="1" bw="31" slack="0"/>
<pin id="179" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_59_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="31" slack="0"/>
<pin id="185" dir="0" index="2" bw="31" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="StgValue_101_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="18" slack="0"/>
<pin id="193" dir="0" index="2" bw="18" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_101/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1133_0_i_i_i_i_nbwritereq_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_1133_0_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_1137_0_i_i_i_i_nbreadreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="4"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1137_0_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_1138_0_i_i_i_i_nbreadreq_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="4"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1138_0_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_1139_0_i_i_i_i_nbreadreq_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="4"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1139_0_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="empty_n_i_0_0_0_i_i_s_nbread_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="4"/>
<pin id="230" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i_0_0_0_i_i_s/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_n_i11_0_0_0_i_s_nbread_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="4"/>
<pin id="235" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i11_0_0_0_i_s/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="empty_n_i13_0_0_0_i_s_nbread_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="4"/>
<pin id="240" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i13_0_0_0_i_s/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="full_n_i15_0_0_0_i_i_nbwrite_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i15_0_0_0_i_i/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="full_n_i4_0_0_0_i_i_s_nbwrite_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i4_0_0_0_i_i_s/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="full_n_i2_0_0_0_i_i_s_nbwrite_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="3"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i2_0_0_0_i_i_s/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="full_n_i_0_0_0_i_i_i_nbwrite_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_0_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_466_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="1"/>
<pin id="274" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_466 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_466_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_466/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_copy_input_fmem2buff_9_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="31" slack="2"/>
<pin id="288" dir="0" index="3" bw="18" slack="2"/>
<pin id="289" dir="0" index="4" bw="16" slack="0"/>
<pin id="290" dir="0" index="5" bw="10" slack="1"/>
<pin id="291" dir="0" index="6" bw="2" slack="1"/>
<pin id="292" dir="0" index="7" bw="1" slack="2"/>
<pin id="293" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_129/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_copy_weight_fmem2buf_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="31" slack="2"/>
<pin id="302" dir="0" index="3" bw="16" slack="0"/>
<pin id="303" dir="0" index="4" bw="16" slack="0"/>
<pin id="304" dir="0" index="5" bw="16" slack="0"/>
<pin id="305" dir="0" index="6" bw="16" slack="0"/>
<pin id="306" dir="0" index="7" bw="16" slack="0"/>
<pin id="307" dir="0" index="8" bw="16" slack="0"/>
<pin id="308" dir="0" index="9" bw="16" slack="0"/>
<pin id="309" dir="0" index="10" bw="16" slack="0"/>
<pin id="310" dir="0" index="11" bw="16" slack="0"/>
<pin id="311" dir="0" index="12" bw="10" slack="1"/>
<pin id="312" dir="0" index="13" bw="2" slack="1"/>
<pin id="313" dir="0" index="14" bw="1" slack="2"/>
<pin id="314" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_130/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_copy_beta_fmem2buffe_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="0" index="2" bw="31" slack="2"/>
<pin id="331" dir="0" index="3" bw="16" slack="0"/>
<pin id="332" dir="0" index="4" bw="10" slack="1"/>
<pin id="333" dir="0" index="5" bw="2" slack="1"/>
<pin id="334" dir="0" index="6" bw="1" slack="2"/>
<pin id="335" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_131/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_467_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_467/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_701_i_i_i_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_701_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_464_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_464/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_702_i_i_i_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_702_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="nLoops_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="0" index="2" bw="2" slack="0"/>
<pin id="372" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nLoops/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="n_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_465_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="1"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_465/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_468_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="2"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_468/5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="betas_offset_read_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="2"/>
<pin id="397" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="betas_offset_read "/>
</bind>
</comp>

<comp id="400" class="1005" name="weights_offset_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="31" slack="2"/>
<pin id="402" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="inputs_offset1_read_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="18" slack="2"/>
<pin id="407" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="410" class="1005" name="inputs_offset_read_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="31" slack="2"/>
<pin id="412" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="415" class="1005" name="input_cntl_V_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="input_cntl_V "/>
</bind>
</comp>

<comp id="422" class="1005" name="weight_cntl_V_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="weight_cntl_V "/>
</bind>
</comp>

<comp id="429" class="1005" name="beta_cntl_V_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="beta_cntl_V "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_467_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="3"/>
<pin id="438" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_467 "/>
</bind>
</comp>

<comp id="444" class="1005" name="nLoops_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="nLoops "/>
</bind>
</comp>

<comp id="451" class="1005" name="n_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_465_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="2"/>
<pin id="462" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_465 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="86" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="152" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="170" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="122" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="100" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="132" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="100" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="132" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="100" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="132" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="100" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="134" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="134" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="134" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="136" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="136" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="136" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="138" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="106" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="294"><net_src comp="124" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="297"><net_src comp="272" pin="1"/><net_sink comp="284" pin=5"/></net>

<net id="315"><net_src comp="126" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="316"><net_src comp="6" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="298" pin=4"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="298" pin=5"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="298" pin=6"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="298" pin=7"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="298" pin=8"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="298" pin=9"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="298" pin=10"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="298" pin=11"/></net>

<net id="326"><net_src comp="272" pin="1"/><net_sink comp="298" pin=12"/></net>

<net id="336"><net_src comp="128" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="339"><net_src comp="272" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="343"><net_src comp="276" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="108" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="276" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="110" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="116" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="276" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="352" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="118" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="120" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="358" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="118" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="276" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="108" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="110" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="130" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="394"><net_src comp="389" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="398"><net_src comp="158" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="403"><net_src comp="164" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="408"><net_src comp="170" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="413"><net_src comp="176" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="418"><net_src comp="140" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="284" pin=7"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="425"><net_src comp="144" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="298" pin=14"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="432"><net_src comp="148" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="327" pin=6"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="439"><net_src comp="340" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="447"><net_src comp="368" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="284" pin=6"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="298" pin=13"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="327" pin=5"/></net>

<net id="454"><net_src comp="376" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="463"><net_src comp="382" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="389" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: weights | {}
	Port: betas | {}
	Port: input_buffer_V | {3 4 }
	Port: weight_buffer_0_V | {3 4 }
	Port: weight_buffer_1_V | {3 4 }
	Port: weight_buffer_2_V | {3 4 }
	Port: weight_buffer_3_V | {3 4 }
	Port: weight_buffer_4_V | {3 4 }
	Port: weight_buffer_5_V | {3 4 }
	Port: weight_buffer_6_V | {3 4 }
	Port: weight_buffer_7_V | {3 4 }
	Port: weight_buffer_8_V | {3 4 }
	Port: beta_buffer_V | {3 4 }
	Port: data_buffer_V | {3 5 }
	Port: data_c_V | {5 }
	Port: data_r_V | {5 }
	Port: data_n_V | {5 }
	Port: inputs_offset_c | {1 }
	Port: outputs_offset_out | {1 }
 - Input state : 
	Port: load_data.1158 : inputs | {3 4 }
	Port: load_data.1158 : inputs_offset | {1 }
	Port: load_data.1158 : inputs_offset1 | {1 }
	Port: load_data.1158 : weights | {3 4 }
	Port: load_data.1158 : weights_offset | {1 }
	Port: load_data.1158 : betas | {3 4 }
	Port: load_data.1158 : betas_offset | {1 }
	Port: load_data.1158 : outputs_offset | {1 }
  - Chain level:
	State 1
		empty : 1
		StgValue_109 : 1
		empty_140 : 1
		StgValue_111 : 1
		empty_141 : 1
		StgValue_113 : 1
	State 2
		tmp_467 : 1
		tmp : 1
		StgValue_119 : 2
		tmp_701_i_i_i_i : 1
		tmp_464 : 2
		tmp_702_i_i_i_i : 2
		nLoops : 3
		n : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |   grp_copy_input_fmem2buff_9_fu_284  |  0.656  |   219   |   268   |
|   call   |   grp_copy_weight_fmem2buf_7_fu_298  |  0.656  |   118   |   124   |
|          |   grp_copy_beta_fmem2buffe_3_fu_327  |  0.656  |    71   |    64   |
|----------|--------------------------------------|---------|---------|---------|
|    sub   |        tmp_701_i_i_i_i_fu_352        |    0    |    0    |    17   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |               n_fu_376               |    0    |    0    |    17   |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |        tmp_702_i_i_i_i_fu_362        |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|
|  select  |             nLoops_fu_368            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |            tmp_468_fu_389            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |    outputs_offset_read_read_fu_152   |    0    |    0    |    0    |
|          |     betas_offset_read_read_fu_158    |    0    |    0    |    0    |
|   read   |    weights_offset_read_read_fu_164   |    0    |    0    |    0    |
|          |    inputs_offset1_read_read_fu_170   |    0    |    0    |    0    |
|          |    inputs_offset_read_read_fu_176    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |       StgValue_59_write_fu_182       |    0    |    0    |    0    |
|          |       StgValue_101_write_fu_190      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|nbwritereq| tmp_1133_0_i_i_i_i_nbwritereq_fu_198 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |  tmp_1137_0_i_i_i_i_nbreadreq_fu_206 |    0    |    0    |    0    |
| nbreadreq|  tmp_1138_0_i_i_i_i_nbreadreq_fu_213 |    0    |    0    |    0    |
|          |  tmp_1139_0_i_i_i_i_nbreadreq_fu_220 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |  empty_n_i_0_0_0_i_i_s_nbread_fu_227 |    0    |    0    |    0    |
|  nbread  |  empty_n_i11_0_0_0_i_s_nbread_fu_232 |    0    |    0    |    0    |
|          |  empty_n_i13_0_0_0_i_s_nbread_fu_237 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |  full_n_i15_0_0_0_i_i_nbwrite_fu_242 |    0    |    0    |    0    |
|  nbwrite | full_n_i4_0_0_0_i_i_s_nbwrite_fu_250 |    0    |    0    |    0    |
|          | full_n_i2_0_0_0_i_i_s_nbwrite_fu_258 |    0    |    0    |    0    |
|          |  full_n_i_0_0_0_i_i_i_nbwrite_fu_265 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |            tmp_467_fu_340            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| bitselect|              tmp_fu_344              |    0    |    0    |    0    |
|          |            tmp_465_fu_382            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |            tmp_464_fu_358            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |  1.968  |   408   |   507   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    beta_cntl_V_reg_429    |    1   |
| betas_offset_read_reg_395 |   31   |
|    input_cntl_V_reg_415   |    1   |
|inputs_offset1_read_reg_405|   18   |
| inputs_offset_read_reg_410|   31   |
|       nLoops_reg_444      |    2   |
|         n_reg_451         |   10   |
|      tmp_465_reg_460      |    1   |
|      tmp_466_reg_272      |   10   |
|      tmp_467_reg_436      |   32   |
|   weight_cntl_V_reg_422   |    1   |
|weights_offset_read_reg_400|   31   |
+---------------------------+--------+
|           Total           |   169  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| tmp_466_reg_272 |  p0  |   2  |  10  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   20   ||  0.656  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   408  |   507  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   169  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   577  |   516  |
+-----------+--------+--------+--------+
