
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000227                       # Number of seconds simulated
sim_ticks                                   226948000                       # Number of ticks simulated
final_tick                                  226948000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80448                       # Simulator instruction rate (inst/s)
host_op_rate                                   147494                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              107688723                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449640                       # Number of bytes of host memory used
host_seconds                                     2.11                       # Real time elapsed on the host
sim_insts                                      169539                       # Number of instructions simulated
sim_ops                                        310835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         203968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             300160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           37824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                591                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         423850397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         898743324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1322593722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    423850397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        423850397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166663729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166663729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166663729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        423850397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        898743324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1489257451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000075042750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           96                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           96                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10421                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1447                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1581                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1581                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 296960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   98752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  300224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               101184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     226946000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4691                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1581                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    320.729048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.910693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.182860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          374     30.43%     30.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          321     26.12%     56.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          157     12.77%     69.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      7.89%     77.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           56      4.56%     81.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      3.66%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.55%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      2.03%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          135     10.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           96                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.177083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.578564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.084793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             54     56.25%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29     30.21%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      7.29%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      2.08%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      2.08%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      2.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            96                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           96                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.072917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.069145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.362587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               92     95.83%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.04%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      3.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            96                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       203392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        98752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 412288277.490878939629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 896205298.129968047142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 435130514.479087710381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1581                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57605250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117412250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5400838250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38301.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36840.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3416089.97                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     88017500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               175017500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18969.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37719.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1308.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       435.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1322.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    445.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3723                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1224                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36183.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6333180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3354780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21405720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5700240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39734130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               384000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        62710260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          495360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              157942230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            695.940171                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            138658000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       127000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1289500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80473750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    137517750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2491860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1309275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11716740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2354220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             36683490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1301280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        59354100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4973280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              138008805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            608.107606                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            143117750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2133500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     12945500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      74156750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    130172250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   83474                       # Number of BP lookups
system.cpu.branchPred.condPredicted             83474                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7239                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                42258                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1578                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           42258                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31840                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10418                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1684                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       67532                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       17734                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           616                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           114                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       46062                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           414                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       226948000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           453897                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              87525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         386601                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       83474                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              33418                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        275987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   14920                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2187                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          105                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          230                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     45760                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2861                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             373697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.942847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.174838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   257668     68.95%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4153      1.11%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6384      1.71%     71.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    13719      3.67%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6097      1.63%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10526      2.82%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3860      1.03%     80.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2540      0.68%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    68750     18.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               373697                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183905                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.851737                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    72148                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                199209                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     81923                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 12957                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7460                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 659605                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7460                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    79250                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  142258                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5210                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     86073                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 53446                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 628302                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3207                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12568                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    373                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  36728                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              789147                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1609906                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           950983                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             24290                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                389954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   399193                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                162                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     54277                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                78212                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               21955                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1056                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              344                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     578354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 306                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    488538                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1792                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          267824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       400186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            242                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        373697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.307310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.164149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              244652     65.47%     65.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23219      6.21%     71.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17374      4.65%     76.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20222      5.41%     81.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               20718      5.54%     87.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17937      4.80%     92.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               15123      4.05%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9006      2.41%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5446      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          373697                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7986     83.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    21      0.22%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.17%     83.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.14%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                21      0.22%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               28      0.29%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    874      9.08%     93.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   573      5.96%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                36      0.37%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               52      0.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4786      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                385519     78.91%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  120      0.02%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1963      0.40%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1484      0.30%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  609      0.12%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1503      0.31%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1492      0.31%     81.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 846      0.17%     81.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                680      0.14%     81.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             312      0.06%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              69      0.01%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            265      0.05%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                67267     13.77%     95.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               17562      3.59%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3063      0.63%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            934      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 488538                       # Type of FU issued
system.cpu.iq.rate                           1.076319                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        9622                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019695                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1338108                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            824198                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       451429                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               24079                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              22348                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        10897                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 481324                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   12050                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3224                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        35946                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8211                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           596                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7460                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96892                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4012                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              578660                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               345                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 78212                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                21955                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                174                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    792                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2794                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2116                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6904                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9020                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                473797                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 67471                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14741                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        85189                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    46003                       # Number of branches executed
system.cpu.iew.exec_stores                      17718                       # Number of stores executed
system.cpu.iew.exec_rate                     1.043843                       # Inst execution rate
system.cpu.iew.wb_sent                         465900                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        462326                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    362966                       # num instructions producing a value
system.cpu.iew.wb_consumers                    595300                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.018570                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.609719                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          267854                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7409                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       332650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.934421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.125000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       252662     75.95%     75.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        21645      6.51%     82.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9632      2.90%     85.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15892      4.78%     90.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5466      1.64%     91.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3831      1.15%     92.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2452      0.74%     93.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2041      0.61%     94.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        19029      5.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       332650                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               169539                       # Number of instructions committed
system.cpu.commit.committedOps                 310835                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          56010                       # Number of memory references committed
system.cpu.commit.loads                         42266                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      35266                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       7698                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    304093                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1028                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1949      0.63%      0.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           246423     79.28%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              99      0.03%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.47%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            826      0.27%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.15%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             841      0.27%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.34%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.23%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          304      0.10%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           48      0.02%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          256      0.08%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           40532     13.04%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13054      4.20%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1734      0.56%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          690      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            310835                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 19029                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       892310                       # The number of ROB reads
system.cpu.rob.rob_writes                     1198895                       # The number of ROB writes
system.cpu.timesIdled                             795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      169539                       # Number of Instructions Simulated
system.cpu.committedOps                        310835                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.677242                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.677242                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.373519                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.373519                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   657885                       # number of integer regfile reads
system.cpu.int_regfile_writes                  392727                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     15314                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     9463                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    243020                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   165894                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  191509                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           455.806401                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               49696                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2675                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.577944                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   455.806401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.890247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.890247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            157027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           157027                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        48905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48905                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        13161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13161                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        62066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62066                       # number of overall hits
system.cpu.dcache.overall_hits::total           62066                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14267                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          587                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14854                       # number of overall misses
system.cpu.dcache.overall_misses::total         14854                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    809115000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    809115000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39909499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39909499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    849024499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    849024499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    849024499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    849024499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        76920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        76920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        76920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        76920                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.225844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.225844                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042697                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.193110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.193110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.193110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.193110                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56712.343170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56712.343170                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67988.925043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67988.925043                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57157.970850                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57157.970850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57157.970850                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57157.970850                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18312                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          125                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    82.859729                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          591                       # number of writebacks
system.cpu.dcache.writebacks::total               591                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11659                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11659                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11666                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          580                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3188                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3188                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    179819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    179819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38869499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38869499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    218688499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218688499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    218688499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218688499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041446                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041446                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041446                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041446                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68949.003067                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68949.003067                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67016.377586                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67016.377586                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68597.396173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68597.396173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68597.396173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68597.396173                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2675                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.973001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               33323                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.591734                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.973001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             93020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            93020                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        43668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           43668                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        43668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            43668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        43668                       # number of overall hits
system.cpu.icache.overall_hits::total           43668                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2090                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2090                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2090                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2090                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2090                       # number of overall misses
system.cpu.icache.overall_misses::total          2090                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136011498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136011498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136011498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136011498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136011498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136011498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        45758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        45758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        45758                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        45758                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        45758                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        45758                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045675                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045675                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045675                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045675                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045675                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045675                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65077.271770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65077.271770                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65077.271770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65077.271770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65077.271770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65077.271770                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2059                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.535714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          991                       # number of writebacks
system.cpu.icache.writebacks::total               991                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          585                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          585                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          585                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1505                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1505                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1505                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1505                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105871498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105871498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105871498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105871498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105871498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105871498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032890                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032890                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032890                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032890                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70346.510299                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70346.510299                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70346.510299                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70346.510299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70346.510299                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70346.510299                       # average overall mshr miss latency
system.cpu.icache.replacements                    991                       # number of replacements
system.membus.snoop_filter.tot_requests          8359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    226948000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          591                       # Transaction distribution
system.membus.trans_dist::WritebackClean          991                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2084                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               579                       # Transaction distribution
system.membus.trans_dist::ReadExResp              579                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2608                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       159616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       159616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       241792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       241792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  401408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4693                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003196                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.056451                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4678     99.68%     99.68% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.32%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4693                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15566000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7976248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16859500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
