{"sha": "8a1a519471a58334212e2becb54280c5d10fd686", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGExYTUxOTQ3MWE1ODMzNDIxMmUyYmVjYjU0MjgwYzVkMTBmZDY4Ng==", "commit": {"author": {"name": "Tom de Vries", "email": "tom@codesourcery.com", "date": "2017-05-23T09:40:10Z"}, "committer": {"name": "Tom de Vries", "email": "vries@gcc.gnu.org", "date": "2017-05-23T09:40:10Z"}, "message": "Sort 'Other hardware attributes' table in sourcebuild.texi\n\n2017-05-23  Tom de Vries  <tom@codesourcery.com>\n\n\t* doc/sourcebuild.texi (Effective-Target Keywords, Other hardware\n\tattributes): Sort alphabetically.\n\nFrom-SVN: r248359", "tree": {"sha": "34cc585d898345d94727dfd90a603a179cfe8c89", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/34cc585d898345d94727dfd90a603a179cfe8c89"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8a1a519471a58334212e2becb54280c5d10fd686", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8a1a519471a58334212e2becb54280c5d10fd686", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8a1a519471a58334212e2becb54280c5d10fd686", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8a1a519471a58334212e2becb54280c5d10fd686/comments", "author": null, "committer": null, "parents": [{"sha": "0c36d0d571999e1b9bdb3064e228cf23b3f895d1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0c36d0d571999e1b9bdb3064e228cf23b3f895d1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0c36d0d571999e1b9bdb3064e228cf23b3f895d1"}], "stats": {"total": 24, "additions": 15, "deletions": 9}, "files": [{"sha": "4dfa7c2cf781d5060337170bb9ddda58126ba582", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8a1a519471a58334212e2becb54280c5d10fd686/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8a1a519471a58334212e2becb54280c5d10fd686/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8a1a519471a58334212e2becb54280c5d10fd686", "patch": "@@ -1,3 +1,8 @@\n+2017-05-23  Tom de Vries  <tom@codesourcery.com>\n+\n+\t* doc/sourcebuild.texi (Effective-Target Keywords, Other hardware\n+\tattributes): Sort alphabetically.\n+\n 2017-05-23  Georg-Johann Lay  <avr@gjlay.de>\n \n \t* config/avr/genmultilib.awk: Use gsub instead of gensub."}, {"sha": "01d705a9fea71b761dd28b4523e64d347cdba894", "filename": "gcc/doc/sourcebuild.texi", "status": "modified", "additions": 10, "deletions": 9, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8a1a519471a58334212e2becb54280c5d10fd686/gcc%2Fdoc%2Fsourcebuild.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8a1a519471a58334212e2becb54280c5d10fd686/gcc%2Fdoc%2Fsourcebuild.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fsourcebuild.texi?ref=8a1a519471a58334212e2becb54280c5d10fd686", "patch": "@@ -1826,6 +1826,7 @@ PowerPC target supports executing VSX instructions (ISA 2.06).\n \n @subsubsection Other hardware attributes\n \n+@c Please keep this table sorted alphabetically.\n @table @code\n @item avx\n Target supports compiling @code{avx} instructions.\n@@ -1839,12 +1840,21 @@ Test system can execute AltiVec and Cell PPU instructions.\n @item coldfire_fpu\n Target uses a ColdFire FPU.\n \n+@item divmod\n+Target supporting hardware divmod insn or divmod libcall.\n+\n+@item divmod_simode\n+Target supporting hardware divmod insn or divmod libcall for SImode.\n+\n @item hard_float\n Target supports FPU instructions.\n \n @item non_strict_align\n Target does not require strict alignment.\n \n+@item pie_copyreloc\n+The x86-64 target linker supports PIE with copy reloc.\n+\n @item sqrt_insn\n Target has a square root instruction that the compiler can generate.\n \n@@ -1874,15 +1884,6 @@ or @code{EM_SPARCV9} executables.\n @item vect_cmdline_needed\n Target requires a command line argument to enable a SIMD instruction set.\n \n-@item pie_copyreloc\n-The x86-64 target linker supports PIE with copy reloc.\n-\n-@item divmod\n-Target supporting hardware divmod insn or divmod libcall.\n-\n-@item divmod_simode\n-Target supporting hardware divmod insn or divmod libcall for SImode.\n-\n @end table\n \n @subsubsection Environment attributes"}]}