
---------- Begin Simulation Statistics ----------
final_tick                                34020015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173758                       # Simulator instruction rate (inst/s)
host_mem_usage                                4527224                       # Number of bytes of host memory used
host_op_rate                                   359792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.54                       # Real time elapsed on the host
host_tick_rate                              352401162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16774193                       # Number of instructions simulated
sim_ops                                      34733536                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034020                       # Number of seconds simulated
sim_ticks                                 34020015500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             54                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              54                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    285                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.804003                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5693015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461100                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35142                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493533                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          542                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       27535418                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.146972                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5358409                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          684                       # TLB misses on write requests
system.cpu0.numCycles                        68040031                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40504613                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               87                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              280                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             53                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              53                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    280                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6774193                       # Number of instructions committed
system.cpu1.committedOps                     13755994                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             10.043988                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3665576                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1665292                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        22912                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     986709                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          521                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       41854788                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.099562                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3450168                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          692                       # TLB misses on write requests
system.cpu1.numCycles                        68039910                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             394678      2.87%      2.87% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               10724511     77.96%     80.83% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  1127      0.01%     80.84% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  98790      0.72%     81.56% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                15597      0.11%     81.67% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.67% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 15504      0.11%     81.80% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.80% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 53415      0.39%     82.19% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  3348      0.02%     82.21% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 54536      0.40%     82.61% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                51065      0.37%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                3859      0.03%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              735      0.01%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.01% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             4855      0.04%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.05% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1299518      9.45%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               897634      6.53%     99.02% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            94788      0.69%     99.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           39856      0.29%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                13755994                       # Class of committed instruction
system.cpu1.tickCycles                       26185122                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       291466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        583957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2508600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5017266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5894                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             248694                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52903                       # Transaction distribution
system.membus.trans_dist::CleanEvict           238563                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43797                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        248694                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       876448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       876448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 876448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22105216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22105216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22105216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            292491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  292491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              292491                       # Request fanout histogram
system.membus.reqLayer4.occupancy           855556500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1572820250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215997                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215997                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215997                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215997                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1142254                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1142254                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1142254                       # number of overall misses
system.cpu0.icache.overall_misses::total      1142254                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  16177634500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  16177634500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  16177634500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  16177634500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5358251                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5358251                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5358251                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5358251                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213177                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213177                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213177                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213177                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14162.904660                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14162.904660                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14162.904660                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14162.904660                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1142237                       # number of writebacks
system.cpu0.icache.writebacks::total          1142237                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1142254                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1142254                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1142254                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1142254                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  15035381500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15035381500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  15035381500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15035381500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213177                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213177                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213177                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213177                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13162.905536                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13162.905536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13162.905536                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13162.905536                       # average overall mshr miss latency
system.cpu0.icache.replacements               1142237                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215997                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215997                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1142254                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1142254                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  16177634500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  16177634500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5358251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5358251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213177                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14162.904660                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14162.904660                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1142254                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1142254                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  15035381500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15035381500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213177                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213177                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13162.905536                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13162.905536                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999598                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5358250                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1142253                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.690949                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999598                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44008261                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44008261                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328591                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328591                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463171                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463171                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10113718500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10113718500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10113718500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10113718500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789708                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789708                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791762                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791762                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121927                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121927                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122152                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122152                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21888.038722                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21888.038722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21835.819816                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21835.819816                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       189473                       # number of writebacks
system.cpu0.dcache.writebacks::total           189473                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76285                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76285                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385781                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385781                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386819                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386819                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7614922500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7614922500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7655697500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7655697500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101797                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101797                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102016                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102016                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19738.977555                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19738.977555                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19791.420535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19791.420535                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386803                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5720731500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5720731500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125443                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125443                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19221.144251                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19221.144251                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12936                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12936                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284691                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5147707500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5147707500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18081.735987                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18081.735987                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252662                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252662                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164439                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164439                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4392987000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4392987000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116039                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116039                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26714.994618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26714.994618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63349                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63349                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2467215000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2467215000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24406.123257                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24406.123257                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          949                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          949                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1105                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1105                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.537975                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.537975                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     40775000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     40775000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 39282.273603                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 39282.273603                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999624                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715410                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386819                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.605035                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999624                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30720915                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30720915                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2759341                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2759341                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2759341                       # number of overall hits
system.cpu1.icache.overall_hits::total        2759341                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       690669                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        690669                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       690669                       # number of overall misses
system.cpu1.icache.overall_misses::total       690669                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  20021713000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  20021713000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  20021713000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  20021713000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3450010                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3450010                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3450010                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3450010                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.200193                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.200193                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.200193                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.200193                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28988.868763                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28988.868763                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28988.868763                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28988.868763                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       690652                       # number of writebacks
system.cpu1.icache.writebacks::total           690652                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       690669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       690669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       690669                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       690669                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19331045000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19331045000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19331045000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19331045000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.200193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.200193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.200193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.200193                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27988.870211                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27988.870211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27988.870211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27988.870211                       # average overall mshr miss latency
system.cpu1.icache.replacements                690652                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2759341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2759341                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       690669                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       690669                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  20021713000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  20021713000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3450010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3450010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.200193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.200193                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28988.868763                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28988.868763                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       690669                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       690669                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19331045000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19331045000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.200193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.200193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27988.870211                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27988.870211                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999580                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3450009                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           690668                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.995177                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999580                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28290748                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28290748                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2196461                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2196461                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2197385                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2197385                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       348060                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        348060                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       349190                       # number of overall misses
system.cpu1.dcache.overall_misses::total       349190                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11739493500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11739493500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11739493500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11739493500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2544521                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2544521                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2546575                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2546575                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.136788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.136788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.137121                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.137121                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 33728.361489                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33728.361489                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 33619.214468                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33619.214468                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       141041                       # number of writebacks
system.cpu1.dcache.writebacks::total           141041                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        60173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60173                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        60173                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60173                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       287887                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       287887                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       288924                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       288924                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9351176000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9351176000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9416060500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9416060500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113140                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113140                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113456                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113456                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 32482.105826                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32482.105826                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 32590.094627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32590.094627                       # average overall mshr miss latency
system.cpu1.dcache.replacements                288908                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1386593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1386593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       220027                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       220027                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7298770000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7298770000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1606620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1606620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 33172.156144                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33172.156144                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         8784                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8784                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       211243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       211243                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6821733000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6821733000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.131483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.131483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 32293.297293                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32293.297293                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       809868                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        809868                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       128033                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       128033                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4440723500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4440723500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       937901                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       937901                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.136510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.136510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 34684.210321                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34684.210321                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        51389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        51389                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        76644                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        76644                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2529443000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2529443000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081719                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081719                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 33002.492041                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33002.492041                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          924                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          924                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1130                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1130                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.550146                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.550146                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1037                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1037                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     64884500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     64884500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.504869                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 62569.431051                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 62569.431051                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999606                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2486309                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           288924                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.605408                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999606                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20661524                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20661524                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1128530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              347883                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              533078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206684                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2216175                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1128530                       # number of overall hits
system.l2.overall_hits::.cpu0.data             347883                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             533078                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206684                       # number of overall hits
system.l2.overall_hits::total                 2216175                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13724                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             38936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            157591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             82240                       # number of demand (read+write) misses
system.l2.demand_misses::total                 292491                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13724                       # number of overall misses
system.l2.overall_misses::.cpu0.data            38936                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           157591                       # number of overall misses
system.l2.overall_misses::.cpu1.data            82240                       # number of overall misses
system.l2.overall_misses::total                292491                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1200965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3345286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  12525459500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6754396500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23826107500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1200965000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3345286500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  12525459500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6754396500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23826107500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1142254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          690669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          288924                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2508666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1142254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         690669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         288924                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2508666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100657                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.228172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.284642                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.116592                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100657                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.228172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.284642                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.116592                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87508.379481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85917.569858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79480.804741                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82130.307636                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81459.284217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87508.379481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85917.569858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79480.804741                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82130.307636                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81459.284217                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52903                       # number of writebacks
system.l2.writebacks::total                     52903                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        13724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        38936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       157591                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        82240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            292491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        38936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       157591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        82240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           292491                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1063725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2955926500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  10949559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5931996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20901207500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1063725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2955926500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  10949559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5931996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20901207500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.100657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.228172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.284642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.100657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.228172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.284642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.116592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77508.379481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75917.569858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69480.868197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72130.307636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71459.318406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77508.379481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75917.569858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69480.868197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72130.307636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71459.318406                       # average overall mshr miss latency
system.l2.replacements                         293949                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       330514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           330514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       330514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       330514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1832889                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1832889                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1832889                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1832889                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            83754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            50245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133999                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               43797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1404598000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1862729500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3267327500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        76675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            177796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.171745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.344702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.246333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80877.411182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 70477.847143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74601.627965                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        17367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        26430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1230928000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1598429500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2829357500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.171745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.344702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.246333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70877.411182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 60477.847143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64601.627965                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1128530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        533078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1661608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13724                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       157591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           171315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1200965000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  12525459500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13726424500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1142254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       690669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1832923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012015                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.228172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.093465                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87508.379481                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79480.804741                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80123.891662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13724                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       157591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       171315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1063725000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  10949559500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12013284500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012015                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.228172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.093465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77508.379481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69480.868197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70123.950034                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       264129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            420568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        21569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        55810                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           77379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1940688500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4891667000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6832355500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       212249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        497947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.075496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.262946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.155396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89975.821781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87648.575524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88297.283501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        21569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        55810                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        77379                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1724998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4333567000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6058565500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.075496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.262946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.155396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79975.821781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77648.575524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78297.283501                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.077918                       # Cycle average of tags in use
system.l2.tags.total_refs                     5013854                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    294973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.997671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.827692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      303.330950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      404.522528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      146.923886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      120.472862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.296222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.395042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.143480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.117649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999100                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40433101                       # Number of tag accesses
system.l2.tags.data_accesses                 40433101                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        878336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2491904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      10085824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5263360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18719424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       878336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     10085824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10964160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3385792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3385792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          38936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         157591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          82240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              292491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         25818213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         73248174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        296467355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        154713627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             550247368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     25818213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    296467355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        322285567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99523529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99523529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99523529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        25818213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        73248174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       296467355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       154713627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            649770897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     37484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    157591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     71268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000631115250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2732                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2732                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              614753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42106                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      292491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52903                       # Number of write requests accepted
system.mem_ctrls.readBursts                    292491                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52903                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12424                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8087                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3034                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3748936250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1400335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9000192500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13385.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32135.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   167331                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34265                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                292491                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52903                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  240097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       123252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    168.672703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.976668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.088133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66606     54.04%     54.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32581     26.43%     80.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11746      9.53%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3892      3.16%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2163      1.75%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1187      0.96%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1118      0.91%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          741      0.60%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3218      2.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       123252                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.428990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.116756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.561959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1326     48.54%     48.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           376     13.76%     62.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           151      5.53%     67.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          116      4.25%     72.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          100      3.66%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           91      3.33%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          117      4.28%     83.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           98      3.59%     86.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           92      3.37%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           65      2.38%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           42      1.54%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           44      1.61%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           31      1.13%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           21      0.77%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           11      0.40%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           11      0.40%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.33%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.15%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.11%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            4      0.15%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            3      0.11%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            4      0.15%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.04%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            2      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            3      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2732                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.393119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.373461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2200     80.53%     80.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.83%     82.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              426     15.59%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52      1.90%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2732                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17924288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  795136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2866304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18719424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3385792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       526.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    550.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34019955000                       # Total gap between requests
system.mem_ctrls.avgGap                      98496.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       878336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2398976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     10085824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4561152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2866304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 25818212.810632023960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 70516605.143815994263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 296467354.637154698372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 134072602.053929105401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84253459.555302083492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        38936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       157591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        82240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52903                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    498929500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1364117250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   4487593750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2649552000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 840903293500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36354.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35034.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28476.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32217.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15895191.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            364382760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            193666440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           754448100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          115294140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2685362160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14503578750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        850146240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19466878590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.218393                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2083203750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1135940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30800871750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            515672220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            274074900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1245230280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          118488780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2685362160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14968943280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        458260320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20266031940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.709074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1059448500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1135940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31824627000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2330868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       383417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1832889                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          586243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           177796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          177796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1832923                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       497947                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3426744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2071989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       866756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7525930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146207360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36882688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     88404480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     27517760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              299012288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          293949                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3385792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2802615                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045811                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2796721     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5894      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2802615                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4672036000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         434399469                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1038001992                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580581293                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1713616024                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34020015500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
