/***********************************************************************/
/*                                                                     */
/*  FILE        :hwsetup.cpp                                           */
/*  DATE        :Wed, Sep 18, 2002                                     */
/*  DESCRIPTION :Hardware Setup file                                   */
/*  CPU TYPE    :H8S/2633F                                             */
/*                                                                     */
/*  This file is generated by Hitachi Project Generator (Ver.1.1).     */
/*                                                                     */
/***********************************************************************/
                  


#include "CodeOpt.h"
#include "iodefine.h"
#include "ConstDef.h"
#include "string.h"

#ifdef __cplusplus
extern "C" {
#endif
extern void HardwareSetup();
#ifdef __cplusplus
}
#endif


/*
char   cDMAC0A_MAR[10];
int    iDMAC0B_MAR[10];
short  nDMAC1A_MAR[10];
long   lDMAC1B_MAR[10];
float  fDMAC0_MARA[10],fDMAC0_MARB[10];
double dDMAC1_MARA[10],dDMAC1_MARB[10];
*/

void HardwareSetup()
{   
	// These has to be in the beginning. Otherwise RTOS tick ISR won't run.
	MSTP.CRA.BYTE = 0xff;   // Disable all                          
  	MSTP.CRA.BIT.B4 = 0; 	// TMR0, TMR1: used by RTOS tick  MSTPCRA
  							// TMR1 is used for cheap timer
  	MSTP.CRA.BIT.B0 = 0; 	// TMR2, TMR3 enabled to support accurate and easy RTOS tick
  	MSTP.CRA.BIT.B1 = 0;  	// A/D: used by monitor
  	memset((char *)(&DTC), 0, sizeof(struct st_dtc)); // Disable all DTC items
  	MSTP.CRA.BIT.B6 = 0; 	// Enable DTC 
  	
  	MSTP.CRB.BYTE = 0x3F; 	// Disable all
  	MSTP.CRB.BIT.B7 = 0;  	// SCI0 used by debugger monitor  MSTPCRB
  	MSTP.CRB.BIT.B6 = 0;  	// SCI1 used by user I/F
  	
  	MSTP.CRC.BYTE = 0xFF; 	// Disable all
  	MSTP.CRC.BIT.B7 = 0;  	// SCI3 used by PPC -- RTE        MSTPCRC
  	MSTP.CRC.BIT.B6 = 0;  	// SCI4 used by RTE -- RTE

	// ZMIAO: This function is empty by default from HEW 
	// Setup Bus Controller, Address lines A8 - A23  
	// Setup the access to external SRAM: 0x200000 .. 0x27FFFF, could be up to 0x2FFFFF    	
	
	//8/2/2005. Let the boot code handle this.
	// BSC.PFCR.BYTE = 0x2d;  	// A8 - A20 used, A21-A23 disabled. Buzz enabled

	PC.DDR = 0xFF;   		// Enable A0-A7
	PB.DDR = 0xFF;       	// enable A8-A15 address bits 
	PA.DDR = 0xFF;       	// enable A16-A19 address bits
	BSC.ABWCR.BIT.B1 = 0; 	// Set SRAM bus (CS1) width to 16 bits, enables HWR */  // ABWCR: Bus Width Control Register.
	
	// Port G
	PG.DR.BYTE = 0xFF;
	PG.DDR = 0x1E; 			// enable CS1(RAM), CS2(FPGA), CS3(LED) output to SRAM, 
							// CS0=Output(NC), IRQ6=Input 
	
	// LED access
	BSC.ABWCR.BIT.B3 = 1;  // 1 Byte access  0: Word access to LED register
	
	// FPGA Access
	BSC.ABWCR.BIT.B2 = 1; 	// Byte(8-bit) access to FPGA
  	BSC.ASTCR.BIT.B2 = 1; 	// CS2: FGPA CS 3-state, that's strange. Revisit*/ 
	// Flash access
    BSC.ABWCR.BIT.B4 = 0;  	// 16 bit CS4 to Flash  
    BSC.ASTCR.BIT.B4 = 1;  	// 3 state flash access */

  	// Wait state
	BSC.WCR.BYTE.H = 2; 	// 2 wait for flash
  	BSC.WCR.BYTE.L = 0; 	// No wait for others
  	BSC.BCR.BIT.RMTS = 0;  	// RMTS2,1,0 = 0. Area 2, 3, 4, 5 are NORMAL space(Not DRAM).	                 


	//Port 1 setup
	P1.DR.BYTE = 0xFB; 		// Turn off FWE, Deselect D/A
	P1.DDR = 0xF3; 			// set bit 2,3 for input, the rest are outputs	
    
    // Port 3
    P3.DDR = 0x89;     	// Output on Txds in case Tx is not enabled. 
    P3.DR.BYTE = 0x89;  // Make sure Txd are high.
    
    // Port 7 
    P7.DR.BYTE = 0xFF;		// Set all high 
	P7.DDR = 0x81;    		// IMC_RX=Input, BPid 0..3 input
				// CS4, IMC_TX is Output. 
     
    // Port F                         
  	PF.DR.BYTE = 0xFF;
  	PF.DDR = 0xFF; 			// Output for all Port F   
    
	// clear all Timer just in case
	TMR0.TCR.BYTE = 0;
	TMR1.TCR.BYTE = 0;
	TMR2.TCR.BYTE = 0;
	TMR3.TCR.BYTE = 0;
	 
	/* Use timer0 for RTOS interrupt */

	// Connect TMR2 & TMR3 to generate RTOS tick
	// TMR2 ---> CLK/64 ---> match A ----> TMR3
	TMR2.TCR.BIT.CKS = 2; /* 1/64 of system CLK (16M/64 = 250000hz)   */
	TMR2.TCR.BIT.CCLR = 1; //1; // Clear on matching A 
	TMR2.TCORA = RTOS_FIRST_DIV; // First division for RTOS tick	 
	TMR3.TCR.BIT.CKS = 4; // CLK from TMR2
	TMR3.TCR.BIT.CCLR = 1; // Clear on matching A
	TMR3.TCORA = RTOS_SECOND_DIV; // second division for RTOS tick
	// TMR3.TCR.BIT.CMIEA = 1; // Should be later to enable RTOS tick
	
	// Setup TMR1 for my cheap timer
   	TMR1.TCR.BIT.CKS = 3; /* 1/8192 */
	TMR1.TCR.BIT.CCLR = 0; // Never clear
    // 8/29/2005: Enhancement to add TMR0 on top of it. TMR1 stays virtual the same. TMR0 is counting
	// TMR1's overflow.
	TMR0.TCR.BIT.CKS = 4; // Counting TMR1 overflow.
	TMR0.TCR.BIT.CCLR = 0; // never clear

	// ADC setting
  	AD.CR.BYTE = 0; /* software enabled ADC and max conversion states */
    
    // Interrupt control
    INTC.IER.BYTE = 0; // Disable all external interrupts     
  	INTC.ISCR.BIT.IRQ4SC = 2;  /* IRQ4 on rising edge */
  	INTC.ISCR.BIT.IRQ6SC = 2;  /* IRQ6 on rising edge */
  	INTC.IER.BIT.IRQ4E   = 0;  /* ZM:Disable enable 25msec interrupt */
  	INTC.IER.BIT.IRQ6E   = 0;  /* ZM: Disable retimer ISR redundent */    
  	
    // Interrupt priority
  	INTC.IPRA.BIT.HIGH = 0;  // Set IRQ0      Priority Level
  	INTC.IPRA.BIT.LOW  = 0;  // Set IRQ1      Priority Level
  	INTC.IPRB.BIT.HIGH = 0;  // Set IRQ2,IRQ3 Priority Level
  	INTC.IPRB.BIT.LOW  = INT_LEVEL_FPGA;  // Set IRQ4,IRQ5 -  25ms
  	INTC.IPRC.BIT.HIGH = INT_LEVEL_RETIMER;  // Set IRQ6,IRQ7 -  250 ms
  	INTC.IPRC.BIT.LOW  = 0;  // Set DTC       Priority Level
  	INTC.IPRD.BIT.HIGH = 0;  // Set WDT0      Priority Level
  	INTC.IPRD.BIT.LOW  = 0;  // Set RFSHC     Priority Level
  	INTC.IPRE.BIT.HIGH = 0;  // Set PBC       Priority Level
  	INTC.IPRE.BIT.LOW  = 0;  // Set A/D,WDT1- monitor ananlog levels
  	INTC.IPRF.BIT.HIGH = 0;  // Set TPU0      Priority Level
  	INTC.IPRF.BIT.LOW  = 0;  // Set TPU1      Priority Level
  	INTC.IPRG.BIT.HIGH = 0;  // Set TPU2      Priority Level
  	INTC.IPRG.BIT.LOW  = 0;  // Set TPU3      Priority Level
  	INTC.IPRH.BIT.HIGH = 0;  // Set TPU4      Priority Level
  	INTC.IPRH.BIT.LOW  = 0;  // Set TPU5      Priority Level
  	INTC.IPRI.BIT.HIGH = 0;  // Set TMR0 - RTOS tick
  	INTC.IPRI.BIT.LOW  = 0;  // Set TMR1      Priority Level
  	INTC.IPRJ.BIT.HIGH = 0;  // Set DMAC      Priority Level
  	INTC.IPRJ.BIT.LOW  = 0;  // Set SCI0 debugger monitor
  	INTC.IPRK.BIT.HIGH = 0;  // Set SCI1 User serial comm
  	INTC.IPRK.BIT.LOW  = 0;  // Set SCI2      Priority Level
  	INTC.IPRL.BIT.HIGH = 0;  // Set TMR2,TMR3 Priority Level
  	INTC.IPRL.BIT.LOW  = 0;  // Set IIC       Priority Level
  	INTC.IPRO.BIT.HIGH = 0;  // Set SCI3      Priority Level
  	INTC.IPRO.BIT.LOW  = 0;  // Set SCI4 - GPS engine comm


	
/*
  PWM0.DACR.BYTE = 0;
  PWM0.DACR.BIT.TEST = 1;
  PWM0.DACR.BIT.PWME = 1;
  PWM0.DACR.BIT.OEB  = 1;
  PWM0.DACR.BIT.OEA  = 1;
  PWM0.DACR.BIT.OS   = 1;
  PWM0.DACR.BIT.CKS  = 1;
  PWM0.DADRA.WORD = 0;
  PWM0.DADRA.BIT.CFS = 1;
  PWM0.DADRB.WORD = 0;
  PWM0.DADRB.BIT.CFS  = 1;
  PWM0.DADRB.BIT.REGS = 1;
  PWM0.DACNT.WORD = 0;
  PWM0.DACNT.BIT.REGS = 1;

  PWM1.DACR.BYTE = 0;
  PWM1.DACR.BIT.TEST = 1;
  PWM1.DACR.BIT.PWME = 1;
  PWM1.DACR.BIT.OEB  = 1;
  PWM1.DACR.BIT.OEA  = 1;
  PWM1.DACR.BIT.OS   = 1;
  PWM1.DACR.BIT.CKS  = 1;
  PWM1.DADRA.WORD = 0;
  PWM1.DADRA.BIT.CFS = 1;
  PWM1.DADRB.WORD = 0;
  PWM1.DADRB.BIT.CFS  = 1;
  PWM1.DADRB.BIT.REGS = 1;
  PWM1.DACNT.WORD = 0;
  PWM1.DACNT.BIT.REGS = 1;

  IrCR.BYTE = 0;
  IrCR.BIT.IrE   = 1;
  IrCR.BIT.IrCKS = 7;

  SCRX.BYTE = 0;
  SCRX.BIT.IICX1 = 1;
  SCRX.BIT.IICX0 = 1;
  SCRX.BIT.IICE  = 1;
  SCRX.BIT.FLSHE = 1;

  DDCSWR.BYTE = 0;
  DDCSWR.BIT.SWE = 1;
  DDCSWR.BIT.SW  = 1;
  DDCSWR.BIT.IE  = 1;
  DDCSWR.BIT.IF  = 1;

  SBYCR.BYTE = 0;
  SBYCR.BIT.SSBY = 1;
  SBYCR.BIT.STS  = 15;
  SBYCR.BIT.OPE  = 1;

  SYSCR.BYTE = 0;
  SYSCR.BIT.MACS  = 1;
  SYSCR.BIT.INTM  = 3;
  SYSCR.BIT.NMIEG = 1;
  SYSCR.BIT.MRESE = 1;
  SYSCR.BIT.RAME  = 1;

  SCKCR.BYTE = 0;
  SCKCR.BIT.PSTOP = 1;
  SCKCR.BIT.STCS  = 1;
  SCKCR.BIT.SCK   = 7;

  MDCR.BYTE = 0;
  MDCR.BIT.MDS = 7;

  MSTP.CRA.BYTE = 0;
  MSTP.CRA.BIT.B7 = 1;  // DMAC
  MSTP.CRA.BIT.B6 = 1;  // DTC
  MSTP.CRA.BIT.B5 = 1;  // TPU
  MSTP.CRA.BIT.B4 = 1;  // TMR0,TMR1
  MSTP.CRA.BIT.B3 = 1;  // PPG
  MSTP.CRA.BIT.B2 = 1;  // D/A[0,1]
  MSTP.CRA.BIT.B1 = 1;  // A/D
  MSTP.CRA.BIT.B0 = 1;  // TMR2,TMR3
  MSTP.CRB.BYTE = 0;
  MSTP.CRB.BIT.B7 = 1;  // SCI0
  MSTP.CRB.BIT.B6 = 1;  // SCI1
  MSTP.CRB.BIT.B5 = 1;  // SCI2
  MSTP.CRB.BIT.B4 = 1;  // IIC0
  MSTP.CRB.BIT.B3 = 1;  // IIC1
  MSTP.CRB.BIT.B2 = 1;  // PWM0
  MSTP.CRB.BIT.B1 = 1;  // PWM1
  MSTP.CRC.BYTE = 0;
  MSTP.CRC.BIT.B7 = 1;  // SCI3
  MSTP.CRC.BIT.B6 = 1;  // SCI4
  MSTP.CRC.BIT.B5 = 1;  // D/A[2,3]
  MSTP.CRC.BIT.B4 = 1;  // PBC

  LPWRCR.BYTE = 0;
  LPWRCR.BIT.DTON   = 1;
  LPWRCR.BIT.LSON   = 1;
  LPWRCR.BIT.NESEL  = 1;
  LPWRCR.BIT.SUBSTP = 1;
  LPWRCR.BIT.RFCUT  = 1;
  LPWRCR.BIT.OSCS   = 1;
  LPWRCR.BIT.STC    = 3;

  PBC.BARA = cDMAC0A_MAR;
  PBC.BARB = HardwareSetup;
  PBC.BCRA.BYTE = 0;
  PBC.BCRA.BIT.CMF  = 1;
  PBC.BCRA.BIT.CD   = 1;
  PBC.BCRA.BIT.BAMR = 7;
  PBC.BCRA.BIT.CSEL = 3;
  PBC.BCRA.BIT.BIE  = 1;
  PBC.BCRB.BYTE = 0;
  PBC.BCRB.BIT.CMF  = 1;
  PBC.BCRB.BIT.CD   = 1;
  PBC.BCRB.BIT.BAMR = 7;
  PBC.BCRB.BIT.CSEL = 3;
  PBC.BCRB.BIT.BIE  = 1;

  DTC.EA.BYTE = 0;
  DTC.EA.BIT.B7 = 1;  // IRQ0
  DTC.EA.BIT.B6 = 1;  // IRQ1
  DTC.EA.BIT.B5 = 1;  // IRQ2
  DTC.EA.BIT.B4 = 1;  // IRQ3
  DTC.EA.BIT.B3 = 1;  // IRQ4
  DTC.EA.BIT.B2 = 1;  // IRQ5
  DTC.EA.BIT.B1 = 1;  // IRQ6
  DTC.EA.BIT.B0 = 1;  // IRQ7
  DTC.EB.BYTE = 0;
  DTC.EB.BIT.B6 = 1;  // ADI of A/D
  DTC.EB.BIT.B5 = 1;  // TGI0A of TPU0
  DTC.EB.BIT.B4 = 1;  // TGI0B of TPU0
  DTC.EB.BIT.B3 = 1;  // TGI0C of TPU0
  DTC.EB.BIT.B2 = 1;  // TGI0D of TPU0
  DTC.EB.BIT.B1 = 1;  // TGI1A of TPU1
  DTC.EB.BIT.B0 = 1;  // TGI1B of TPU1
  DTC.EC.BYTE = 0;
  DTC.EC.BIT.B7 = 1;  // TGI2A of TPU2
  DTC.EC.BIT.B6 = 1;  // TGI2B of TPU2
  DTC.EC.BIT.B5 = 1;  // TGI3A of TPU3
  DTC.EC.BIT.B4 = 1;  // TGI3B of TPU3
  DTC.EC.BIT.B3 = 1;  // TGI3C of TPU3
  DTC.EC.BIT.B2 = 1;  // TGI3D of TPU3
  DTC.EC.BIT.B1 = 1;  // TGI4A of TPU4
  DTC.EC.BIT.B0 = 1;  // TGI4B of TPU4
  DTC.ED.BYTE = 0;
  DTC.ED.BIT.B5 = 1;  // TGI5A of TPU5
  DTC.ED.BIT.B4 = 1;  // TGI5B of TPU5
  DTC.ED.BIT.B3 = 1;  // CMIA0 of TMR0
  DTC.ED.BIT.B2 = 1;  // CMIB0 of TMR0
  DTC.ED.BIT.B1 = 1;  // CMIA1 of TMR1
  DTC.ED.BIT.B0 = 1;  // CMIB1 of TMR1
  DTC.EE.BYTE = 0;
  DTC.EE.BIT.B7 = 1;  // DEND0A of DMAC0
  DTC.EE.BIT.B6 = 1;  // DEND0B of DMAC0
  DTC.EE.BIT.B5 = 1;  // DEND1A of DMAC1
  DTC.EE.BIT.B4 = 1;  // DEND1B of DMAC1
  DTC.EE.BIT.B3 = 1;  // RXI0 of SCI0
  DTC.EE.BIT.B2 = 1;  // TXI0 of SCI0
  DTC.EE.BIT.B1 = 1;  // RXI1 of SCI1
  DTC.EE.BIT.B0 = 1;  // TXI1 of SCI1
  DTC.EF.BYTE = 0;
  DTC.EF.BIT.B7 = 1;  // RXI2 of SCI2
  DTC.EF.BIT.B6 = 1;  // TXI2 of SCI2
  DTC.EF.BIT.B5 = 1;  // CMIA2 of TMR2
  DTC.EF.BIT.B4 = 1;  // CMIB2 of TMR2
  DTC.EF.BIT.B3 = 1;  // CMIA3 of TMR3
  DTC.EF.BIT.B2 = 1;  // CMIB3 of TMR3
  DTC.EF.BIT.B1 = 1;  // IICI0 of IIC0
  DTC.EF.BIT.B0 = 1;  // IICI1 of IIC1
  DTC.EI.BYTE = 0;
  DTC.EI.BIT.B7 = 1;  // RXI3 of SCI3
  DTC.EI.BIT.B6 = 1;  // TXI3 of SCI3
  DTC.EI.BIT.B5 = 1;  // RXI4 of SCI4
  DTC.EI.BIT.B4 = 1;  // TXI4 of SCI4
  DTC.VECR.BYTE = 0;
  DTC.VECR.BIT.SWDTE = 1;
  DTC.VECR.BIT.DTVEC = 127;

  PPG.PCR.BYTE = 0;
  PPG.PCR.BIT.G3CMS = 3;
  PPG.PCR.BIT.G2CMS = 3;
  PPG.PCR.BIT.G1CMS = 3;
  PPG.PCR.BIT.G0CMS = 3;
  PPG.PMR.BYTE = 0;
  PPG.PMR.BIT.G3INV = 1;
  PPG.PMR.BIT.G2INV = 1;
  PPG.PMR.BIT.G1INV = 1;
  PPG.PMR.BIT.G0INV = 1;
  PPG.PMR.BIT.G3NOV = 1;
  PPG.PMR.BIT.G2NOV = 1;
  PPG.PMR.BIT.G1NOV = 1;
  PPG.PMR.BIT.G0NOV = 1;
  PPG.NDER.WORD = 0;
  PPG.NDER.BYTE.H = 0;
  PPG.NDER.BYTE.L = 0;
  PPG.NDER.BIT.B15 = 1;
  PPG.NDER.BIT.B14 = 1;
  PPG.NDER.BIT.B13 = 1;
  PPG.NDER.BIT.B12 = 1;
  PPG.NDER.BIT.B11 = 1;
  PPG.NDER.BIT.B10 = 1;
  PPG.NDER.BIT.B9  = 1;
  PPG.NDER.BIT.B8  = 1;
  PPG.NDER.BIT.B7  = 1;
  PPG.NDER.BIT.B6  = 1;
  PPG.NDER.BIT.B5  = 1;
  PPG.NDER.BIT.B4  = 1;
  PPG.NDER.BIT.B3  = 1;
  PPG.NDER.BIT.B2  = 1;
  PPG.NDER.BIT.B1  = 1;
  PPG.NDER.BIT.B0  = 1;
  PPG.PODR.WORD = 0;
  PPG.PODR.BYTE.H = 0;
  PPG.PODR.BYTE.L = 0;
  PPG.PODR.BIT.B15 = 1;
  PPG.PODR.BIT.B14 = 1;
  PPG.PODR.BIT.B13 = 1;
  PPG.PODR.BIT.B12 = 1;
  PPG.PODR.BIT.B11 = 1;
  PPG.PODR.BIT.B10 = 1;
  PPG.PODR.BIT.B9  = 1;
  PPG.PODR.BIT.B8  = 1;
  PPG.PODR.BIT.B7  = 1;
  PPG.PODR.BIT.B6  = 1;
  PPG.PODR.BIT.B5  = 1;
  PPG.PODR.BIT.B4  = 1;
  PPG.PODR.BIT.B3  = 1;
  PPG.PODR.BIT.B2  = 1;
  PPG.PODR.BIT.B1  = 1;
  PPG.PODR.BIT.B0  = 1;
  PPG.NDRH1.BYTE = 0;     // Address is H'2C
  PPG.NDRH1.BIT.B15 = 1;
  PPG.NDRH1.BIT.B14 = 1;
  PPG.NDRH1.BIT.B13 = 1;
  PPG.NDRH1.BIT.B12 = 1;
  PPG.NDRH1.BIT.B11 = 1;
  PPG.NDRH1.BIT.B10 = 1;
  PPG.NDRH1.BIT.B9  = 1;
  PPG.NDRH1.BIT.B8  = 1;
  PPG.NDRH2.BYTE = 0;     // Address is H'2E
  PPG.NDRH2.BIT.B11 = 1;
  PPG.NDRH2.BIT.B10 = 1;
  PPG.NDRH2.BIT.B9  = 1;
  PPG.NDRH2.BIT.B8  = 1;
  PPG.NDRL1.BYTE = 0;     // Address is H'2D
  PPG.NDRL1.BIT.B7 = 1;
  PPG.NDRL1.BIT.B6 = 1;
  PPG.NDRL1.BIT.B5 = 1;
  PPG.NDRL1.BIT.B4 = 1;
  PPG.NDRL1.BIT.B3 = 1;
  PPG.NDRL1.BIT.B2 = 1;
  PPG.NDRL1.BIT.B1 = 1;
  PPG.NDRL1.BIT.B0 = 1;
  PPG.NDRL2.BYTE = 0;     // Address is H'2F
  PPG.NDRL2.BIT.B3 = 1;
  PPG.NDRL2.BIT.B2 = 1;
  PPG.NDRL2.BIT.B1 = 1;
  PPG.NDRL2.BIT.B0 = 1;

  P1.DDR = 0;
  P1.DR.BYTE = 0;
  P1.DR.BIT.B7 = 1;
  P1.DR.BIT.B6 = 1;
  P1.DR.BIT.B5 = 1;
  P1.DR.BIT.B4 = 1;
  P1.DR.BIT.B3 = 1;
  P1.DR.BIT.B2 = 1;
  P1.DR.BIT.B1 = 1;
  P1.DR.BIT.B0 = 1;
  P1.PORT.BYTE = 0;
  P1.PORT.BIT.B7 = 1;
  P1.PORT.BIT.B6 = 1;
  P1.PORT.BIT.B5 = 1;
  P1.PORT.BIT.B4 = 1;
  P1.PORT.BIT.B3 = 1;
  P1.PORT.BIT.B2 = 1;
  P1.PORT.BIT.B1 = 1;
  P1.PORT.BIT.B0 = 1;

  P3.DDR = 0;
  P3.ODR.BYTE = 0;
  P3.ODR.BIT.B7 = 1;
  P3.ODR.BIT.B6 = 1;
  P3.ODR.BIT.B5 = 1;
  P3.ODR.BIT.B4 = 1;
  P3.ODR.BIT.B3 = 1;
  P3.ODR.BIT.B2 = 1;
  P3.ODR.BIT.B1 = 1;
  P3.ODR.BIT.B0 = 1;
  P3.DR.BYTE = 0;
  P3.DR.BIT.B7 = 1;
  P3.DR.BIT.B6 = 1;
  P3.DR.BIT.B5 = 1;
  P3.DR.BIT.B4 = 1;
  P3.DR.BIT.B3 = 1;
  P3.DR.BIT.B2 = 1;
  P3.DR.BIT.B1 = 1;
  P3.DR.BIT.B0 = 1;
  P3.PORT.BYTE = 0;
  P3.PORT.BIT.B7 = 1;
  P3.PORT.BIT.B6 = 1;
  P3.PORT.BIT.B5 = 1;
  P3.PORT.BIT.B4 = 1;
  P3.PORT.BIT.B3 = 1;
  P3.PORT.BIT.B2 = 1;
  P3.PORT.BIT.B1 = 1;
  P3.PORT.BIT.B0 = 1;

  P4.PORT.BYTE = 0;
  P4.PORT.BIT.B7 = 1;
  P4.PORT.BIT.B6 = 1;
  P4.PORT.BIT.B5 = 1;
  P4.PORT.BIT.B4 = 1;
  P4.PORT.BIT.B3 = 1;
  P4.PORT.BIT.B2 = 1;
  P4.PORT.BIT.B1 = 1;
  P4.PORT.BIT.B0 = 1;

  P7.DDR = 0;
  P7.DR.BYTE = 0;
  P7.DR.BIT.B7 = 1;
  P7.DR.BIT.B6 = 1;
  P7.DR.BIT.B5 = 1;
  P7.DR.BIT.B4 = 1;
  P7.DR.BIT.B3 = 1;
  P7.DR.BIT.B2 = 1;
  P7.DR.BIT.B1 = 1;
  P7.DR.BIT.B0 = 1;
  P7.PORT.BYTE = 0;
  P7.PORT.BIT.B7 = 1;
  P7.PORT.BIT.B6 = 1;
  P7.PORT.BIT.B5 = 1;
  P7.PORT.BIT.B4 = 1;
  P7.PORT.BIT.B3 = 1;
  P7.PORT.BIT.B2 = 1;
  P7.PORT.BIT.B1 = 1;
  P7.PORT.BIT.B0 = 1;

  P9.PORT.BYTE = 0;
  P9.PORT.BIT.B7 = 1;
  P9.PORT.BIT.B6 = 1;
  P9.PORT.BIT.B5 = 1;
  P9.PORT.BIT.B4 = 1;
  P9.PORT.BIT.B3 = 1;
  P9.PORT.BIT.B2 = 1;
  P9.PORT.BIT.B1 = 1;
  P9.PORT.BIT.B0 = 1;

  PA.DDR = 0;
  PA.PCR.BYTE = 0;
  PA.PCR.BIT.B3 = 1;
  PA.PCR.BIT.B2 = 1;
  PA.PCR.BIT.B1 = 1;
  PA.PCR.BIT.B0 = 1;
  PA.ODR.BYTE = 0;
  PA.ODR.BIT.B3 = 1;
  PA.ODR.BIT.B2 = 1;
  PA.ODR.BIT.B1 = 1;
  PA.ODR.BIT.B0 = 1;
  PA.DR.BYTE = 0;
  PA.DR.BIT.B3 = 1;
  PA.DR.BIT.B2 = 1;
  PA.DR.BIT.B1 = 1;
  PA.DR.BIT.B0 = 1;
  PA.PORT.BYTE = 0;
  PA.PORT.BIT.B3 = 1;
  PA.PORT.BIT.B2 = 1;
  PA.PORT.BIT.B1 = 1;
  PA.PORT.BIT.B0 = 1;

  PB.DDR = 0;
  PB.PCR.BYTE = 0;
  PB.PCR.BIT.B7 = 1;
  PB.PCR.BIT.B6 = 1;
  PB.PCR.BIT.B5 = 1;
  PB.PCR.BIT.B4 = 1;
  PB.PCR.BIT.B3 = 1;
  PB.PCR.BIT.B2 = 1;
  PB.PCR.BIT.B1 = 1;
  PB.PCR.BIT.B0 = 1;
  PB.ODR.BYTE = 0;
  PB.ODR.BIT.B7 = 1;
  PB.ODR.BIT.B6 = 1;
  PB.ODR.BIT.B5 = 1;
  PB.ODR.BIT.B4 = 1;
  PB.ODR.BIT.B3 = 1;
  PB.ODR.BIT.B2 = 1;
  PB.ODR.BIT.B1 = 1;
  PB.ODR.BIT.B0 = 1;
  PB.DR.BYTE = 0;
  PB.DR.BIT.B7 = 1;
  PB.DR.BIT.B6 = 1;
  PB.DR.BIT.B5 = 1;
  PB.DR.BIT.B4 = 1;
  PB.DR.BIT.B3 = 1;
  PB.DR.BIT.B2 = 1;
  PB.DR.BIT.B1 = 1;
  PB.DR.BIT.B0 = 1;
  PB.PORT.BYTE = 0;
  PB.PORT.BIT.B7 = 1;
  PB.PORT.BIT.B6 = 1;
  PB.PORT.BIT.B5 = 1;
  PB.PORT.BIT.B4 = 1;
  PB.PORT.BIT.B3 = 1;
  PB.PORT.BIT.B2 = 1;
  PB.PORT.BIT.B1 = 1;
  PB.PORT.BIT.B0 = 1;

  PC.DDR = 0;
  PC.PCR.BYTE = 0;
  PC.PCR.BIT.B7 = 1;
  PC.PCR.BIT.B6 = 1;
  PC.PCR.BIT.B5 = 1;
  PC.PCR.BIT.B4 = 1;
  PC.PCR.BIT.B3 = 1;
  PC.PCR.BIT.B2 = 1;
  PC.PCR.BIT.B1 = 1;
  PC.PCR.BIT.B0 = 1;
  PC.ODR.BYTE = 0;
  PC.ODR.BIT.B7 = 1;
  PC.ODR.BIT.B6 = 1;
  PC.ODR.BIT.B5 = 1;
  PC.ODR.BIT.B4 = 1;
  PC.ODR.BIT.B3 = 1;
  PC.ODR.BIT.B2 = 1;
  PC.ODR.BIT.B1 = 1;
  PC.ODR.BIT.B0 = 1;
  PC.DR.BYTE = 0;
  PC.DR.BIT.B7 = 1;
  PC.DR.BIT.B6 = 1;
  PC.DR.BIT.B5 = 1;
  PC.DR.BIT.B4 = 1;
  PC.DR.BIT.B3 = 1;
  PC.DR.BIT.B2 = 1;
  PC.DR.BIT.B1 = 1;
  PC.DR.BIT.B0 = 1;
  PC.PORT.BYTE = 0;
  PC.PORT.BIT.B7 = 1;
  PC.PORT.BIT.B6 = 1;
  PC.PORT.BIT.B5 = 1;
  PC.PORT.BIT.B4 = 1;
  PC.PORT.BIT.B3 = 1;
  PC.PORT.BIT.B2 = 1;
  PC.PORT.BIT.B1 = 1;
  PC.PORT.BIT.B0 = 1;

  PD.DDR = 0;
  PD.PCR.BYTE = 0;
  PD.PCR.BIT.B7 = 1;
  PD.PCR.BIT.B6 = 1;
  PD.PCR.BIT.B5 = 1;
  PD.PCR.BIT.B4 = 1;
  PD.PCR.BIT.B3 = 1;
  PD.PCR.BIT.B2 = 1;
  PD.PCR.BIT.B1 = 1;
  PD.PCR.BIT.B0 = 1;
  PD.DR.BYTE = 0;
  PD.DR.BIT.B7 = 1;
  PD.DR.BIT.B6 = 1;
  PD.DR.BIT.B5 = 1;
  PD.DR.BIT.B4 = 1;
  PD.DR.BIT.B3 = 1;
  PD.DR.BIT.B2 = 1;
  PD.DR.BIT.B1 = 1;
  PD.DR.BIT.B0 = 1;
  PD.PORT.BYTE = 0;
  PD.PORT.BIT.B7 = 1;
  PD.PORT.BIT.B6 = 1;
  PD.PORT.BIT.B5 = 1;
  PD.PORT.BIT.B4 = 1;
  PD.PORT.BIT.B3 = 1;
  PD.PORT.BIT.B2 = 1;
  PD.PORT.BIT.B1 = 1;
  PD.PORT.BIT.B0 = 1;

  PE.DDR = 0;
  PE.PCR.BYTE = 0;
  PE.PCR.BIT.B7 = 1;
  PE.PCR.BIT.B6 = 1;
  PE.PCR.BIT.B5 = 1;
  PE.PCR.BIT.B4 = 1;
  PE.PCR.BIT.B3 = 1;
  PE.PCR.BIT.B2 = 1;
  PE.PCR.BIT.B1 = 1;
  PE.PCR.BIT.B0 = 1;
  PE.DR.BYTE = 0;
  PE.DR.BIT.B7 = 1;
  PE.DR.BIT.B6 = 1;
  PE.DR.BIT.B5 = 1;
  PE.DR.BIT.B4 = 1;
  PE.DR.BIT.B3 = 1;
  PE.DR.BIT.B2 = 1;
  PE.DR.BIT.B1 = 1;
  PE.DR.BIT.B0 = 1;
  PE.PORT.BYTE = 0;
  PE.PORT.BIT.B7 = 1;
  PE.PORT.BIT.B6 = 1;
  PE.PORT.BIT.B5 = 1;
  PE.PORT.BIT.B4 = 1;
  PE.PORT.BIT.B3 = 1;
  PE.PORT.BIT.B2 = 1;
  PE.PORT.BIT.B1 = 1;
  PE.PORT.BIT.B0 = 1;

  PF.DDR = 0;
  PF.DR.BYTE = 0;
  PF.DR.BIT.B7 = 1;
  PF.DR.BIT.B6 = 1;
  PF.DR.BIT.B5 = 1;
  PF.DR.BIT.B4 = 1;
  PF.DR.BIT.B3 = 1;
  PF.DR.BIT.B2 = 1;
  PF.DR.BIT.B1 = 1;
  PF.DR.BIT.B0 = 1;
  PF.PORT.BYTE = 0;
  PF.PORT.BIT.B7 = 1;
  PF.PORT.BIT.B6 = 1;
  PF.PORT.BIT.B5 = 1;
  PF.PORT.BIT.B4 = 1;
  PF.PORT.BIT.B3 = 1;
  PF.PORT.BIT.B2 = 1;
  PF.PORT.BIT.B1 = 1;
  PF.PORT.BIT.B0 = 1;

  PG.DDR = 0;
  PG.DR.BYTE = 0;
  PG.DR.BIT.B4 = 1;
  PG.DR.BIT.B3 = 1;
  PG.DR.BIT.B2 = 1;
  PG.DR.BIT.B1 = 1;
  PG.DR.BIT.B0 = 1;
  PG.PORT.BYTE = 0;
  PG.PORT.BIT.B4 = 1;
  PG.PORT.BIT.B3 = 1;
  PG.PORT.BIT.B2 = 1;
  PG.PORT.BIT.B1 = 1;
  PG.PORT.BIT.B0 = 1;

  TPU.TSTR.BYTE = 0;
  TPU.TSTR.BIT.CST5 = 1;
  TPU.TSTR.BIT.CST4 = 1;
  TPU.TSTR.BIT.CST3 = 1;
  TPU.TSTR.BIT.CST2 = 1;
  TPU.TSTR.BIT.CST1 = 1;
  TPU.TSTR.BIT.CST0 = 1;
  TPU.TSYR.BYTE = 0;
  TPU.TSYR.BIT.SYNC5 = 1;
  TPU.TSYR.BIT.SYNC4 = 1;
  TPU.TSYR.BIT.SYNC3 = 1;
  TPU.TSYR.BIT.SYNC2 = 1;
  TPU.TSYR.BIT.SYNC1 = 1;
  TPU.TSYR.BIT.SYNC0 = 1;

  TPU0.TCR.BYTE = 0;
  TPU0.TCR.BIT.CCLR = 7;
  TPU0.TCR.BIT.CKEG = 3;
  TPU0.TCR.BIT.TPSC = 7;
  TPU0.TMDR.BYTE = 0;
  TPU0.TMDR.BIT.BFB = 1;
  TPU0.TMDR.BIT.BFA = 1;
  TPU0.TMDR.BIT.MD  = 15;
  TPU0.TIOR.WORD = 0;
  TPU0.TIOR.BYTE.H = 0;
  TPU0.TIOR.BYTE.L = 0;
  TPU0.TIOR.BIT.IOB = 15;
  TPU0.TIOR.BIT.IOA = 15;
  TPU0.TIOR.BIT.IOD = 15;
  TPU0.TIOR.BIT.IOC = 15;
  TPU0.TIER.BYTE = 0;
  TPU0.TIER.BIT.TTGE  = 1;
  TPU0.TIER.BIT.TCIEV = 1;
  TPU0.TIER.BIT.TGIED = 1;
  TPU0.TIER.BIT.TGIEC = 1;
  TPU0.TIER.BIT.TGIEB = 1;
  TPU0.TIER.BIT.TGIEA = 1;
  TPU0.TSR.BYTE = 0;
  TPU0.TSR.BIT.TCFV = 1;
  TPU0.TSR.BIT.TGFD = 1;
  TPU0.TSR.BIT.TGFC = 1;
  TPU0.TSR.BIT.TGFB = 1;
  TPU0.TSR.BIT.TGFA = 1;
  TPU0.TCNT = 0;
  TPU0.TGRA = 0;
  TPU0.TGRB = 0;
  TPU0.TGRC = 0;
  TPU0.TGRD = 0;

  TPU1.TCR.BYTE = 0;
  TPU1.TCR.BIT.CCLR = 3;
  TPU1.TCR.BIT.CKEG = 3;
  TPU1.TCR.BIT.TPSC = 7;
  TPU1.TMDR.BYTE = 0;
  TPU1.TMDR.BIT.MD  = 15;
  TPU1.TIOR.BYTE = 0;
  TPU1.TIOR.BIT.IOB = 15;
  TPU1.TIOR.BIT.IOA = 15;
  TPU1.TIER.BYTE = 0;
  TPU1.TIER.BIT.TTGE  = 1;
  TPU1.TIER.BIT.TCIEU = 1;
  TPU1.TIER.BIT.TCIEV = 1;
  TPU1.TIER.BIT.TGIEB = 1;
  TPU1.TIER.BIT.TGIEA = 1;
  TPU1.TSR.BYTE = 0;
  TPU1.TSR.BIT.TCFD = 1;
  TPU1.TSR.BIT.TCFU = 1;
  TPU1.TSR.BIT.TCFV = 1;
  TPU1.TSR.BIT.TGFB = 1;
  TPU1.TSR.BIT.TGFA = 1;
  TPU1.TCNT = 0;
  TPU1.TGRA = 0;
  TPU1.TGRB = 0;

  TPU2.TCR.BYTE = 0;
  TPU2.TCR.BIT.CCLR = 3;
  TPU2.TCR.BIT.CKEG = 3;
  TPU2.TCR.BIT.TPSC = 7;
  TPU2.TMDR.BYTE = 0;
  TPU2.TMDR.BIT.MD  = 15;
  TPU2.TIOR.BYTE = 0;
  TPU2.TIOR.BIT.IOB = 15;
  TPU2.TIOR.BIT.IOA = 15;
  TPU2.TIER.BYTE = 0;
  TPU2.TIER.BIT.TTGE  = 1;
  TPU2.TIER.BIT.TCIEU = 1;
  TPU2.TIER.BIT.TCIEV = 1;
  TPU2.TIER.BIT.TGIEB = 1;
  TPU2.TIER.BIT.TGIEA = 1;
  TPU2.TSR.BYTE = 0;
  TPU2.TSR.BIT.TCFD = 1;
  TPU2.TSR.BIT.TCFU = 1;
  TPU2.TSR.BIT.TCFV = 1;
  TPU2.TSR.BIT.TGFB = 1;
  TPU2.TSR.BIT.TGFA = 1;
  TPU2.TCNT = 0;
  TPU2.TGRA = 0;
  TPU2.TGRB = 0;

  TPU3.TCR.BYTE = 0;
  TPU3.TCR.BIT.CCLR = 7;
  TPU3.TCR.BIT.CKEG = 3;
  TPU3.TCR.BIT.TPSC = 7;
  TPU3.TMDR.BYTE = 0;
  TPU3.TMDR.BIT.BFB = 1;
  TPU3.TMDR.BIT.BFA = 1;
  TPU3.TMDR.BIT.MD  = 15;
  TPU3.TIOR.WORD = 0;
  TPU3.TIOR.BYTE.H = 0;
  TPU3.TIOR.BYTE.L = 0;
  TPU3.TIOR.BIT.IOB = 15;
  TPU3.TIOR.BIT.IOA = 15;
  TPU3.TIOR.BIT.IOD = 15;
  TPU3.TIOR.BIT.IOC = 15;
  TPU3.TIER.BYTE = 0;
  TPU3.TIER.BIT.TTGE  = 1;
  TPU3.TIER.BIT.TCIEV = 1;
  TPU3.TIER.BIT.TGIED = 1;
  TPU3.TIER.BIT.TGIEC = 1;
  TPU3.TIER.BIT.TGIEB = 1;
  TPU3.TIER.BIT.TGIEA = 1;
  TPU3.TSR.BYTE = 0;
  TPU3.TSR.BIT.TCFV = 1;
  TPU3.TSR.BIT.TGFD = 1;
  TPU3.TSR.BIT.TGFC = 1;
  TPU3.TSR.BIT.TGFB = 1;
  TPU3.TSR.BIT.TGFA = 1;
  TPU3.TCNT = 0;
  TPU3.TGRA = 0;
  TPU3.TGRB = 0;
  TPU3.TGRC = 0;
  TPU3.TGRD = 0;

  TPU4.TCR.BYTE = 0;
  TPU4.TCR.BIT.CCLR = 3;
  TPU4.TCR.BIT.CKEG = 3;
  TPU4.TCR.BIT.TPSC = 7;
  TPU4.TMDR.BYTE = 0;
  TPU4.TMDR.BIT.MD  = 15;
  TPU4.TIOR.BYTE = 0;
  TPU4.TIOR.BIT.IOB = 15;
  TPU4.TIOR.BIT.IOA = 15;
  TPU4.TIER.BYTE = 0;
  TPU4.TIER.BIT.TTGE  = 1;
  TPU4.TIER.BIT.TCIEU = 1;
  TPU4.TIER.BIT.TCIEV = 1;
  TPU4.TIER.BIT.TGIEB = 1;
  TPU4.TIER.BIT.TGIEA = 1;
  TPU4.TSR.BYTE = 0;
  TPU4.TSR.BIT.TCFD = 1;
  TPU4.TSR.BIT.TCFU = 1;
  TPU4.TSR.BIT.TCFV = 1;
  TPU4.TSR.BIT.TGFB = 1;
  TPU4.TSR.BIT.TGFA = 1;
  TPU4.TCNT = 0;
  TPU4.TGRA = 0;
  TPU4.TGRB = 0;

  TPU5.TCR.BYTE = 0;
  TPU5.TCR.BIT.CCLR = 3;
  TPU5.TCR.BIT.CKEG = 3;
  TPU5.TCR.BIT.TPSC = 7;
  TPU5.TMDR.BYTE = 0;
  TPU5.TMDR.BIT.MD  = 15;
  TPU5.TIOR.BYTE = 0;
  TPU5.TIOR.BIT.IOB = 15;
  TPU5.TIOR.BIT.IOA = 15;
  TPU5.TIER.BYTE = 0;
  TPU5.TIER.BIT.TTGE  = 1;
  TPU5.TIER.BIT.TCIEU = 1;
  TPU5.TIER.BIT.TCIEV = 1;
  TPU5.TIER.BIT.TGIEB = 1;
  TPU5.TIER.BIT.TGIEA = 1;
  TPU5.TSR.BYTE = 0;
  TPU5.TSR.BIT.TCFD = 1;
  TPU5.TSR.BIT.TCFU = 1;
  TPU5.TSR.BIT.TCFV = 1;
  TPU5.TSR.BIT.TGFB = 1;
  TPU5.TSR.BIT.TGFA = 1;
  TPU5.TCNT = 0;
  TPU5.TGRA = 0;
  TPU5.TGRB = 0;

  INTC.ISCR.WORD = 0;
  INTC.ISCR.BYTE.H = 0;
  INTC.ISCR.BYTE.L = 0;
  INTC.ISCR.BIT.IRQ7SC = 3;
  INTC.ISCR.BIT.IRQ6SC = 3;
  INTC.ISCR.BIT.IRQ5SC = 3;
  INTC.ISCR.BIT.IRQ4SC = 3;
  INTC.ISCR.BIT.IRQ3SC = 3;
  INTC.ISCR.BIT.IRQ2SC = 3;
  INTC.ISCR.BIT.IRQ1SC = 3;
  INTC.ISCR.BIT.IRQ0SC = 3;
  INTC.IER.BYTE = 0;
  INTC.IER.BIT.IRQ7E = 1;
  INTC.IER.BIT.IRQ6E = 1;
  INTC.IER.BIT.IRQ5E = 1;
  INTC.IER.BIT.IRQ4E = 1;
  INTC.IER.BIT.IRQ3E = 1;
  INTC.IER.BIT.IRQ2E = 1;
  INTC.IER.BIT.IRQ1E = 1;
  INTC.IER.BIT.IRQ0E = 1;
  INTC.ISR.BYTE = 0;
  INTC.ISR.BIT.IRQ7F = 1;
  INTC.ISR.BIT.IRQ6F = 1;
  INTC.ISR.BIT.IRQ5F = 1;
  INTC.ISR.BIT.IRQ4F = 1;
  INTC.ISR.BIT.IRQ3F = 1;
  INTC.ISR.BIT.IRQ2F = 1;
  INTC.ISR.BIT.IRQ1F = 1;
  INTC.ISR.BIT.IRQ0F = 1;
  INTC.IPRA.BYTE = 0;
  INTC.IPRA.BIT.HIGH = 7;  // Set IRQ0      Priority Level
  INTC.IPRA.BIT.LOW  = 7;  // Set IRQ1      Priority Level
  INTC.IPRB.BYTE = 0;
  INTC.IPRB.BIT.HIGH = 7;  // Set IRQ2,IRQ3 Priority Level
  INTC.IPRB.BIT.LOW  = 7;  // Set IRQ4,IRQ5 Priority Level
  INTC.IPRC.BYTE = 0;
  INTC.IPRC.BIT.HIGH = 7;  // Set IRQ6,IRQ7 Priority Level
  INTC.IPRC.BIT.LOW  = 7;  // Set DTC       Priority Level
  INTC.IPRD.BYTE = 0;
  INTC.IPRD.BIT.HIGH = 7;  // Set WDT0      Priority Level
  INTC.IPRD.BIT.LOW  = 7;  // Set RFSHC     Priority Level
  INTC.IPRE.BYTE = 0;
  INTC.IPRE.BIT.HIGH = 7;  // Set PBC       Priority Level
  INTC.IPRE.BIT.LOW  = 7;  // Set A/D,WDT1  Priority Level
  INTC.IPRF.BYTE = 0;
  INTC.IPRF.BIT.HIGH = 7;  // Set TPU0      Priority Level
  INTC.IPRF.BIT.LOW  = 7;  // Set TPU1      Priority Level
  INTC.IPRG.BYTE = 0;
  INTC.IPRG.BIT.HIGH = 7;  // Set TPU2      Priority Level
  INTC.IPRG.BIT.LOW  = 7;  // Set TPU3      Priority Level
  INTC.IPRH.BYTE = 0;
  INTC.IPRH.BIT.HIGH = 7;  // Set TPU4      Priority Level
  INTC.IPRH.BIT.LOW  = 7;  // Set TPU5      Priority Level
  INTC.IPRI.BYTE = 0;
  INTC.IPRI.BIT.HIGH = 7;  // Set TMR0      Priority Level
  INTC.IPRI.BIT.LOW  = 7;  // Set TMR1      Priority Level
  INTC.IPRJ.BYTE = 0;
  INTC.IPRJ.BIT.HIGH = 7;  // Set DMAC      Priority Level
  INTC.IPRJ.BIT.LOW  = 7;  // Set SCI0      Priority Level
  INTC.IPRK.BYTE = 0;
  INTC.IPRK.BIT.HIGH = 7;  // Set SCI1      Priority Level
  INTC.IPRK.BIT.LOW  = 7;  // Set SCI2      Priority Level
  INTC.IPRL.BYTE = 0;
  INTC.IPRL.BIT.HIGH = 7;  // Set TMR2,TMR3 Priority Level
  INTC.IPRL.BIT.LOW  = 7;  // Set IIC       Priority Level
  INTC.IPRO.BYTE = 0;
  INTC.IPRO.BIT.HIGH = 7;  // Set SCI3      Priority Level
  INTC.IPRO.BIT.LOW  = 7;  // Set SCI4      Priority Level

  BSC.PFCR.BYTE = 0;
  BSC.PFCR.BIT.CSS07 = 1;
  BSC.PFCR.BIT.CSS36 = 1;
  BSC.PFCR.BIT.BUZZE = 1;
  BSC.PFCR.BIT.LCASS = 1;
  BSC.PFCR.BIT.AE3   = 1;
  BSC.PFCR.BIT.AE2   = 1;
  BSC.PFCR.BIT.AE1   = 1;
  BSC.PFCR.BIT.AE0   = 1;
  BSC.ABWCR.BYTE = 0;
  BSC.ABWCR.BIT.B7 = 1;
  BSC.ABWCR.BIT.B6 = 1;
  BSC.ABWCR.BIT.B5 = 1;
  BSC.ABWCR.BIT.B4 = 1;
  BSC.ABWCR.BIT.B3 = 1;
  BSC.ABWCR.BIT.B2 = 1;
  BSC.ABWCR.BIT.B1 = 1;
  BSC.ABWCR.BIT.B0 = 1;
  BSC.ASTCR.BYTE = 0;
  BSC.ASTCR.BIT.B7 = 1;
  BSC.ASTCR.BIT.B6 = 1;
  BSC.ASTCR.BIT.B5 = 1;
  BSC.ASTCR.BIT.B4 = 1;
  BSC.ASTCR.BIT.B3 = 1;
  BSC.ASTCR.BIT.B2 = 1;
  BSC.ASTCR.BIT.B1 = 1;
  BSC.ASTCR.BIT.B0 = 1;
  BSC.WCR.WORD = 0;
  BSC.WCR.BYTE.H = 0;
  BSC.WCR.BYTE.L = 0;
  BSC.WCR.BIT.W7 = 3;
  BSC.WCR.BIT.W6 = 3;
  BSC.WCR.BIT.W5 = 3;
  BSC.WCR.BIT.W4 = 3;
  BSC.WCR.BIT.W3 = 3;
  BSC.WCR.BIT.W2 = 3;
  BSC.WCR.BIT.W1 = 3;
  BSC.WCR.BIT.W0 = 3;
  BSC.BCR.WORD = 0;
  BSC.BCR.BYTE.H = 0;
  BSC.BCR.BYTE.L = 0;
  BSC.BCR.BIT.ICIS1  = 1;
  BSC.BCR.BIT.ICIS0  = 1;
  BSC.BCR.BIT.BRSTRM = 1;
  BSC.BCR.BIT.BRSTS1 = 1;
  BSC.BCR.BIT.BRSTS0 = 1;
  BSC.BCR.BIT.RMTS   = 7;
  BSC.BCR.BIT.BRLE   = 1;
  BSC.BCR.BIT.BREQOE = 1;
  BSC.BCR.BIT.OES    = 1;
  BSC.BCR.BIT.DDS    = 1;
  BSC.BCR.BIT.RCTS   = 1;
  BSC.BCR.BIT.WDBE   = 1;
  BSC.BCR.BIT.WAITE  = 1;
  BSC.MCR.BYTE = 0;
  BSC.MCR.BIT.TPC  = 1;
  BSC.MCR.BIT.BE   = 1;
  BSC.MCR.BIT.RCDM = 1;
  BSC.MCR.BIT.CW2  = 1;
  BSC.MCR.BIT.MXC  = 3;
  BSC.MCR.BIT.RLW  = 3;
  BSC.DRAMCR.BYTE = 0;
  BSC.DRAMCR.BIT.RFSHE = 1;
  BSC.DRAMCR.BIT.CBRM  = 1;
  BSC.DRAMCR.BIT.RMODE = 1;
  BSC.DRAMCR.BIT.CMF   = 1;
  BSC.DRAMCR.BIT.CMIE  = 1;
  BSC.DRAMCR.BIT.CKS   = 7;
  BSC.RTCNT = 0;
  BSC.RTCOR = 0;

 // DMAC used Short Address Mode
  DMAC0A.MAR = &cDMAC0A_MAR[0];
  DMAC0A.IOAR = 0;
  DMAC0A.ETCR = 0;
  DMAC0A.DMACR.BYTE = 0;
  DMAC0A.DMACR.BIT.DTSZ  = 1;
  DMAC0A.DMACR.BIT.DTID  = 1;
  DMAC0A.DMACR.BIT.RPE   = 1;
  DMAC0A.DMACR.BIT.DTDIR = 1;
  DMAC0A.DMACR.BIT.DTF   = 15;
  DMAC0A.DMABCR.WORD = 0;
  DMAC0A.DMABCR.BYTE.H = 0;
  DMAC0A.DMABCR.BYTE.L = 0;
  DMAC0A.DMABCR.BIT.FAE  = 1;
  DMAC0A.DMABCR.BIT.SAE  = 1;
  DMAC0A.DMABCR.BIT.DTA  = 1;
  DMAC0A.DMABCR.BIT.DTE  = 1;
  DMAC0A.DMABCR.BIT.DTIE = 1;

  DMAC0B.MAR = &iDMAC0B_MAR[0];
  DMAC0B.IOAR = 0;
  DMAC0B.ETCR = 0;
  DMAC0B.DMACR.BYTE = 0;
  DMAC0B.DMACR.BIT.DTSZ  = 1;
  DMAC0B.DMACR.BIT.DTID  = 1;
  DMAC0B.DMACR.BIT.RPE   = 1;
  DMAC0B.DMACR.BIT.DTDIR = 1;
  DMAC0B.DMACR.BIT.DTF   = 15;
  DMAC0B.DMABCR.WORD = 0;
  DMAC0B.DMABCR.BYTE.H = 0;
  DMAC0B.DMABCR.BYTE.L = 0;
  DMAC0B.DMABCR.BIT.FAE  = 1;
  DMAC0B.DMABCR.BIT.SAE  = 1;
  DMAC0B.DMABCR.BIT.DTA  = 1;
  DMAC0B.DMABCR.BIT.DTE  = 1;
  DMAC0B.DMABCR.BIT.DTIE = 1;

  DMAC1A.MAR = &nDMAC1A_MAR[0];
  DMAC1A.IOAR = 0;
  DMAC1A.ETCR = 0;
  DMAC1A.DMACR.BYTE = 0;
  DMAC1A.DMACR.BIT.DTSZ  = 1;
  DMAC1A.DMACR.BIT.DTID  = 1;
  DMAC1A.DMACR.BIT.RPE   = 1;
  DMAC1A.DMACR.BIT.DTDIR = 1;
  DMAC1A.DMACR.BIT.DTF   = 15;
  DMAC1A.DMABCR.WORD = 0;
  DMAC1A.DMABCR.BYTE.H = 0;
  DMAC1A.DMABCR.BYTE.L = 0;
  DMAC1A.DMABCR.BIT.FAE  = 1;
  DMAC1A.DMABCR.BIT.SAE  = 1;
  DMAC1A.DMABCR.BIT.DTA  = 1;
  DMAC1A.DMABCR.BIT.DTE  = 1;
  DMAC1A.DMABCR.BIT.DTIE = 1;

  DMAC1B.MAR = &lDMAC1B_MAR[0];
  DMAC1B.IOAR = 0;
  DMAC1B.ETCR = 0;
  DMAC1B.DMACR.BYTE = 0;
  DMAC1B.DMACR.BIT.DTSZ  = 1;
  DMAC1B.DMACR.BIT.DTID  = 1;
  DMAC1B.DMACR.BIT.RPE   = 1;
  DMAC1B.DMACR.BIT.DTDIR = 1;
  DMAC1B.DMACR.BIT.DTF   = 15;
  DMAC1B.DMABCR.WORD = 0;
  DMAC1B.DMABCR.BYTE.H = 0;
  DMAC1B.DMABCR.BYTE.L = 0;
  DMAC1B.DMABCR.BIT.FAE  = 1;
  DMAC1B.DMABCR.BIT.SAE  = 1;
  DMAC1B.DMABCR.BIT.DTA  = 1;
  DMAC1B.DMABCR.BIT.DTE  = 1;
  DMAC1B.DMABCR.BIT.DTIE = 1;

  // DMAC used full Address Mode
  DMAC0.MARA = &fDMAC0_MARA[0];
  DMAC0.MARB = &fDMAC0_MARB[0];
  DMAC0.ETCRA = 0;
  DMAC0.ETCRB = 0;
  DMAC0.DMACR.WORD = 0;
  DMAC0.DMACR.BYTE.A = 0;
  DMAC0.DMACR.BYTE.B = 0;
  DMAC0.DMACR.BIT.DTSZ  = 1;
  DMAC0.DMACR.BIT.SAID  = 1;
  DMAC0.DMACR.BIT.SAIDE = 1;
  DMAC0.DMACR.BIT.BLKDIR= 1;
  DMAC0.DMACR.BIT.BLKE  = 1;
  DMAC0.DMACR.BIT.DAID  = 1;
  DMAC0.DMACR.BIT.DAIDE = 1;
  DMAC0.DMACR.BIT.DTF   = 15;
  DMAC0.DMABCR.WORD = 0;
  DMAC0.DMABCR.BYTE.H = 0;
  DMAC0.DMABCR.BYTE.L = 0;
  DMAC0.DMABCR.BIT.FAE   = 1;
  DMAC0.DMABCR.BIT.DTA   = 1;
  DMAC0.DMABCR.BIT.DTME  = 1;
  DMAC0.DMABCR.BIT.DTE   = 1;
  DMAC0.DMABCR.BIT.DTIEB = 1;
  DMAC0.DMABCR.BIT.DTIEA = 1;

  DMAC1.MARA = &dDMAC1_MARA[0];
  DMAC1.MARB = &dDMAC1_MARB[0];
  DMAC1.ETCRA = 0;
  DMAC1.ETCRB = 0;
  DMAC1.DMACR.WORD = 0;
  DMAC1.DMACR.BYTE.A = 0;
  DMAC1.DMACR.BYTE.B = 0;
  DMAC1.DMACR.BIT.DTSZ  = 1;
  DMAC1.DMACR.BIT.SAID  = 1;
  DMAC1.DMACR.BIT.SAIDE = 1;
  DMAC1.DMACR.BIT.BLKDIR= 1;
  DMAC1.DMACR.BIT.BLKE  = 1;
  DMAC1.DMACR.BIT.DAID  = 1;
  DMAC1.DMACR.BIT.DAIDE = 1;
  DMAC1.DMACR.BIT.DTF   = 15;
  DMAC1.DMABCR.WORD = 0;
  DMAC1.DMABCR.BYTE.H = 0;
  DMAC1.DMABCR.BYTE.L = 0;
  DMAC1.DMABCR.BIT.FAE   = 1;
  DMAC1.DMABCR.BIT.DTA   = 1;
  DMAC1.DMABCR.BIT.DTME  = 1;
  DMAC1.DMABCR.BIT.DTE   = 1;
  DMAC1.DMABCR.BIT.DTIEB = 1;
  DMAC1.DMABCR.BIT.DTIEA = 1;

  DMAC.DMAWER.BYTE = 0;
  DMAC.DMAWER.BIT.WE1B = 1;
  DMAC.DMAWER.BIT.WE1A = 1;
  DMAC.DMAWER.BIT.WE0B = 1;
  DMAC.DMAWER.BIT.WE0A = 1;
  DMAC.DMATCR.BYTE = 0;
  DMAC.DMATCR.BIT.TEE1 = 1;
  DMAC.DMATCR.BIT.TEE0 = 1;

  TMRA.TCR0.BYTE = 0;
  TMRA.TCR0.BIT.CMIEB = 1;
  TMRA.TCR0.BIT.CMIEA = 1;
  TMRA.TCR0.BIT.OVIE  = 1;
  TMRA.TCR0.BIT.CCLR  = 3;
  TMRA.TCR0.BIT.CKS   = 7;
  TMRA.TCR1.BYTE = 0;
  TMRA.TCR1.BIT.CMIEB = 1;
  TMRA.TCR1.BIT.CMIEA = 1;
  TMRA.TCR1.BIT.OVIE  = 1;
  TMRA.TCR1.BIT.CCLR  = 3;
  TMRA.TCR1.BIT.CKS   = 7;
  TMRA.TCSR0.BYTE = 0;
  TMRA.TCSR0.BIT.CMFB = 1;
  TMRA.TCSR0.BIT.CMFA = 1;
  TMRA.TCSR0.BIT.OVF  = 1;
  TMRA.TCSR0.BIT.ADTE = 1;
  TMRA.TCSR0.BIT.OS   = 15;
  TMRA.TCSR1.BYTE = 0;
  TMRA.TCSR1.BIT.CMFB = 1;
  TMRA.TCSR1.BIT.CMFA = 1;
  TMRA.TCSR1.BIT.OVF  = 1;
  TMRA.TCSR1.BIT.OS   = 15;
  TMRA.TCORA = 0;
  TMRA.TCORB = 0;
  TMRA.TCNT = 0;

  TMRB.TCR2.BYTE = 0;
  TMRB.TCR2.BIT.CMIEB = 1;
  TMRB.TCR2.BIT.CMIEA = 1;
  TMRB.TCR2.BIT.OVIE  = 1;
  TMRB.TCR2.BIT.CCLR  = 3;
  TMRB.TCR2.BIT.CKS   = 7;
  TMRB.TCR3.BYTE = 0;
  TMRB.TCR3.BIT.CMIEB = 1;
  TMRB.TCR3.BIT.CMIEA = 1;
  TMRB.TCR3.BIT.OVIE  = 1;
  TMRB.TCR3.BIT.CCLR  = 3;
  TMRB.TCR3.BIT.CKS   = 7;
  TMRB.TCSR2.BYTE = 0;
  TMRB.TCSR2.BIT.CMFB = 1;
  TMRB.TCSR2.BIT.CMFA = 1;
  TMRB.TCSR2.BIT.OVF  = 1;
  TMRB.TCSR2.BIT.ADTE = 1;
  TMRB.TCSR2.BIT.OS   = 15;
  TMRB.TCSR3.BYTE = 0;
  TMRB.TCSR3.BIT.CMFB = 1;
  TMRB.TCSR3.BIT.CMFA = 1;
  TMRB.TCSR3.BIT.OVF  = 1;
  TMRB.TCSR3.BIT.OS   = 15;
  TMRB.TCORA = 0;
  TMRB.TCORB = 0;
  TMRB.TCNT = 0;

  TMR0.TCR.BYTE = 0;
  TMR0.TCR.BIT.CMIEB = 1;
  TMR0.TCR.BIT.CMIEA = 1;
  TMR0.TCR.BIT.OVIE  = 1;
  TMR0.TCR.BIT.CCLR  = 3;
  TMR0.TCR.BIT.CKS   = 7;
  TMR0.TCSR.BYTE = 0;
  TMR0.TCSR.BIT.CMFB = 1;
  TMR0.TCSR.BIT.CMFA = 1;
  TMR0.TCSR.BIT.OVF  = 1;
  TMR0.TCSR.BIT.ADTE = 1;
  TMR0.TCSR.BIT.OS   = 15;
  TMR0.TCORA = 0;
  TMR0.TCORB = 0;
  TMR0.TCNT = 0;

  TMR1.TCR.BYTE = 0;
  TMR1.TCR.BIT.CMIEB = 1;
  TMR1.TCR.BIT.CMIEA = 1;
  TMR1.TCR.BIT.OVIE  = 1;
  TMR1.TCR.BIT.CCLR  = 3;
  TMR1.TCR.BIT.CKS   = 7;
  TMR1.TCSR.BYTE = 0;
  TMR1.TCSR.BIT.CMFB = 1;
  TMR1.TCSR.BIT.CMFA = 1;
  TMR1.TCSR.BIT.OVF  = 1;
  TMR1.TCSR.BIT.OS   = 15;
  TMR1.TCORA = 0;
  TMR1.TCORB = 0;
  TMR1.TCNT = 0;

  TMR2.TCR.BYTE = 0;
  TMR2.TCR.BIT.CMIEB = 1;
  TMR2.TCR.BIT.CMIEA = 1;
  TMR2.TCR.BIT.OVIE  = 1;
  TMR2.TCR.BIT.CCLR  = 3;
  TMR2.TCR.BIT.CKS   = 7;
  TMR2.TCSR.BYTE = 0;
  TMR2.TCSR.BIT.CMFB = 1;
  TMR2.TCSR.BIT.CMFA = 1;
  TMR2.TCSR.BIT.OVF  = 1;
  TMR2.TCSR.BIT.ADTE = 1;
  TMR2.TCSR.BIT.OS   = 15;
  TMR2.TCORA = 0;
  TMR2.TCORB = 0;
  TMR2.TCNT = 0;

  TMR3.TCR.BYTE = 0;
  TMR3.TCR.BIT.CMIEB = 1;
  TMR3.TCR.BIT.CMIEA = 1;
  TMR3.TCR.BIT.OVIE  = 1;
  TMR3.TCR.BIT.CCLR  = 3;
  TMR3.TCR.BIT.CKS   = 7;
  TMR3.TCSR.BYTE = 0;
  TMR3.TCSR.BIT.CMFB = 1;
  TMR3.TCSR.BIT.CMFA = 1;
  TMR3.TCSR.BIT.OVF  = 1;
  TMR3.TCSR.BIT.OS   = 15;
  TMR3.TCORA = 0;
  TMR3.TCORB = 0;
  TMR3.TCNT = 0;

  SCI0.SMR.BYTE = 0;
  SCI0.SMR.BIT.CA   = 1;
  SCI0.SMR.BIT.CHR  = 1;
#undef  PE  // Disable Port E Define
  SCI0.SMR.BIT.PE   = 1;
#define PE  (*(volatile struct st_pb    *)0xFFFEBD)
  SCI0.SMR.BIT.OE   = 1;
  SCI0.SMR.BIT.STOP = 1;
  SCI0.SMR.BIT.MP   = 1;
  SCI0.SMR.BIT.CKS  = 3;
  SCI0.BRR = 0;
  SCI0.SCR.BYTE = 0;
  SCI0.SCR.BIT.TIE  = 1;
  SCI0.SCR.BIT.RIE  = 1;
  SCI0.SCR.BIT.TE   = 1;
  SCI0.SCR.BIT.RE   = 1;
  SCI0.SCR.BIT.MPIE = 1;
  SCI0.SCR.BIT.TEIE = 1;
  SCI0.SCR.BIT.CKE  = 3;
  SCI0.TDR = 0;
  SCI0.SSR.BYTE = 0;
  SCI0.SSR.BIT.TDRE = 1;
  SCI0.SSR.BIT.RDRF = 1;
  SCI0.SSR.BIT.ORER = 1;
  SCI0.SSR.BIT.FER  = 1;
  SCI0.SSR.BIT.PER  = 1;
  SCI0.SSR.BIT.TEND = 1;
  SCI0.SSR.BIT.MPB  = 1;
  SCI0.SSR.BIT.MPBT = 1;
  SCI0.RDR = 0;
  SCI0.SCMR.BYTE = 0;
  SCI0.SCMR.BIT.SDIR = 1;
  SCI0.SCMR.BIT.SINV = 1;
  SCI0.SCMR.BIT.SMIF = 1;

  SCI1.SMR.BYTE = 0;
  SCI1.SMR.BIT.CA   = 1;
  SCI1.SMR.BIT.CHR  = 1;
#undef  PE  // Disable Port E Define
  SCI1.SMR.BIT.PE   = 1;
#define PE  (*(volatile struct st_pb    *)0xFFFEBD)
  SCI1.SMR.BIT.OE   = 1;
  SCI1.SMR.BIT.STOP = 1;
  SCI1.SMR.BIT.MP   = 1;
  SCI1.SMR.BIT.CKS  = 3;
  SCI1.BRR = 0;
  SCI1.SCR.BYTE = 0;
  SCI1.SCR.BIT.TIE  = 1;
  SCI1.SCR.BIT.RIE  = 1;
  SCI1.SCR.BIT.TE   = 1;
  SCI1.SCR.BIT.RE   = 1;
  SCI1.SCR.BIT.MPIE = 1;
  SCI1.SCR.BIT.TEIE = 1;
  SCI1.SCR.BIT.CKE  = 3;
  SCI1.TDR = 0;
  SCI1.SSR.BYTE = 0;
  SCI1.SSR.BIT.TDRE = 1;
  SCI1.SSR.BIT.RDRF = 1;
  SCI1.SSR.BIT.ORER = 1;
  SCI1.SSR.BIT.FER  = 1;
  SCI1.SSR.BIT.PER  = 1;
  SCI1.SSR.BIT.TEND = 1;
  SCI1.SSR.BIT.MPB  = 1;
  SCI1.SSR.BIT.MPBT = 1;
  SCI1.RDR = 0;
  SCI1.SCMR.BYTE = 0;
  SCI1.SCMR.BIT.SDIR = 1;
  SCI1.SCMR.BIT.SINV = 1;
  SCI1.SCMR.BIT.SMIF = 1;

  SCI2.SMR.BYTE = 0;
  SCI2.SMR.BIT.CA   = 1;
  SCI2.SMR.BIT.CHR  = 1;
#undef  PE  // Disable Port E Define
  SCI2.SMR.BIT.PE   = 1;
#define PE  (*(volatile struct st_pb    *)0xFFFEBD)
  SCI2.SMR.BIT.OE   = 1;
  SCI2.SMR.BIT.STOP = 1;
  SCI2.SMR.BIT.MP   = 1;
  SCI2.SMR.BIT.CKS  = 3;
  SCI2.BRR = 0;
  SCI2.SCR.BYTE = 0;
  SCI2.SCR.BIT.TIE  = 1;
  SCI2.SCR.BIT.RIE  = 1;
  SCI2.SCR.BIT.TE   = 1;
  SCI2.SCR.BIT.RE   = 1;
  SCI2.SCR.BIT.MPIE = 1;
  SCI2.SCR.BIT.TEIE = 1;
  SCI2.SCR.BIT.CKE  = 3;
  SCI2.TDR = 0;
  SCI2.SSR.BYTE = 0;
  SCI2.SSR.BIT.TDRE = 1;
  SCI2.SSR.BIT.RDRF = 1;
  SCI2.SSR.BIT.ORER = 1;
  SCI2.SSR.BIT.FER  = 1;
  SCI2.SSR.BIT.PER  = 1;
  SCI2.SSR.BIT.TEND = 1;
  SCI2.SSR.BIT.MPB  = 1;
  SCI2.SSR.BIT.MPBT = 1;
  SCI2.RDR = 0;
  SCI2.SCMR.BYTE = 0;
  SCI2.SCMR.BIT.SDIR = 1;
  SCI2.SCMR.BIT.SINV = 1;
  SCI2.SCMR.BIT.SMIF = 1;

  SCI3.SMR.BYTE = 0;
  SCI3.SMR.BIT.CA   = 1;
  SCI3.SMR.BIT.CHR  = 1;
#undef  PE  // Disable Port E Define
  SCI3.SMR.BIT.PE   = 1;
#define PE  (*(volatile struct st_pb    *)0xFFFEBD)
  SCI3.SMR.BIT.OE   = 1;
  SCI3.SMR.BIT.STOP = 1;
  SCI3.SMR.BIT.MP   = 1;
  SCI3.SMR.BIT.CKS  = 3;
  SCI3.BRR = 0;
  SCI3.SCR.BYTE = 0;
  SCI3.SCR.BIT.TIE  = 1;
  SCI3.SCR.BIT.RIE  = 1;
  SCI3.SCR.BIT.TE   = 1;
  SCI3.SCR.BIT.RE   = 1;
  SCI3.SCR.BIT.MPIE = 1;
  SCI3.SCR.BIT.TEIE = 1;
  SCI3.SCR.BIT.CKE  = 3;
  SCI3.TDR = 0;
  SCI3.SSR.BYTE = 0;
  SCI3.SSR.BIT.TDRE = 1;
  SCI3.SSR.BIT.RDRF = 1;
  SCI3.SSR.BIT.ORER = 1;
  SCI3.SSR.BIT.FER  = 1;
  SCI3.SSR.BIT.PER  = 1;
  SCI3.SSR.BIT.TEND = 1;
  SCI3.SSR.BIT.MPB  = 1;
  SCI3.SSR.BIT.MPBT = 1;
  SCI3.RDR = 0;
  SCI3.SCMR.BYTE = 0;
  SCI3.SCMR.BIT.SDIR = 1;
  SCI3.SCMR.BIT.SINV = 1;
  SCI3.SCMR.BIT.SMIF = 1;

  SCI4.SMR.BYTE = 0;
  SCI4.SMR.BIT.CA   = 1;
  SCI4.SMR.BIT.CHR  = 1;
#undef  PE  // Disable Port E Define
  SCI4.SMR.BIT.PE   = 1;
#define PE  (*(volatile struct st_pb    *)0xFFFEBD)
  SCI4.SMR.BIT.OE   = 1;
  SCI4.SMR.BIT.STOP = 1;
  SCI4.SMR.BIT.MP   = 1;
  SCI4.SMR.BIT.CKS  = 3;
  SCI4.BRR = 0;
  SCI4.SCR.BYTE = 0;
  SCI4.SCR.BIT.TIE  = 1;
  SCI4.SCR.BIT.RIE  = 1;
  SCI4.SCR.BIT.TE   = 1;
  SCI4.SCR.BIT.RE   = 1;
  SCI4.SCR.BIT.MPIE = 1;
  SCI4.SCR.BIT.TEIE = 1;
  SCI4.SCR.BIT.CKE  = 3;
  SCI4.TDR = 0;
  SCI4.SSR.BYTE = 0;
  SCI4.SSR.BIT.TDRE = 1;
  SCI4.SSR.BIT.RDRF = 1;
  SCI4.SSR.BIT.ORER = 1;
  SCI4.SSR.BIT.FER  = 1;
  SCI4.SSR.BIT.PER  = 1;
  SCI4.SSR.BIT.TEND = 1;
  SCI4.SSR.BIT.MPB  = 1;
  SCI4.SSR.BIT.MPBT = 1;
  SCI4.RDR = 0;
  SCI4.SCMR.BYTE = 0;
  SCI4.SCMR.BIT.SDIR = 1;
  SCI4.SCMR.BIT.SINV = 1;
  SCI4.SCMR.BIT.SMIF = 1;

  IIC0.ICCR.BYTE = 0;
  IIC0.ICCR.BIT.ICE  = 1;
  IIC0.ICCR.BIT.IEIC = 1;
  IIC0.ICCR.BIT.MST  = 1;
  IIC0.ICCR.BIT.TRS  = 1;
  IIC0.ICCR.BIT.ACKE = 1;
  IIC0.ICCR.BIT.BBSY = 1;
  IIC0.ICCR.BIT.IRIC = 1;
  IIC0.ICCR.BIT.SCP  = 1;
  IIC0.ICSR.BYTE = 0;
  IIC0.ICSR.BIT.ESTP = 1;
  IIC0.ICSR.BIT.STOP = 1;
  IIC0.ICSR.BIT.IRTR = 1;
  IIC0.ICSR.BIT.AASX = 1;
  IIC0.ICSR.BIT.AL   = 1;
  IIC0.ICSR.BIT.AAS  = 1;
  IIC0.ICSR.BIT.ADZ  = 1;
  IIC0.ICSR.BIT.ACKB = 1;
  IIC0.ICDR = 0;
  IIC0.ICMR.BYTE = 0;
  IIC0.ICMR.BIT.MLS  = 1;
  IIC0.ICMR.BIT.WAIT = 1;
  IIC0.ICMR.BIT.CKS  = 7;
  IIC0.ICMR.BIT.BC   = 7;
  IIC0.SAR.BYTE = 0;
  IIC0.SAR.BIT.SVA = 127;
  IIC0.SAR.BIT.FS  = 1;
  IIC0.SARX.BYTE = 0;
  IIC0.SARX.BIT.SVAX = 127;
  IIC0.SARX.BIT.FSX  = 1;

  IIC1.ICCR.BYTE = 0;
  IIC1.ICCR.BIT.ICE  = 1;
  IIC1.ICCR.BIT.IEIC = 1;
  IIC1.ICCR.BIT.MST  = 1;
  IIC1.ICCR.BIT.TRS  = 1;
  IIC1.ICCR.BIT.ACKE = 1;
  IIC1.ICCR.BIT.BBSY = 1;
  IIC1.ICCR.BIT.IRIC = 1;
  IIC1.ICCR.BIT.SCP  = 1;
  IIC1.ICSR.BYTE = 0;
  IIC1.ICSR.BIT.ESTP = 1;
  IIC1.ICSR.BIT.STOP = 1;
  IIC1.ICSR.BIT.IRTR = 1;
  IIC1.ICSR.BIT.AASX = 1;
  IIC1.ICSR.BIT.AL   = 1;
  IIC1.ICSR.BIT.AAS  = 1;
  IIC1.ICSR.BIT.ADZ  = 1;
  IIC1.ICSR.BIT.ACKB = 1;
  IIC1.ICDR = 0;
  IIC1.ICMR.BYTE = 0;
  IIC1.ICMR.BIT.MLS  = 1;
  IIC1.ICMR.BIT.WAIT = 1;
  IIC1.ICMR.BIT.CKS  = 7;
  IIC1.ICMR.BIT.BC   = 7;
  IIC1.SAR.BYTE = 0;
  IIC1.SAR.BIT.SVA = 127;
  IIC1.SAR.BIT.FS  = 1;
  IIC1.SARX.BYTE = 0;
  IIC1.SARX.BIT.SVAX = 127;
  IIC1.SARX.BIT.FSX  = 1;

  AD.DRA = 0;
  AD.DRB = 0;
  AD.DRC = 0;
  AD.DRD = 0;
  AD.CSR.BYTE = 0;
  AD.CSR.BIT.ADF  = 1;
  AD.CSR.BIT.ADIE = 1;
  AD.CSR.BIT.ADST = 1;
  AD.CSR.BIT.SCAN = 1;
  AD.CSR.BIT.CH   = 15;
  AD.CR.BYTE = 0;
  AD.CR.BIT.TRGS = 3;
  AD.CR.BIT.CKS  = 3;

  DA0.DR0 = 0;
  DA0.DR1 = 0;
  DA0.CR.BYTE = 0;
  DA0.CR.BIT.DAOE1 = 1;
  DA0.CR.BIT.DAOE0 = 1;
  DA0.CR.BIT.DAE   = 1;

  DA1.DR2 = 0;
  DA1.DR3 = 0;
  DA1.CR.BYTE = 0;
  DA1.CR.BIT.DAOE3 = 1;
  DA1.CR.BIT.DAOE2 = 1;
  DA1.CR.BIT.DAE   = 1;

  FLASH.RAMER.BYTE = 0;
  FLASH.RAMER.BIT.RAMS = 1;
  FLASH.RAMER.BIT.RAM2 = 1;
  FLASH.RAMER.BIT.RAM1 = 1;
  FLASH.RAMER.BIT.RAM0 = 1;
  FLASH.FLMCR1.BYTE = 0;
  FLASH.FLMCR1.BIT.FWE  = 1;
  FLASH.FLMCR1.BIT.SWE1 = 1;
  FLASH.FLMCR1.BIT.ESU1 = 1;
  FLASH.FLMCR1.BIT.PSU1 = 1;
  FLASH.FLMCR1.BIT.EV1  = 1;
  FLASH.FLMCR1.BIT.PV1  = 1;
  FLASH.FLMCR1.BIT.E1   = 1;
#undef  P1  // Disable Port 1 Define
  FLASH.FLMCR1.BIT.P1   = 1;
#define P1  (*(volatile struct st_p1    *)0xFFFE30)
  FLASH.FLMCR2.BYTE = 0;
  FLASH.FLMCR2.BIT.FLER = 1;
  FLASH.EBR1.BYTE = 0;
  FLASH.EBR1.BIT.EB7 = 1;
  FLASH.EBR1.BIT.EB6 = 1;
  FLASH.EBR1.BIT.EB5 = 1;
  FLASH.EBR1.BIT.EB4 = 1;
  FLASH.EBR1.BIT.EB3 = 1;
  FLASH.EBR1.BIT.EB2 = 1;
  FLASH.EBR1.BIT.EB1 = 1;
  FLASH.EBR1.BIT.EB0 = 1;
  FLASH.EBR2.BYTE = 0;
  FLASH.EBR2.BIT.EB11 = 1;
  FLASH.EBR2.BIT.EB10 = 1;
  FLASH.EBR2.BIT.EB9  = 1;
  FLASH.EBR2.BIT.EB8  = 1;
  FLASH.FLPWCR.BYTE = 0;
  FLASH.FLPWCR.BIT.PDWND = 1;
*/
}
