ncvlog -work worklib -cdslib /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/pads_FF_s1vg.v /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/fast_vdd1v0_basicCells.v /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/BlackJack_top_compiled.v 
ncvhdl -work worklib -cdslib /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/cds.lib -logfile ncvhdl.log -errormax 15 -update -linedebug -status /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/TB_BlackJack.vhd 
ncelab -work worklib -cdslib /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status e 
ncsim -gui -cdslib /home/user/Desktop/unibe/LowPowerMicroeletronics/Tutorial_DigitalWorkflow/Simulation/GateLevel/cds.lib -logfile ncsim.log -errormax 15 -status worklib.e:a 
