{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656890104010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656890104014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 03 16:15:03 2022 " "Processing started: Sun Jul 03 16:15:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656890104014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890104014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890104014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656890104244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656890104244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890109639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file multi_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mubi_adder " "Found entity 1: Mubi_adder" {  } { { "Multi_bit_adder.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/Multi_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890109640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890109640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_ovf.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_ovf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubOvf " "Found entity 1: AddSubOvf" {  } { { "Add_Sub_Ovf.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/Add_Sub_Ovf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890109641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656890109655 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(26) " "Verilog HDL Case Statement warning at alu.sv(26): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1656890109668 "|alu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.sv(26) " "Verilog HDL Case Statement information at alu.sv(26): all case item expressions in this case statement are onehot" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656890109668 "|alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.sv(26) " "Verilog HDL Always Construct warning at alu.sv(26): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656890109669 "|alu"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "alu.sv(26) " "SystemVerilog RTL Coding error at alu.sv(26): always_comb construct does not infer purely combinational logic." {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1656890109670 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.sv(26) " "Inferred latch for \"out\[0\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.sv(26) " "Inferred latch for \"out\[1\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.sv(26) " "Inferred latch for \"out\[2\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.sv(26) " "Inferred latch for \"out\[3\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.sv(26) " "Inferred latch for \"out\[4\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.sv(26) " "Inferred latch for \"out\[5\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.sv(26) " "Inferred latch for \"out\[6\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.sv(26) " "Inferred latch for \"out\[7\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.sv(26) " "Inferred latch for \"out\[8\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.sv(26) " "Inferred latch for \"out\[9\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.sv(26) " "Inferred latch for \"out\[10\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.sv(26) " "Inferred latch for \"out\[11\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.sv(26) " "Inferred latch for \"out\[12\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.sv(26) " "Inferred latch for \"out\[13\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.sv(26) " "Inferred latch for \"out\[14\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.sv(26) " "Inferred latch for \"out\[15\]\" at alu.sv(26)" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109670 "|alu"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656890109672 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656890109718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 03 16:15:09 2022 " "Processing ended: Sun Jul 03 16:15:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656890109718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656890109718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656890109718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890109718 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890110294 ""}
