#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5d457571a740 .scope module, "Registers_tb" "Registers_tb" 2 1;
 .timescale 0 0;
v0x5d457573af10_0 .var "clk", 0 0;
v0x5d457573afd0_0 .var "ra1", 4 0;
v0x5d457573b070_0 .var "ra2", 4 0;
v0x5d457573b110_0 .net "rd1", 31 0, L_0x5d457574b960;  1 drivers
v0x5d457573b1e0_0 .net "rd2", 31 0, L_0x5d457574bf20;  1 drivers
v0x5d457573b280_0 .var "reset", 0 0;
v0x5d457573b350_0 .var "wa", 4 0;
v0x5d457573b420_0 .var "wd", 31 0;
v0x5d457573b4f0_0 .var "we", 0 0;
S_0x5d457571a8d0 .scope module, "uut" "Registers" 2 16, 3 1 0, S_0x5d457571a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7e45e2652018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d45756dd550_0 .net/2u *"_ivl_0", 4 0, L_0x7e45e2652018;  1 drivers
L_0x7e45e26520a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d4575739b40_0 .net *"_ivl_11", 1 0, L_0x7e45e26520a8;  1 drivers
L_0x7e45e26520f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5d4575739c20_0 .net/2u *"_ivl_14", 4 0, L_0x7e45e26520f0;  1 drivers
v0x5d4575739ce0_0 .net *"_ivl_16", 0 0, L_0x5d457574bb70;  1 drivers
L_0x7e45e2652138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d4575739da0_0 .net/2u *"_ivl_18", 31 0, L_0x7e45e2652138;  1 drivers
v0x5d4575739ed0_0 .net *"_ivl_2", 0 0, L_0x5d457573b5f0;  1 drivers
v0x5d4575739f90_0 .net *"_ivl_20", 31 0, L_0x5d457574bd00;  1 drivers
v0x5d457573a070_0 .net *"_ivl_22", 6 0, L_0x5d457574bde0;  1 drivers
L_0x7e45e2652180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d457573a150_0 .net *"_ivl_25", 1 0, L_0x7e45e2652180;  1 drivers
L_0x7e45e2652060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d457573a230_0 .net/2u *"_ivl_4", 31 0, L_0x7e45e2652060;  1 drivers
v0x5d457573a310_0 .net *"_ivl_6", 31 0, L_0x5d457574b720;  1 drivers
v0x5d457573a3f0_0 .net *"_ivl_8", 6 0, L_0x5d457574b820;  1 drivers
v0x5d457573a4d0_0 .net "clk", 0 0, v0x5d457573af10_0;  1 drivers
v0x5d457573a590_0 .var/i "i", 31 0;
v0x5d457573a670_0 .net "ra1", 4 0, v0x5d457573afd0_0;  1 drivers
v0x5d457573a750_0 .net "ra2", 4 0, v0x5d457573b070_0;  1 drivers
v0x5d457573a830_0 .net "rd1", 31 0, L_0x5d457574b960;  alias, 1 drivers
v0x5d457573a910_0 .net "rd2", 31 0, L_0x5d457574bf20;  alias, 1 drivers
v0x5d457573a9f0 .array "registers", 0 31, 31 0;
v0x5d457573aab0_0 .net "reset", 0 0, v0x5d457573b280_0;  1 drivers
v0x5d457573ab70_0 .net "wa", 4 0, v0x5d457573b350_0;  1 drivers
v0x5d457573ac50_0 .net "wd", 31 0, v0x5d457573b420_0;  1 drivers
v0x5d457573ad30_0 .net "we", 0 0, v0x5d457573b4f0_0;  1 drivers
E_0x5d4575717d20 .event posedge, v0x5d457573aab0_0, v0x5d457573a4d0_0;
L_0x5d457573b5f0 .cmp/eq 5, v0x5d457573afd0_0, L_0x7e45e2652018;
L_0x5d457574b720 .array/port v0x5d457573a9f0, L_0x5d457574b820;
L_0x5d457574b820 .concat [ 5 2 0 0], v0x5d457573afd0_0, L_0x7e45e26520a8;
L_0x5d457574b960 .functor MUXZ 32, L_0x5d457574b720, L_0x7e45e2652060, L_0x5d457573b5f0, C4<>;
L_0x5d457574bb70 .cmp/eq 5, v0x5d457573b070_0, L_0x7e45e26520f0;
L_0x5d457574bd00 .array/port v0x5d457573a9f0, L_0x5d457574bde0;
L_0x5d457574bde0 .concat [ 5 2 0 0], v0x5d457573b070_0, L_0x7e45e2652180;
L_0x5d457574bf20 .functor MUXZ 32, L_0x5d457574bd00, L_0x7e45e2652138, L_0x5d457574bb70, C4<>;
    .scope S_0x5d457571a8d0;
T_0 ;
    %wait E_0x5d4575717d20;
    %load/vec4 v0x5d457573aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d457573a590_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5d457573a590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5d457573a590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d457573a9f0, 0, 4;
    %load/vec4 v0x5d457573a590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d457573a590_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d457573ad30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5d457573ab70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5d457573ac50_0;
    %load/vec4 v0x5d457573ab70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d457573a9f0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d457571a740;
T_1 ;
    %delay 11, 0;
    %load/vec4 v0x5d457573af10_0;
    %inv;
    %store/vec4 v0x5d457573af10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d457571a740;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d457573af10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d457573b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d457573b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d457573afd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d457573b070_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d457573b350_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d457573b420_0, 0, 32;
    %vpi_call 2 42 "$dumpfile", "Registers_tb.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d457571a740 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d457573b280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d457573b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5d457573b350_0, 0, 5;
    %pushi/vec4 2863315899, 0, 32;
    %store/vec4 v0x5d457573b420_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5d457573b350_0, 0, 5;
    %pushi/vec4 3435978205, 0, 32;
    %store/vec4 v0x5d457573b420_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d457573b4f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5d457573afd0_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x5d457573b110_0;
    %cmpi/ne 2863315899, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 66 "$display", "Test Failed: Read from register 1" {0 0 0};
T_2.0 ;
    %delay 5, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5d457573b070_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x5d457573b1e0_0;
    %cmpi/ne 3435978205, 0, 32;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 71 "$display", "Test Failed: Read from register 2" {0 0 0};
T_2.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d457573afd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d457573b070_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x5d457573b110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_2.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x5d457573b1e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_2.6;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 77 "$display", "Test Failed: Read from register x0" {0 0 0};
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d457573b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d457573b350_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5d457573b420_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d457573b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d457573afd0_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v0x5d457573b110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.7, 6;
    %vpi_call 2 87 "$display", "Test Failed: Write to register x0" {0 0 0};
T_2.7 ;
    %vpi_call 2 89 "$display", "All tests passed" {0 0 0};
    %vpi_call 2 90 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Registers_tb.v";
    "../Registers.v";
