
BGT-Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001220  08009270  08009270  0000a270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a490  0800a490  0000c1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a490  0800a490  0000b490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a498  0800a498  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a498  0800a498  0000b498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a49c  0800a49c  0000b49c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800a4a0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012e4  200001e0  0800a680  0000c1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014c4  0800a680  0000c4c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f1d  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000323d  00000000  00000000  0002612d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001230  00000000  00000000  00029370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db1  00000000  00000000  0002a5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002265a  00000000  00000000  0002b351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001651d  00000000  00000000  0004d9ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d039e  00000000  00000000  00063ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  00134266  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cb8  00000000  00000000  00134320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00139fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00001eeb  00000000  00000000  0013a031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000048  00000000  00000000  0013bf1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009258 	.word	0x08009258

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009258 	.word	0x08009258

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <bgt60ltr11_spi_read>:
    * Check SPIDO again - if high, restart from step 1
    * Perform the data transmission
    * Drive SPICSN high to release the bus
 *
 */
uint8_t bgt60ltr11_spi_read(uint8_t reg_addr, uint16_t *data) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	@ 0x28
 8000e9c:	af02      	add	r7, sp, #8
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data[3];
    uint8_t rx_data[3] = {0, 0, 0};
 8000ea4:	4a4a      	ldr	r2, [pc, #296]	@ (8000fd0 <bgt60ltr11_spi_read+0x138>)
 8000ea6:	f107 0310 	add.w	r3, r7, #16
 8000eaa:	6812      	ldr	r2, [r2, #0]
 8000eac:	4611      	mov	r1, r2
 8000eae:	8019      	strh	r1, [r3, #0]
 8000eb0:	3302      	adds	r3, #2
 8000eb2:	0c12      	lsrs	r2, r2, #16
 8000eb4:	701a      	strb	r2, [r3, #0]

    /* We send the register address from where we want to read
     * and then we read 2 bytes with dummy data
     */
    tx_data[0] = (uint8_t)((reg_addr << 1) & 0xFE); //  shifts the 7-bit address to make room for the RW bit. Address (7 bits) + RW bit (0)
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	f023 0301 	bic.w	r3, r3, #1
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	753b      	strb	r3, [r7, #20]
    tx_data[1] = 0; 								// Dummy byte (ignored by radar)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	757b      	strb	r3, [r7, #21]
    tx_data[2] = 0; 								// Dummy byte (ignored by radar)
 8000ec8:	2300      	movs	r3, #0
 8000eca:	75bb      	strb	r3, [r7, #22]

    uint8_t retry_count = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	77fb      	strb	r3, [r7, #31]
    const uint8_t MAX_RETRIES = 5;
 8000ed0:	2305      	movs	r3, #5
 8000ed2:	77bb      	strb	r3, [r7, #30]

    // Arbitration protocol (Page 18 of https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f)
    // Note: If you block the SPI interface for too long (by keeping CS low), you disrupt the sequencer's timing

    while (retry_count < MAX_RETRIES) {
 8000ed4:	e072      	b.n	8000fbc <bgt60ltr11_spi_read+0x124>
    	// 1. Initially SPICSN is driven high. Minimum for 100 ns
		HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	2110      	movs	r1, #16
 8000eda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ede:	f001 fd87 	bl	80029f0 <HAL_GPIO_WritePin>
		// Small delay to ensure we meet the 100 ns requirement
		for(volatile uint8_t i = 0; i < 10; i++);
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73fb      	strb	r3, [r7, #15]
 8000ee6:	e004      	b.n	8000ef2 <bgt60ltr11_spi_read+0x5a>
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	3301      	adds	r3, #1
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	73fb      	strb	r3, [r7, #15]
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	2b09      	cmp	r3, #9
 8000ef8:	d9f6      	bls.n	8000ee8 <bgt60ltr11_spi_read+0x50>
		// 2. Wait until SPIDO is low (high means the internal sequencer is using the SPI)
		//     - That should not take long. However, if something is completely broken a timeout may help
		//       in detecting such issues. Skip this step if miso_drv=0!
		// In a multi-radar setup, this checks if the internal sequencer is using SPI
		// Could implement a timeout here for robustness
		uint32_t timeout = HAL_GetTick() + 5; // 5ms timeout
 8000efa:	f001 fab5 	bl	8002468 <HAL_GetTick>
 8000efe:	4603      	mov	r3, r0
 8000f00:	3305      	adds	r3, #5
 8000f02:	61bb      	str	r3, [r7, #24]
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) { // Assuming MISO is on PA6
 8000f04:	e009      	b.n	8000f1a <bgt60ltr11_spi_read+0x82>
			if(HAL_GetTick() > timeout) {
 8000f06:	f001 faaf 	bl	8002468 <HAL_GetTick>
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d203      	bcs.n	8000f1a <bgt60ltr11_spi_read+0x82>
				retry_count++;
 8000f12:	7ffb      	ldrb	r3, [r7, #31]
 8000f14:	3301      	adds	r3, #1
 8000f16:	77fb      	strb	r3, [r7, #31]
				continue; // Go back to step 1
 8000f18:	bf00      	nop
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) { // Assuming MISO is on PA6
 8000f1a:	2140      	movs	r1, #64	@ 0x40
 8000f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f20:	f001 fd4e 	bl	80029c0 <HAL_GPIO_ReadPin>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d0ed      	beq.n	8000f06 <bgt60ltr11_spi_read+0x6e>
			}
		}

		// 3. Drive SPICSN low (try to reserve the bus)
		HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_RESET);
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2110      	movs	r1, #16
 8000f2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f32:	f001 fd5d 	bl	80029f0 <HAL_GPIO_WritePin>

		// 4. Wait for 100 ns (the time needed for synchronization of SPICSN)
		for(volatile uint8_t i = 0; i < 10; i++);
 8000f36:	2300      	movs	r3, #0
 8000f38:	73bb      	strb	r3, [r7, #14]
 8000f3a:	e004      	b.n	8000f46 <bgt60ltr11_spi_read+0xae>
 8000f3c:	7bbb      	ldrb	r3, [r7, #14]
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	3301      	adds	r3, #1
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	73bb      	strb	r3, [r7, #14]
 8000f46:	7bbb      	ldrb	r3, [r7, #14]
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2b09      	cmp	r3, #9
 8000f4c:	d9f6      	bls.n	8000f3c <bgt60ltr11_spi_read+0xa4>

		// 5. Check SPIDO again. If it is high now (sequencer has just started SPI also), go to step 1
		//		- Otherwise, continue to step 6
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 8000f4e:	2140      	movs	r1, #64	@ 0x40
 8000f50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f54:	f001 fd34 	bl	80029c0 <HAL_GPIO_ReadPin>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d109      	bne.n	8000f72 <bgt60ltr11_spi_read+0xda>
			HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2110      	movs	r1, #16
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f66:	f001 fd43 	bl	80029f0 <HAL_GPIO_WritePin>
			retry_count++;
 8000f6a:	7ffb      	ldrb	r3, [r7, #31]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	77fb      	strb	r3, [r7, #31]
			continue; // Go back to start of the loop (step 1)
 8000f70:	e024      	b.n	8000fbc <bgt60ltr11_spi_read+0x124>
		}

		// 6. Perform the data transmission
		if(HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, sizeof(tx_data), 100) != HAL_OK) {
 8000f72:	f107 0210 	add.w	r2, r7, #16
 8000f76:	f107 0114 	add.w	r1, r7, #20
 8000f7a:	2364      	movs	r3, #100	@ 0x64
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2303      	movs	r3, #3
 8000f80:	4814      	ldr	r0, [pc, #80]	@ (8000fd4 <bgt60ltr11_spi_read+0x13c>)
 8000f82:	f003 f904 	bl	800418e <HAL_SPI_TransmitReceive>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d007      	beq.n	8000f9c <bgt60ltr11_spi_read+0x104>
			HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	2110      	movs	r1, #16
 8000f90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f94:	f001 fd2c 	bl	80029f0 <HAL_GPIO_WritePin>
			return HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e014      	b.n	8000fc6 <bgt60ltr11_spi_read+0x12e>
		}

		// 7. Drive SPICSN high to release the bus
		HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2110      	movs	r1, #16
 8000fa0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa4:	f001 fd24 	bl	80029f0 <HAL_GPIO_WritePin>

		// Success! Process the data and return
		// After transmission, the 16-bit register value is reconstructed from the received bytes:
		*data = ((uint16_t)(rx_data[1] << 8) | (uint16_t)(rx_data[2]));
 8000fa8:	7c7b      	ldrb	r3, [r7, #17]
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	7cba      	ldrb	r2, [r7, #18]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	801a      	strh	r2, [r3, #0]
		return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e004      	b.n	8000fc6 <bgt60ltr11_spi_read+0x12e>
    while (retry_count < MAX_RETRIES) {
 8000fbc:	7ffa      	ldrb	r2, [r7, #31]
 8000fbe:	7fbb      	ldrb	r3, [r7, #30]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d388      	bcc.n	8000ed6 <bgt60ltr11_spi_read+0x3e>
    }
    // If we reach here, exceeded the retry limit currently set as 5
    return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3720      	adds	r7, #32
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	08009270 	.word	0x08009270
 8000fd4:	200001fc 	.word	0x200001fc

08000fd8 <bgt60ltr11_spi_write>:
 *
 * Page 19 of BGT60LTR11AIP User guide
 * https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f
 *
 */
uint8_t bgt60ltr11_spi_write(uint8_t reg_addr, uint16_t data){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	460a      	mov	r2, r1
 8000fe2:	71fb      	strb	r3, [r7, #7]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	80bb      	strh	r3, [r7, #4]
	uint8_t tx_data[3];
	uint8_t retry_count = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	75fb      	strb	r3, [r7, #23]
	const uint8_t MAX_RETRIES = 5;
 8000fec:	2305      	movs	r3, #5
 8000fee:	75bb      	strb	r3, [r7, #22]
	uint16_t wrdata = data;
 8000ff0:	88bb      	ldrh	r3, [r7, #4]
 8000ff2:	82bb      	strh	r3, [r7, #20]

	tx_data[0] = (uint8_t)((reg_addr << 1) | 0x01); // Shifts the 7-bit address to make room for the RW bit. Address (7 bits) + RW bit (1)
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	b25b      	sxtb	r3, r3
 8000ffa:	f043 0301 	orr.w	r3, r3, #1
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	b2db      	uxtb	r3, r3
 8001002:	733b      	strb	r3, [r7, #12]
	tx_data[1] = (uint8_t)((wrdata >> 8) & 0xFF);   // Upper 8 bits of data (MSB first)
 8001004:	8abb      	ldrh	r3, [r7, #20]
 8001006:	0a1b      	lsrs	r3, r3, #8
 8001008:	b29b      	uxth	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	737b      	strb	r3, [r7, #13]
	tx_data[2] = (uint8_t)(wrdata & 0xFF);			// Lower 8 bits of data
 800100e:	8abb      	ldrh	r3, [r7, #20]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	73bb      	strb	r3, [r7, #14]


	// Arbitration protocol
	while (retry_count < MAX_RETRIES) {
 8001014:	e067      	b.n	80010e6 <bgt60ltr11_spi_write+0x10e>
		// 1. Initially SPICSN is high
		HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	2110      	movs	r1, #16
 800101a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800101e:	f001 fce7 	bl	80029f0 <HAL_GPIO_WritePin>

		// Delay for 100 ns
		for(volatile uint8_t i = 0; i < 10; i++);
 8001022:	2300      	movs	r3, #0
 8001024:	72fb      	strb	r3, [r7, #11]
 8001026:	e004      	b.n	8001032 <bgt60ltr11_spi_write+0x5a>
 8001028:	7afb      	ldrb	r3, [r7, #11]
 800102a:	b2db      	uxtb	r3, r3
 800102c:	3301      	adds	r3, #1
 800102e:	b2db      	uxtb	r3, r3
 8001030:	72fb      	strb	r3, [r7, #11]
 8001032:	7afb      	ldrb	r3, [r7, #11]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b09      	cmp	r3, #9
 8001038:	d9f6      	bls.n	8001028 <bgt60ltr11_spi_write+0x50>

		// 2. Wait until SPIDO is low (when miso_drv=1)
		// Assuming MISO is on PA6 - adjust to your actual pin
		uint32_t timeout = HAL_GetTick() + 5; // 5ms timeout
 800103a:	f001 fa15 	bl	8002468 <HAL_GetTick>
 800103e:	4603      	mov	r3, r0
 8001040:	3305      	adds	r3, #5
 8001042:	613b      	str	r3, [r7, #16]
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 8001044:	e009      	b.n	800105a <bgt60ltr11_spi_write+0x82>
			if(HAL_GetTick() > timeout) {
 8001046:	f001 fa0f 	bl	8002468 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	4293      	cmp	r3, r2
 8001050:	d203      	bcs.n	800105a <bgt60ltr11_spi_write+0x82>
				retry_count++;
 8001052:	7dfb      	ldrb	r3, [r7, #23]
 8001054:	3301      	adds	r3, #1
 8001056:	75fb      	strb	r3, [r7, #23]
				continue; // Go back to step 1
 8001058:	bf00      	nop
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 800105a:	2140      	movs	r1, #64	@ 0x40
 800105c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001060:	f001 fcae 	bl	80029c0 <HAL_GPIO_ReadPin>
 8001064:	4603      	mov	r3, r0
 8001066:	2b01      	cmp	r3, #1
 8001068:	d0ed      	beq.n	8001046 <bgt60ltr11_spi_write+0x6e>
			}
		}

		// 3. Drive SPICSN low to reserve the bus
		HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	2110      	movs	r1, #16
 800106e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001072:	f001 fcbd 	bl	80029f0 <HAL_GPIO_WritePin>

		// 4. Wait for 100 ns for SPICSN synchronization
		for(volatile uint8_t i = 0; i < 10; i++);
 8001076:	2300      	movs	r3, #0
 8001078:	72bb      	strb	r3, [r7, #10]
 800107a:	e004      	b.n	8001086 <bgt60ltr11_spi_write+0xae>
 800107c:	7abb      	ldrb	r3, [r7, #10]
 800107e:	b2db      	uxtb	r3, r3
 8001080:	3301      	adds	r3, #1
 8001082:	b2db      	uxtb	r3, r3
 8001084:	72bb      	strb	r3, [r7, #10]
 8001086:	7abb      	ldrb	r3, [r7, #10]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b09      	cmp	r3, #9
 800108c:	d9f6      	bls.n	800107c <bgt60ltr11_spi_write+0xa4>

		// 5. Check SPIDO again - if high, go back to step 1
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 800108e:	2140      	movs	r1, #64	@ 0x40
 8001090:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001094:	f001 fc94 	bl	80029c0 <HAL_GPIO_ReadPin>
 8001098:	4603      	mov	r3, r0
 800109a:	2b01      	cmp	r3, #1
 800109c:	d109      	bne.n	80010b2 <bgt60ltr11_spi_write+0xda>
			// Release the bus and try again
			HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	2110      	movs	r1, #16
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f001 fca3 	bl	80029f0 <HAL_GPIO_WritePin>
			retry_count++;
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	3301      	adds	r3, #1
 80010ae:	75fb      	strb	r3, [r7, #23]
			continue; // Go back to start of the loop (step 1)
 80010b0:	e019      	b.n	80010e6 <bgt60ltr11_spi_write+0x10e>
		}

		// 6. Perform the data transmission
		if(HAL_SPI_Transmit(&hspi1, tx_data, sizeof(tx_data)/sizeof(uint8_t), 100) != HAL_OK) {
 80010b2:	f107 010c 	add.w	r1, r7, #12
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	2203      	movs	r2, #3
 80010ba:	480f      	ldr	r0, [pc, #60]	@ (80010f8 <bgt60ltr11_spi_write+0x120>)
 80010bc:	f002 fef1 	bl	8003ea2 <HAL_SPI_Transmit>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d007      	beq.n	80010d6 <bgt60ltr11_spi_write+0xfe>
			HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	2110      	movs	r1, #16
 80010ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ce:	f001 fc8f 	bl	80029f0 <HAL_GPIO_WritePin>
			return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e00c      	b.n	80010f0 <bgt60ltr11_spi_write+0x118>
		}

		// 7. Drive SPICSN high to release the bus
		HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 80010d6:	2201      	movs	r2, #1
 80010d8:	2110      	movs	r1, #16
 80010da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010de:	f001 fc87 	bl	80029f0 <HAL_GPIO_WritePin>

		// Success!
		return HAL_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	e004      	b.n	80010f0 <bgt60ltr11_spi_write+0x118>
	while (retry_count < MAX_RETRIES) {
 80010e6:	7dfa      	ldrb	r2, [r7, #23]
 80010e8:	7dbb      	ldrb	r3, [r7, #22]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d393      	bcc.n	8001016 <bgt60ltr11_spi_write+0x3e>
	}

	// If we reach here, we've exceeded our retry limit
	return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1

}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	200001fc 	.word	0x200001fc

080010fc <bgt60ltr11_HW_reset>:

uint8_t bgt60ltr11_HW_reset(void){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2110      	movs	r1, #16
 8001104:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001108:	f001 fc72 	bl	80029f0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800110c:	200a      	movs	r0, #10
 800110e:	f001 f9b7 	bl	8002480 <HAL_Delay>
	HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2110      	movs	r1, #16
 8001116:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800111a:	f001 fc69 	bl	80029f0 <HAL_GPIO_WritePin>
	return HAL_OK;
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	bd80      	pop	{r7, pc}

08001124 <bgt60ltr11_soft_reset>:
 *  Resampling can be triggered by setting the reset pin or activating the soft reset by writing the soft_reset
 *  bit (Reg15[15]).
 *  There are 56 Registers according to register overview on page 21
 *  Page 6 https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f
 */
uint8_t bgt60ltr11_soft_reset(uint8_t wait){
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
	bgt60ltr11_spi_write(0x0F, (1 << 15));
 800112e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001132:	200f      	movs	r0, #15
 8001134:	f7ff ff50 	bl	8000fd8 <bgt60ltr11_spi_write>
	uint16_t reg56 = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	81fb      	strh	r3, [r7, #14]
	uint16_t reg0 = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	81bb      	strh	r3, [r7, #12]

	if (wait){
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d027      	beq.n	8001196 <bgt60ltr11_soft_reset+0x72>
		// wait till init_done in REG56 is set
		for (volatile uint16_t i = 0; i < 2048; i++){
 8001146:	2300      	movs	r3, #0
 8001148:	817b      	strh	r3, [r7, #10]
 800114a:	e01d      	b.n	8001188 <bgt60ltr11_soft_reset+0x64>
			bgt60ltr11_spi_read(0x38, &reg56);
 800114c:	f107 030e 	add.w	r3, r7, #14
 8001150:	4619      	mov	r1, r3
 8001152:	2038      	movs	r0, #56	@ 0x38
 8001154:	f7ff fea0 	bl	8000e98 <bgt60ltr11_spi_read>
			bgt60ltr11_spi_read(0x00, &reg0);
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	4619      	mov	r1, r3
 800115e:	2000      	movs	r0, #0
 8001160:	f7ff fe9a 	bl	8000e98 <bgt60ltr11_spi_read>
			// check if REG0 has default values and REG56 bit init_done is set
			if (reg0 == 0 && reg56 & (1 << 13)){
 8001164:	89bb      	ldrh	r3, [r7, #12]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d106      	bne.n	8001178 <bgt60ltr11_soft_reset+0x54>
 800116a:	89fb      	ldrh	r3, [r7, #14]
 800116c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <bgt60ltr11_soft_reset+0x54>
				return HAL_OK;
 8001174:	2300      	movs	r3, #0
 8001176:	e00f      	b.n	8001198 <bgt60ltr11_soft_reset+0x74>
			}
			HAL_Delay(1);
 8001178:	2001      	movs	r0, #1
 800117a:	f001 f981 	bl	8002480 <HAL_Delay>
		for (volatile uint16_t i = 0; i < 2048; i++){
 800117e:	897b      	ldrh	r3, [r7, #10]
 8001180:	b29b      	uxth	r3, r3
 8001182:	3301      	adds	r3, #1
 8001184:	b29b      	uxth	r3, r3
 8001186:	817b      	strh	r3, [r7, #10]
 8001188:	897b      	ldrh	r3, [r7, #10]
 800118a:	b29b      	uxth	r3, r3
 800118c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001190:	d3dc      	bcc.n	800114c <bgt60ltr11_soft_reset+0x28>
		}
		return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <bgt60ltr11_soft_reset+0x74>
	}
	return HAL_OK;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <bgt60ltr11_get_RAW_data>:
}

/*
 * Read ADC channel data directly into the provided pointers
 */
uint8_t bgt60ltr11_get_RAW_data(uint16_t *ifi, uint16_t *ifq){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
	if (bgt60ltr11_spi_read(0x28, ifi) != HAL_OK) return HAL_ERROR;
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	2028      	movs	r0, #40	@ 0x28
 80011ae:	f7ff fe73 	bl	8000e98 <bgt60ltr11_spi_read>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <bgt60ltr11_get_RAW_data+0x1c>
 80011b8:	2301      	movs	r3, #1
 80011ba:	e009      	b.n	80011d0 <bgt60ltr11_get_RAW_data+0x30>
	if (bgt60ltr11_spi_read(0x29, ifq) != HAL_OK) return HAL_ERROR;
 80011bc:	6839      	ldr	r1, [r7, #0]
 80011be:	2029      	movs	r0, #41	@ 0x29
 80011c0:	f7ff fe6a 	bl	8000e98 <bgt60ltr11_spi_read>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <bgt60ltr11_get_RAW_data+0x2e>
 80011ca:	2301      	movs	r3, #1
 80011cc:	e000      	b.n	80011d0 <bgt60ltr11_get_RAW_data+0x30>
	return HAL_OK;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <bgt60ltr11_pulsed_mode_init>:

uint8_t bgt60ltr11_pulsed_mode_init(void) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	// Perform soft reset
	if (bgt60ltr11_soft_reset(0) != HAL_OK) return HAL_ERROR;
 80011dc:	2000      	movs	r0, #0
 80011de:	f7ff ffa1 	bl	8001124 <bgt60ltr11_soft_reset>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <bgt60ltr11_pulsed_mode_init+0x14>
 80011e8:	2301      	movs	r3, #1
 80011ea:	e0ed      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f001 f947 	bl	8002480 <HAL_Delay>

    // Set miso_drv bit (Reg15[6]) to 1, critical for making SPIDO available for arbitration
    if (bgt60ltr11_spi_write(0x0F, 0x0040) != HAL_OK) return HAL_ERROR;
 80011f2:	2140      	movs	r1, #64	@ 0x40
 80011f4:	200f      	movs	r0, #15
 80011f6:	f7ff feef 	bl	8000fd8 <bgt60ltr11_spi_write>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <bgt60ltr11_pulsed_mode_init+0x2c>
 8001200:	2301      	movs	r3, #1
 8001202:	e0e1      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
    HAL_Delay(1);
 8001204:	2001      	movs	r0, #1
 8001206:	f001 f93b 	bl	8002480 <HAL_Delay>


	// Write to each register and check the result

	if (bgt60ltr11_spi_write(0x00, 0x0000) != HAL_OK) return HAL_ERROR;
 800120a:	2100      	movs	r1, #0
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff fee3 	bl	8000fd8 <bgt60ltr11_spi_write>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <bgt60ltr11_pulsed_mode_init+0x44>
 8001218:	2301      	movs	r3, #1
 800121a:	e0d5      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 800121c:	2001      	movs	r0, #1
 800121e:	f001 f92f 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x01, 0x0000) != HAL_OK) return HAL_ERROR;
 8001222:	2100      	movs	r1, #0
 8001224:	2001      	movs	r0, #1
 8001226:	f7ff fed7 	bl	8000fd8 <bgt60ltr11_spi_write>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <bgt60ltr11_pulsed_mode_init+0x5c>
 8001230:	2301      	movs	r3, #1
 8001232:	e0c9      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	    HAL_Delay(1);
 8001234:	2001      	movs	r0, #1
 8001236:	f001 f923 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x02, 0x2A00) != HAL_OK) return HAL_ERROR;
 800123a:	f44f 5128 	mov.w	r1, #10752	@ 0x2a00
 800123e:	2002      	movs	r0, #2
 8001240:	f7ff feca 	bl	8000fd8 <bgt60ltr11_spi_write>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <bgt60ltr11_pulsed_mode_init+0x76>
 800124a:	2301      	movs	r3, #1
 800124c:	e0bc      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 800124e:	2001      	movs	r0, #1
 8001250:	f001 f916 	bl	8002480 <HAL_Delay>

	// TODO need to check the value for the REG3

	if (bgt60ltr11_spi_write(0x04, 0x0F3A) != HAL_OK) return HAL_ERROR;
 8001254:	f640 713a 	movw	r1, #3898	@ 0xf3a
 8001258:	2004      	movs	r0, #4
 800125a:	f7ff febd 	bl	8000fd8 <bgt60ltr11_spi_write>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <bgt60ltr11_pulsed_mode_init+0x90>
 8001264:	2301      	movs	r3, #1
 8001266:	e0af      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 8001268:	2001      	movs	r0, #1
 800126a:	f001 f909 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x05, 0x0FB0) != HAL_OK) return HAL_ERROR;
 800126e:	f44f 617b 	mov.w	r1, #4016	@ 0xfb0
 8001272:	2005      	movs	r0, #5
 8001274:	f7ff feb0 	bl	8000fd8 <bgt60ltr11_spi_write>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <bgt60ltr11_pulsed_mode_init+0xaa>
 800127e:	2301      	movs	r3, #1
 8001280:	e0a2      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 8001282:	2001      	movs	r0, #1
 8001284:	f001 f8fc 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x06, 0x6800) != HAL_OK) return HAL_ERROR;
 8001288:	f44f 41d0 	mov.w	r1, #26624	@ 0x6800
 800128c:	2006      	movs	r0, #6
 800128e:	f7ff fea3 	bl	8000fd8 <bgt60ltr11_spi_write>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <bgt60ltr11_pulsed_mode_init+0xc4>
 8001298:	2301      	movs	r3, #1
 800129a:	e095      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 800129c:	2001      	movs	r0, #1
 800129e:	f001 f8ef 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x07, 0x0557) != HAL_OK) return HAL_ERROR;
 80012a2:	f240 5157 	movw	r1, #1367	@ 0x557
 80012a6:	2007      	movs	r0, #7
 80012a8:	f7ff fe96 	bl	8000fd8 <bgt60ltr11_spi_write>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <bgt60ltr11_pulsed_mode_init+0xde>
 80012b2:	2301      	movs	r3, #1
 80012b4:	e088      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 80012b6:	2001      	movs	r0, #1
 80012b8:	f001 f8e2 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x08, 0x000E) != HAL_OK) return HAL_ERROR;
 80012bc:	210e      	movs	r1, #14
 80012be:	2008      	movs	r0, #8
 80012c0:	f7ff fe8a 	bl	8000fd8 <bgt60ltr11_spi_write>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <bgt60ltr11_pulsed_mode_init+0xf6>
 80012ca:	2301      	movs	r3, #1
 80012cc:	e07c      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 80012ce:	2001      	movs	r0, #1
 80012d0:	f001 f8d6 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x09, 0x00E8) != HAL_OK) return HAL_ERROR;
 80012d4:	21e8      	movs	r1, #232	@ 0xe8
 80012d6:	2009      	movs	r0, #9
 80012d8:	f7ff fe7e 	bl	8000fd8 <bgt60ltr11_spi_write>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <bgt60ltr11_pulsed_mode_init+0x10e>
 80012e2:	2301      	movs	r3, #1
 80012e4:	e070      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 80012e6:	2001      	movs	r0, #1
 80012e8:	f001 f8ca 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0A, 0x004F) != HAL_OK) return HAL_ERROR;
 80012ec:	214f      	movs	r1, #79	@ 0x4f
 80012ee:	200a      	movs	r0, #10
 80012f0:	f7ff fe72 	bl	8000fd8 <bgt60ltr11_spi_write>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <bgt60ltr11_pulsed_mode_init+0x126>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e064      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 80012fe:	2001      	movs	r0, #1
 8001300:	f001 f8be 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0C, 0x0000) != HAL_OK) return HAL_ERROR;
 8001304:	2100      	movs	r1, #0
 8001306:	200c      	movs	r0, #12
 8001308:	f7ff fe66 	bl	8000fd8 <bgt60ltr11_spi_write>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <bgt60ltr11_pulsed_mode_init+0x13e>
 8001312:	2301      	movs	r3, #1
 8001314:	e058      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 8001316:	2001      	movs	r0, #1
 8001318:	f001 f8b2 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0D, 0x0000) != HAL_OK) return HAL_ERROR;
 800131c:	2100      	movs	r1, #0
 800131e:	200d      	movs	r0, #13
 8001320:	f7ff fe5a 	bl	8000fd8 <bgt60ltr11_spi_write>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <bgt60ltr11_pulsed_mode_init+0x156>
 800132a:	2301      	movs	r3, #1
 800132c:	e04c      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 800132e:	2001      	movs	r0, #1
 8001330:	f001 f8a6 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0E, 0x0000) != HAL_OK) return HAL_ERROR;
 8001334:	2100      	movs	r1, #0
 8001336:	200e      	movs	r0, #14
 8001338:	f7ff fe4e 	bl	8000fd8 <bgt60ltr11_spi_write>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <bgt60ltr11_pulsed_mode_init+0x16e>
 8001342:	2301      	movs	r3, #1
 8001344:	e040      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 8001346:	2001      	movs	r0, #1
 8001348:	f001 f89a 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0F, 0x0000) != HAL_OK) return HAL_ERROR;
 800134c:	2100      	movs	r1, #0
 800134e:	200f      	movs	r0, #15
 8001350:	f7ff fe42 	bl	8000fd8 <bgt60ltr11_spi_write>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <bgt60ltr11_pulsed_mode_init+0x186>
 800135a:	2301      	movs	r3, #1
 800135c:	e034      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 800135e:	2001      	movs	r0, #1
 8001360:	f001 f88e 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x22, 0x0000) != HAL_OK) return HAL_ERROR;
 8001364:	2100      	movs	r1, #0
 8001366:	2022      	movs	r0, #34	@ 0x22
 8001368:	f7ff fe36 	bl	8000fd8 <bgt60ltr11_spi_write>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <bgt60ltr11_pulsed_mode_init+0x19e>
 8001372:	2301      	movs	r3, #1
 8001374:	e028      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 8001376:	2001      	movs	r0, #1
 8001378:	f001 f882 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x23, 0x0000) != HAL_OK) return HAL_ERROR;
 800137c:	2100      	movs	r1, #0
 800137e:	2023      	movs	r0, #35	@ 0x23
 8001380:	f7ff fe2a 	bl	8000fd8 <bgt60ltr11_spi_write>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <bgt60ltr11_pulsed_mode_init+0x1b6>
 800138a:	2301      	movs	r3, #1
 800138c:	e01c      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	    HAL_Delay(1);
 800138e:	2001      	movs	r0, #1
 8001390:	f001 f876 	bl	8002480 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x24, 0x0000) != HAL_OK) return HAL_ERROR;
 8001394:	2100      	movs	r1, #0
 8001396:	2024      	movs	r0, #36	@ 0x24
 8001398:	f7ff fe1e 	bl	8000fd8 <bgt60ltr11_spi_write>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <bgt60ltr11_pulsed_mode_init+0x1ce>
 80013a2:	2301      	movs	r3, #1
 80013a4:	e010      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 80013a6:	2001      	movs	r0, #1
 80013a8:	f001 f86a 	bl	8002480 <HAL_Delay>
	/*
	// ADC clock EN, bandgap EN, ADC EN
	if (bgt60ltr11_spi_write(0x22, 0x0007) != HAL_OK) return HAL_ERROR;
	HAL_Delay(1);
	*/
	if (bgt60ltr11_spi_write(0x0F, 0x4040) != HAL_OK) return HAL_ERROR;
 80013ac:	f244 0140 	movw	r1, #16448	@ 0x4040
 80013b0:	200f      	movs	r0, #15
 80013b2:	f7ff fe11 	bl	8000fd8 <bgt60ltr11_spi_write>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <bgt60ltr11_pulsed_mode_init+0x1e8>
 80013bc:	2301      	movs	r3, #1
 80013be:	e003      	b.n	80013c8 <bgt60ltr11_pulsed_mode_init+0x1f0>
	HAL_Delay(1);
 80013c0:	2001      	movs	r0, #1
 80013c2:	f001 f85d 	bl	8002480 <HAL_Delay>



	return HAL_OK;
 80013c6:	2300      	movs	r3, #0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	bd80      	pop	{r7, pc}

080013cc <mean_removal_float>:
 *
 * @param [in,out]	data	complex input/output data (float)
 * @param [in]		len		number of complex numbers
 */
static void mean_removal_float(float32_t *data, uint32_t len)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b089      	sub	sp, #36	@ 0x24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
	float32_t sum_real = 0.0f, sum_imag = 0.0f;
 80013d6:	f04f 0300 	mov.w	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	61bb      	str	r3, [r7, #24]

    // Compute the sum of real and imaginary components
    for (uint32_t i = 0; i < len; i++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	e01b      	b.n	8001420 <mean_removal_float+0x54>
    {
        sum_real += data[2 * i + 0];
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	4413      	add	r3, r2
 80013f0:	edd3 7a00 	vldr	s15, [r3]
 80013f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80013f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fc:	edc7 7a07 	vstr	s15, [r7, #28]
        sum_imag += data[2 * i + 1];
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	3304      	adds	r3, #4
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	4413      	add	r3, r2
 800140a:	edd3 7a00 	vldr	s15, [r3]
 800140e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001416:	edc7 7a06 	vstr	s15, [r7, #24]
    for (uint32_t i = 0; i < len; i++)
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	3301      	adds	r3, #1
 800141e:	617b      	str	r3, [r7, #20]
 8001420:	697a      	ldr	r2, [r7, #20]
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	429a      	cmp	r2, r3
 8001426:	d3df      	bcc.n	80013e8 <mean_removal_float+0x1c>
    }

    // Compute the mean values
    const float32_t mean_real = sum_real / (float32_t)len;
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	ee07 3a90 	vmov	s15, r3
 800142e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001432:	edd7 6a07 	vldr	s13, [r7, #28]
 8001436:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800143a:	edc7 7a03 	vstr	s15, [r7, #12]
    const float32_t mean_imag = sum_imag / (float32_t)len;
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	ee07 3a90 	vmov	s15, r3
 8001444:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001448:	edd7 6a06 	vldr	s13, [r7, #24]
 800144c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001450:	edc7 7a02 	vstr	s15, [r7, #8]

    // Subtract the mean from each data point
    for (uint32_t i = 0; i < len; i++)
 8001454:	2300      	movs	r3, #0
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	e024      	b.n	80014a4 <mean_removal_float+0xd8>
    {
        data[2 * i + 0] -= mean_real;
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	ed93 7a00 	vldr	s14, [r3]
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	4413      	add	r3, r2
 800146e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001476:	edc3 7a00 	vstr	s15, [r3]
        data[2 * i + 1] -= mean_imag;
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	3304      	adds	r3, #4
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	4413      	add	r3, r2
 8001484:	ed93 7a00 	vldr	s14, [r3]
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	3304      	adds	r3, #4
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	4413      	add	r3, r2
 8001492:	edd7 7a02 	vldr	s15, [r7, #8]
 8001496:	ee77 7a67 	vsub.f32	s15, s14, s15
 800149a:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < len; i++)
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	3301      	adds	r3, #1
 80014a2:	613b      	str	r3, [r7, #16]
 80014a4:	693a      	ldr	r2, [r7, #16]
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d3d6      	bcc.n	800145a <mean_removal_float+0x8e>
    }
}
 80014ac:	bf00      	nop
 80014ae:	bf00      	nop
 80014b0:	3724      	adds	r7, #36	@ 0x24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <hanning256_float>:
 *   	data = {real0, imag0, real1, imag1, ..., real127, imag127}
 *
 * @param [in,out]	complex input/output data
 */
static void hanning256_float(float32_t* data)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	    0.918495, 0.925109, 0.931464, 0.937558, 0.943387, 0.948946, 0.954233, 0.959243,
	    0.963976, 0.968426, 0.972592, 0.976471, 0.980061, 0.983359, 0.986364, 0.989074,
	    0.991487, 0.993601, 0.995416, 0.996930, 0.998142, 0.999052, 0.999659, 0.999962,
	};

	for (uint32_t i = 0; i < 128; i++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	e054      	b.n	8001574 <hanning256_float+0xb8>
	{
		const float32_t weight = weights[i];
 80014ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001588 <hanning256_float+0xcc>)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60bb      	str	r3, [r7, #8]

		data[2 * i + 0] = weight * data[2 * i + 0];
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	ed93 7a00 	vldr	s14, [r3]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80014ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f2:	edc3 7a00 	vstr	s15, [r3]
		data[2 * i + 1] = weight * data[2 * i + 1];
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	3304      	adds	r3, #4
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	4413      	add	r3, r2
 8001500:	ed93 7a00 	vldr	s14, [r3]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	3304      	adds	r3, #4
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001516:	edc3 7a00 	vstr	s15, [r3]

		data[2 * (255 - i) + 0] = weight * data[2 * (255 - i) + 0];
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001520:	00db      	lsls	r3, r3, #3
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	ed93 7a00 	vldr	s14, [r3]
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	4413      	add	r3, r2
 8001536:	edd7 7a02 	vldr	s15, [r7, #8]
 800153a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153e:	edc3 7a00 	vstr	s15, [r3]
		data[2 * (255 - i) + 1] = weight * data[2 * (255 - i) + 1];
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001548:	00db      	lsls	r3, r3, #3
 800154a:	3304      	adds	r3, #4
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	4413      	add	r3, r2
 8001550:	ed93 7a00 	vldr	s14, [r3]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	3304      	adds	r3, #4
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	edd7 7a02 	vldr	s15, [r7, #8]
 8001566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800156a:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < 128; i++)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	3301      	adds	r3, #1
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2b7f      	cmp	r3, #127	@ 0x7f
 8001578:	d9a7      	bls.n	80014ca <hanning256_float+0xe>
	}
}
 800157a:	bf00      	nop
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	08009358 	.word	0x08009358

0800158c <fft256_float>:
 *   	data = {real0, imag0, real1, imag1, ..., real127, imag127}
 *
 * @param [in,out]	data	input/output float32_t data
 */
static inline void fft256_float(float32_t* data)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	arm_cfft_f32(&arm_cfft_sR_f32_len256, data, 0, 1);
 8001594:	2301      	movs	r3, #1
 8001596:	2200      	movs	r2, #0
 8001598:	6879      	ldr	r1, [r7, #4]
 800159a:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <fft256_float+0x1c>)
 800159c:	f004 fdf2 	bl	8006184 <arm_cfft_f32>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	080095a0 	.word	0x080095a0

080015ac <hypot_f32>:
 * @param [in]   a    length a
 * @param [in]   b    length b
 * @retval       hypotenuse    sqrt(a*a + b*b)
 */
static float32_t hypot_f32(float32_t a, float32_t b)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80015b6:	edc7 0a00 	vstr	s1, [r7]
    float32_t a2 = a * a;
 80015ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80015be:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80015c2:	edc7 7a03 	vstr	s15, [r7, #12]
    float32_t b2 = b * b;
 80015c6:	edd7 7a00 	vldr	s15, [r7]
 80015ca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80015ce:	edc7 7a02 	vstr	s15, [r7, #8]
    return sqrtf(a2 + b2);
 80015d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80015d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80015da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015de:	eeb0 0a67 	vmov.f32	s0, s15
 80015e2:	f007 fe17 	bl	8009214 <sqrtf>
 80015e6:	eef0 7a40 	vmov.f32	s15, s0
}
 80015ea:	eeb0 0a67 	vmov.f32	s0, s15
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <fft256_spectrum>:




void fft256_spectrum(float32_t* data)
{
 80015f4:	b590      	push	{r4, r7, lr}
 80015f6:	b087      	sub	sp, #28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	/* remove the mean from the input data */
	mean_removal_float(data, FFT_BUFFER_SIZE);
 80015fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff fee3 	bl	80013cc <mean_removal_float>

	/* apply window function */
	hanning256_float(data);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f7ff ff58 	bl	80014bc <hanning256_float>

	/* compute FFT */
	fft256_float(data);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff ffbd 	bl	800158c <fft256_float>

	/* compute spectrum */
	for(uint32_t i = 0; i < 256; i++)
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e01d      	b.n	8001654 <fft256_spectrum+0x60>
	{
		const float32_t real = data[2*i+0], imag = data[2*i+1];
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	00db      	lsls	r3, r3, #3
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	4413      	add	r3, r2
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	613b      	str	r3, [r7, #16]
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	00db      	lsls	r3, r3, #3
 8001628:	3304      	adds	r3, #4
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	60fb      	str	r3, [r7, #12]
		data[i] = hypot_f32(real, imag);
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	18d4      	adds	r4, r2, r3
 800163a:	edd7 0a03 	vldr	s1, [r7, #12]
 800163e:	ed97 0a04 	vldr	s0, [r7, #16]
 8001642:	f7ff ffb3 	bl	80015ac <hypot_f32>
 8001646:	eef0 7a40 	vmov.f32	s15, s0
 800164a:	edc4 7a00 	vstr	s15, [r4]
	for(uint32_t i = 0; i < 256; i++)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3301      	adds	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	2bff      	cmp	r3, #255	@ 0xff
 8001658:	d9de      	bls.n	8001618 <fft256_spectrum+0x24>
	}


}
 800165a:	bf00      	nop
 800165c:	bf00      	nop
 800165e:	371c      	adds	r7, #28
 8001660:	46bd      	mov	sp, r7
 8001662:	bd90      	pop	{r4, r7, pc}

08001664 <find_peak_frequency>:
    }
}


void find_peak_frequency(const float32_t *spectrum, uint32_t fft_size, float32_t sampling_rate, float32_t *peak_freq, float32_t *peak_value, float32_t *target_velocity)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08c      	sub	sp, #48	@ 0x30
 8001668:	af00      	add	r7, sp, #0
 800166a:	6178      	str	r0, [r7, #20]
 800166c:	6139      	str	r1, [r7, #16]
 800166e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001672:	60ba      	str	r2, [r7, #8]
 8001674:	607b      	str	r3, [r7, #4]
    float32_t max_value = 0.0f;
 8001676:	f04f 0300 	mov.w	r3, #0
 800167a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t peak_index = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool first = true;
 8001680:	2301      	movs	r3, #1
 8001682:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure fft_size is valid
	if (fft_size == 0 || spectrum == NULL || peak_freq == NULL || peak_value == NULL || target_velocity == NULL) {
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00b      	beq.n	80016a4 <find_peak_frequency+0x40>
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d008      	beq.n	80016a4 <find_peak_frequency+0x40>
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <find_peak_frequency+0x40>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d002      	beq.n	80016a4 <find_peak_frequency+0x40>
 800169e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d103      	bne.n	80016ac <find_peak_frequency+0x48>
		printf("GOT BAD DATA!!!\r\n");
 80016a4:	4845      	ldr	r0, [pc, #276]	@ (80017bc <find_peak_frequency+0x158>)
 80016a6:	f005 fe47 	bl	8007338 <puts>
		return; // Invalid input, handle error appropriately in production
 80016aa:	e084      	b.n	80017b6 <find_peak_frequency+0x152>
	}

    for (uint32_t i = 0; i < fft_size; i++) {
 80016ac:	2300      	movs	r3, #0
 80016ae:	623b      	str	r3, [r7, #32]
 80016b0:	e01e      	b.n	80016f0 <find_peak_frequency+0x8c>
        if (spectrum[i] > max_value || first) {
 80016b2:	6a3b      	ldr	r3, [r7, #32]
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	4413      	add	r3, r2
 80016ba:	edd3 7a00 	vldr	s15, [r3]
 80016be:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80016c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	d403      	bmi.n	80016d4 <find_peak_frequency+0x70>
 80016cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d00a      	beq.n	80016ea <find_peak_frequency+0x86>
            max_value = spectrum[i];
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	4413      	add	r3, r2
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	62fb      	str	r3, [r7, #44]	@ 0x2c
            peak_index = i;
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	62bb      	str	r3, [r7, #40]	@ 0x28
            first = false;
 80016e4:	2300      	movs	r3, #0
 80016e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint32_t i = 0; i < fft_size; i++) {
 80016ea:	6a3b      	ldr	r3, [r7, #32]
 80016ec:	3301      	adds	r3, #1
 80016ee:	623b      	str	r3, [r7, #32]
 80016f0:	6a3a      	ldr	r2, [r7, #32]
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d3dc      	bcc.n	80016b2 <find_peak_frequency+0x4e>
        }
    }

    *peak_value = max_value;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016fc:	601a      	str	r2, [r3, #0]
    *peak_freq = (sampling_rate * peak_index) / fft_size;
 80016fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001700:	ee07 3a90 	vmov	s15, r3
 8001704:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001708:	edd7 7a03 	vldr	s15, [r7, #12]
 800170c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800171a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	edc3 7a00 	vstr	s15, [r3]
    //*target_velocity = (*peak_freq) *  3.6f *LAMBDA / 2.0f;

    // Handle velocity direction
	float32_t nyquist_freq = sampling_rate / 2.0f; // Nyquist frequency
 8001724:	ed97 7a03 	vldr	s14, [r7, #12]
 8001728:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800172c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001730:	edc7 7a07 	vstr	s15, [r7, #28]
	if (*peak_freq <= nyquist_freq) {
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	edd3 7a00 	vldr	s15, [r3]
 800173a:	ed97 7a07 	vldr	s14, [r7, #28]
 800173e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001746:	db16      	blt.n	8001776 <find_peak_frequency+0x112>
		// Approaching: positive velocity
		*target_velocity = (*peak_freq) * 3.6f * LAMBDA / 2.0f; // Convert to km/h if needed
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	edd3 7a00 	vldr	s15, [r3]
 800174e:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80017c0 <find_peak_frequency+0x15c>
 8001752:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001756:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80017c4 <find_peak_frequency+0x160>
 800175a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800175e:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 80017c8 <find_peak_frequency+0x164>
 8001762:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001766:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800176a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800176e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001770:	edc3 7a00 	vstr	s15, [r3]
 8001774:	e01f      	b.n	80017b6 <find_peak_frequency+0x152>
	} else {
		// Departing: negative velocity
		float32_t adjusted_freq = sampling_rate - *peak_freq; // Fold frequency into [0, fs/2]
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	edd3 7a00 	vldr	s15, [r3]
 800177c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001780:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001784:	edc7 7a06 	vstr	s15, [r7, #24]
		*target_velocity = -adjusted_freq * 3.6f * LAMBDA / 2.0f; // Negative sign for departing
 8001788:	edd7 7a06 	vldr	s15, [r7, #24]
 800178c:	eef1 7a67 	vneg.f32	s15, s15
 8001790:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80017c0 <find_peak_frequency+0x15c>
 8001794:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001798:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80017c4 <find_peak_frequency+0x160>
 800179c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a0:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80017c8 <find_peak_frequency+0x164>
 80017a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80017a8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80017ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017b2:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80017b6:	3730      	adds	r7, #48	@ 0x30
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	08009274 	.word	0x08009274
 80017c0:	40666666 	.word	0x40666666
 80017c4:	4d8f0d18 	.word	0x4d8f0d18
 80017c8:	4fb68a0b 	.word	0x4fb68a0b

080017cc <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80017d4:	1d39      	adds	r1, r7, #4
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017da:	2201      	movs	r2, #1
 80017dc:	4803      	ldr	r0, [pc, #12]	@ (80017ec <__io_putchar+0x20>)
 80017de:	f003 fcd9 	bl	8005194 <HAL_UART_Transmit>
  return ch;
 80017e2:	687b      	ldr	r3, [r7, #4]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	200002ac 	.word	0x200002ac

080017f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017f4:	b088      	sub	sp, #32
 80017f6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017f8:	f000 fdcd 	bl	8002396 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017fc:	f000 f906 	bl	8001a0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001800:	f000 fa12 	bl	8001c28 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001804:	f000 f954 	bl	8001ab0 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001808:	f000 f990 	bl	8001b2c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800180c:	f000 f9dc 	bl	8001bc8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001810:	2201      	movs	r2, #1
 8001812:	2110      	movs	r1, #16
 8001814:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001818:	f001 f8ea 	bl	80029f0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800181c:	2200      	movs	r2, #0
 800181e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001822:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001826:	f001 f8e3 	bl	80029f0 <HAL_GPIO_WritePin>
  pa10_current_state = GPIO_PIN_RESET;
 800182a:	4b64      	ldr	r3, [pc, #400]	@ (80019bc <main+0x1cc>)
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
  pa10_toggle_timestamp = HAL_GetTick();
 8001830:	f000 fe1a 	bl	8002468 <HAL_GetTick>
 8001834:	4603      	mov	r3, r0
 8001836:	4a62      	ldr	r2, [pc, #392]	@ (80019c0 <main+0x1d0>)
 8001838:	6013      	str	r3, [r2, #0]


  bgt60ltr11_HW_reset();
 800183a:	f7ff fc5f 	bl	80010fc <bgt60ltr11_HW_reset>
  HAL_Delay(100);  // Wait for radar to stabilize
 800183e:	2064      	movs	r0, #100	@ 0x64
 8001840:	f000 fe1e 	bl	8002480 <HAL_Delay>
  if (bgt60ltr11_pulsed_mode_init() != HAL_OK) {
 8001844:	f7ff fcc8 	bl	80011d8 <bgt60ltr11_pulsed_mode_init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <main+0x62>
	  // Failed to initialize - LED should blink in error handler
	  Error_Handler();
 800184e:	f000 fb5f 	bl	8001f10 <Error_Handler>
  }
  HAL_Delay(1000);
 8001852:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001856:	f000 fe13 	bl	8002480 <HAL_Delay>
  // Test SPI communication
//  if (bgt60ltr11_test() != HAL_OK) {
//	  // SPI test failed
//	  Error_Handler();
//  }
  HAL_TIM_Base_Start_IT(&htim2);
 800185a:	485a      	ldr	r0, [pc, #360]	@ (80019c4 <main+0x1d4>)
 800185c:	f003 f872 	bl	8004944 <HAL_TIM_Base_Start_IT>
  // radar successfully initialized
  radar_initialized = 1;
 8001860:	4b59      	ldr	r3, [pc, #356]	@ (80019c8 <main+0x1d8>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < VELOCITY_BUFFER_SIZE; i++) {
 8001866:	2300      	movs	r3, #0
 8001868:	71fb      	strb	r3, [r7, #7]
 800186a:	e009      	b.n	8001880 <main+0x90>
      velocity_buffer[i] = 0.0f;
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	4a57      	ldr	r2, [pc, #348]	@ (80019cc <main+0x1dc>)
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	4413      	add	r3, r2
 8001874:	f04f 0200 	mov.w	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0; i < VELOCITY_BUFFER_SIZE; i++) {
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	3301      	adds	r3, #1
 800187e:	71fb      	strb	r3, [r7, #7]
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	2b04      	cmp	r3, #4
 8001884:	d9f2      	bls.n	800186c <main+0x7c>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // HI JASON!!!!!!
  while (1)
  {
	  printf("-\r\n");
 8001886:	4852      	ldr	r0, [pc, #328]	@ (80019d0 <main+0x1e0>)
 8001888:	f005 fd56 	bl	8007338 <puts>
	  if (HAL_GPIO_ReadPin(TD_GPIO_Port, TD_Pin) == GPIO_PIN_RESET) {
 800188c:	2180      	movs	r1, #128	@ 0x80
 800188e:	4851      	ldr	r0, [pc, #324]	@ (80019d4 <main+0x1e4>)
 8001890:	f001 f896 	bl	80029c0 <HAL_GPIO_ReadPin>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d10d      	bne.n	80018b6 <main+0xc6>
		  // TD = 0
		  if (HAL_GPIO_ReadPin(PD_GPIO_Port, PD_Pin) == GPIO_PIN_SET) {
 800189a:	2101      	movs	r1, #1
 800189c:	484d      	ldr	r0, [pc, #308]	@ (80019d4 <main+0x1e4>)
 800189e:	f001 f88f 	bl	80029c0 <HAL_GPIO_ReadPin>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d103      	bne.n	80018b0 <main+0xc0>
			  // PD = 1
			  printf("APPROACHING!!!!!\r\n");
 80018a8:	484b      	ldr	r0, [pc, #300]	@ (80019d8 <main+0x1e8>)
 80018aa:	f005 fd45 	bl	8007338 <puts>
 80018ae:	e002      	b.n	80018b6 <main+0xc6>
		  } else {
			  // PD = 0
			  printf("DEPARTING!!!!!\r\n");
 80018b0:	484a      	ldr	r0, [pc, #296]	@ (80019dc <main+0x1ec>)
 80018b2:	f005 fd41 	bl	8007338 <puts>
		  }
	  }

	  // Check if it's time to toggle PA10
	  uint32_t current_time = HAL_GetTick();
 80018b6:	f000 fdd7 	bl	8002468 <HAL_GetTick>
 80018ba:	6038      	str	r0, [r7, #0]
	  if(current_time - pa10_toggle_timestamp >= PA10_TOGGLE_INTERVAL) {
 80018bc:	4b40      	ldr	r3, [pc, #256]	@ (80019c0 <main+0x1d0>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d320      	bcc.n	800190e <main+0x11e>
		  // Toggle the state by writing the opposite of current state
		  pa10_current_state = (pa10_current_state == GPIO_PIN_RESET) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80018cc:	4b3b      	ldr	r3, [pc, #236]	@ (80019bc <main+0x1cc>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	bf0c      	ite	eq
 80018d4:	2301      	moveq	r3, #1
 80018d6:	2300      	movne	r3, #0
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	461a      	mov	r2, r3
 80018dc:	4b37      	ldr	r3, [pc, #220]	@ (80019bc <main+0x1cc>)
 80018de:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, pa10_current_state);
 80018e0:	4b36      	ldr	r3, [pc, #216]	@ (80019bc <main+0x1cc>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	461a      	mov	r2, r3
 80018e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ee:	f001 f87f 	bl	80029f0 <HAL_GPIO_WritePin>
		  pa10_toggle_timestamp = current_time;
 80018f2:	4a33      	ldr	r2, [pc, #204]	@ (80019c0 <main+0x1d0>)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	6013      	str	r3, [r2, #0]
		  printf("PA10 set to %s\r\n", (pa10_current_state == GPIO_PIN_SET) ? "HIGH" : "LOW"); // improved debug message
 80018f8:	4b30      	ldr	r3, [pc, #192]	@ (80019bc <main+0x1cc>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b01      	cmp	r3, #1
 80018fe:	d101      	bne.n	8001904 <main+0x114>
 8001900:	4b37      	ldr	r3, [pc, #220]	@ (80019e0 <main+0x1f0>)
 8001902:	e000      	b.n	8001906 <main+0x116>
 8001904:	4b37      	ldr	r3, [pc, #220]	@ (80019e4 <main+0x1f4>)
 8001906:	4619      	mov	r1, r3
 8001908:	4837      	ldr	r0, [pc, #220]	@ (80019e8 <main+0x1f8>)
 800190a:	f005 fcad 	bl	8007268 <iprintf>
	  }

	  //printf("radar_init=%u, data_ready=%u\r\n", radar_initialized, data_ready_f);

	  if (radar_initialized && data_ready_f){
 800190e:	4b2e      	ldr	r3, [pc, #184]	@ (80019c8 <main+0x1d8>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d04e      	beq.n	80019b4 <main+0x1c4>
 8001916:	4b35      	ldr	r3, [pc, #212]	@ (80019ec <main+0x1fc>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d04a      	beq.n	80019b4 <main+0x1c4>
		  // printf("IFI: %u, IFQ: %u\r\n", IFI, IFQ);
	      fft256_spectrum(processing_buffer);
 800191e:	4b34      	ldr	r3, [pc, #208]	@ (80019f0 <main+0x200>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff fe66 	bl	80015f4 <fft256_spectrum>
	      find_peak_frequency(processing_buffer, FFT_BUFFER_SIZE, 1000, &peak_index, &max_value, &target_velocity);
 8001928:	4b31      	ldr	r3, [pc, #196]	@ (80019f0 <main+0x200>)
 800192a:	6818      	ldr	r0, [r3, #0]
 800192c:	4b31      	ldr	r3, [pc, #196]	@ (80019f4 <main+0x204>)
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	4b31      	ldr	r3, [pc, #196]	@ (80019f8 <main+0x208>)
 8001932:	4a32      	ldr	r2, [pc, #200]	@ (80019fc <main+0x20c>)
 8001934:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8001a00 <main+0x210>
 8001938:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800193c:	f7ff fe92 	bl	8001664 <find_peak_frequency>

	      // Calculate the rolling average of the velocity
	      velocity_average = calculate_rolling_average_with_filtering(target_velocity);
 8001940:	4b2c      	ldr	r3, [pc, #176]	@ (80019f4 <main+0x204>)
 8001942:	edd3 7a00 	vldr	s15, [r3]
 8001946:	eeb0 0a67 	vmov.f32	s0, s15
 800194a:	f000 fa49 	bl	8001de0 <calculate_rolling_average_with_filtering>
 800194e:	eef0 7a40 	vmov.f32	s15, s0
 8001952:	4b2c      	ldr	r3, [pc, #176]	@ (8001a04 <main+0x214>)
 8001954:	edc3 7a00 	vstr	s15, [r3]

	      data_ready_f = 0;
 8001958:	4b24      	ldr	r3, [pc, #144]	@ (80019ec <main+0x1fc>)
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]

	      // Print both raw and averaged velocity for comparison
	      printf("peak_index: %.5f, max_value: %.5f, raw_velocity: %.5f, avg_velocity: %.5f\r\n",
 800195e:	4b27      	ldr	r3, [pc, #156]	@ (80019fc <main+0x20c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fdf0 	bl	8000548 <__aeabi_f2d>
 8001968:	4682      	mov	sl, r0
 800196a:	468b      	mov	fp, r1
 800196c:	4b22      	ldr	r3, [pc, #136]	@ (80019f8 <main+0x208>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f7fe fde9 	bl	8000548 <__aeabi_f2d>
 8001976:	4604      	mov	r4, r0
 8001978:	460d      	mov	r5, r1
 800197a:	4b1e      	ldr	r3, [pc, #120]	@ (80019f4 <main+0x204>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fde2 	bl	8000548 <__aeabi_f2d>
 8001984:	4680      	mov	r8, r0
 8001986:	4689      	mov	r9, r1
 8001988:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <main+0x214>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4618      	mov	r0, r3
 800198e:	f7fe fddb 	bl	8000548 <__aeabi_f2d>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800199a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800199e:	e9cd 4500 	strd	r4, r5, [sp]
 80019a2:	4652      	mov	r2, sl
 80019a4:	465b      	mov	r3, fp
 80019a6:	4818      	ldr	r0, [pc, #96]	@ (8001a08 <main+0x218>)
 80019a8:	f005 fc5e 	bl	8007268 <iprintf>
	             peak_index, max_value, target_velocity, velocity_average);

	      // Toggle LED to indicate successful reading
	      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80019ac:	2108      	movs	r1, #8
 80019ae:	4809      	ldr	r0, [pc, #36]	@ (80019d4 <main+0x1e4>)
 80019b0:	f001 f836 	bl	8002a20 <HAL_GPIO_TogglePin>
	  }

	  HAL_Delay(100); // small delay between readings
 80019b4:	2064      	movs	r0, #100	@ 0x64
 80019b6:	f000 fd63 	bl	8002480 <HAL_Delay>
  {
 80019ba:	e764      	b.n	8001886 <main+0x96>
 80019bc:	2000136c 	.word	0x2000136c
 80019c0:	20001368 	.word	0x20001368
 80019c4:	20000260 	.word	0x20000260
 80019c8:	20001348 	.word	0x20001348
 80019cc:	2000134c 	.word	0x2000134c
 80019d0:	08009288 	.word	0x08009288
 80019d4:	48000400 	.word	0x48000400
 80019d8:	0800928c 	.word	0x0800928c
 80019dc:	080092a0 	.word	0x080092a0
 80019e0:	080092b0 	.word	0x080092b0
 80019e4:	080092b8 	.word	0x080092b8
 80019e8:	080092bc 	.word	0x080092bc
 80019ec:	20000008 	.word	0x20000008
 80019f0:	20000004 	.word	0x20000004
 80019f4:	2000133c 	.word	0x2000133c
 80019f8:	20001334 	.word	0x20001334
 80019fc:	20001338 	.word	0x20001338
 8001a00:	447a0000 	.word	0x447a0000
 8001a04:	20001364 	.word	0x20001364
 8001a08:	080092d0 	.word	0x080092d0

08001a0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b096      	sub	sp, #88	@ 0x58
 8001a10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a12:	f107 0314 	add.w	r3, r7, #20
 8001a16:	2244      	movs	r2, #68	@ 0x44
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f005 fc94 	bl	8007348 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a20:	463b      	mov	r3, r7
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]
 8001a2c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001a2e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a32:	f001 f81d 	bl	8002a70 <HAL_PWREx_ControlVoltageScaling>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001a3c:	f000 fa68 	bl	8001f10 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a40:	2302      	movs	r3, #2
 8001a42:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a48:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a4a:	2310      	movs	r3, #16
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a4e:	2302      	movs	r3, #2
 8001a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a52:	2302      	movs	r3, #2
 8001a54:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a56:	2301      	movs	r3, #1
 8001a58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001a5a:	230a      	movs	r3, #10
 8001a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001a5e:	2307      	movs	r3, #7
 8001a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a62:	2302      	movs	r3, #2
 8001a64:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a66:	2302      	movs	r3, #2
 8001a68:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f001 f854 	bl	8002b1c <HAL_RCC_OscConfig>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001a7a:	f000 fa49 	bl	8001f10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a7e:	230f      	movs	r3, #15
 8001a80:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a82:	2303      	movs	r3, #3
 8001a84:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a92:	463b      	mov	r3, r7
 8001a94:	2104      	movs	r1, #4
 8001a96:	4618      	mov	r0, r3
 8001a98:	f001 fc54 	bl	8003344 <HAL_RCC_ClockConfig>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001aa2:	f000 fa35 	bl	8001f10 <Error_Handler>
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	3758      	adds	r7, #88	@ 0x58
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
	...

08001ab0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001ab6:	4a1c      	ldr	r2, [pc, #112]	@ (8001b28 <MX_SPI1_Init+0x78>)
 8001ab8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aba:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001abc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ac0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ac2:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ac8:	4b16      	ldr	r3, [pc, #88]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001aca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001ace:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ad0:	4b14      	ldr	r3, [pc, #80]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ad6:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001ade:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ae2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001ae6:	2228      	movs	r2, #40	@ 0x28
 8001ae8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001aea:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001af0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001af6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001afc:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001afe:	2207      	movs	r2, #7
 8001b00:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b02:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b0e:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <MX_SPI1_Init+0x74>)
 8001b10:	f002 f924 	bl	8003d5c <HAL_SPI_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b1a:	f000 f9f9 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	200001fc 	.word	0x200001fc
 8001b28:	40013000 	.word	0x40013000

08001b2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b088      	sub	sp, #32
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b32:	f107 0310 	add.w	r3, r7, #16
 8001b36:	2200      	movs	r2, #0
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	605a      	str	r2, [r3, #4]
 8001b3c:	609a      	str	r2, [r3, #8]
 8001b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b4c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001b52:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b54:	224f      	movs	r2, #79	@ 0x4f
 8001b56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b58:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001b5e:	4b19      	ldr	r3, [pc, #100]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b60:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b66:	4b17      	ldr	r3, [pc, #92]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6c:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b72:	4814      	ldr	r0, [pc, #80]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b74:	f002 fe8e 	bl	8004894 <HAL_TIM_Base_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b7e:	f000 f9c7 	bl	8001f10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	480d      	ldr	r0, [pc, #52]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001b90:	f003 f833 	bl	8004bfa <HAL_TIM_ConfigClockSource>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b9a:	f000 f9b9 	bl	8001f10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4806      	ldr	r0, [pc, #24]	@ (8001bc4 <MX_TIM2_Init+0x98>)
 8001bac:	f003 fa20 	bl	8004ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001bb6:	f000 f9ab 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bba:	bf00      	nop
 8001bbc:	3720      	adds	r7, #32
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000260 	.word	0x20000260

08001bc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bcc:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bce:	4a15      	ldr	r2, [pc, #84]	@ (8001c24 <MX_USART2_UART_Init+0x5c>)
 8001bd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bd2:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bda:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bee:	220c      	movs	r2, #12
 8001bf0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c04:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	@ (8001c20 <MX_USART2_UART_Init+0x58>)
 8001c0c:	f003 fa74 	bl	80050f8 <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c16:	f000 f97b 	bl	8001f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200002ac 	.word	0x200002ac
 8001c24:	40004400 	.word	0x40004400

08001c28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2e:	f107 030c 	add.w	r3, r7, #12
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
 8001c3c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3e:	4b29      	ldr	r3, [pc, #164]	@ (8001ce4 <MX_GPIO_Init+0xbc>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	4a28      	ldr	r2, [pc, #160]	@ (8001ce4 <MX_GPIO_Init+0xbc>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ce4 <MX_GPIO_Init+0xbc>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c56:	4b23      	ldr	r3, [pc, #140]	@ (8001ce4 <MX_GPIO_Init+0xbc>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5a:	4a22      	ldr	r2, [pc, #136]	@ (8001ce4 <MX_GPIO_Init+0xbc>)
 8001c5c:	f043 0302 	orr.w	r3, r3, #2
 8001c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c62:	4b20      	ldr	r3, [pc, #128]	@ (8001ce4 <MX_GPIO_Init+0xbc>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_10, GPIO_PIN_RESET);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001c74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c78:	f000 feba 	bl	80029f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	2108      	movs	r1, #8
 8001c80:	4819      	ldr	r0, [pc, #100]	@ (8001ce8 <MX_GPIO_Init+0xc0>)
 8001c82:	f000 feb5 	bl	80029f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_10;
 8001c86:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c94:	2300      	movs	r3, #0
 8001c96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c98:	f107 030c 	add.w	r3, r7, #12
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca2:	f000 fd23 	bl	80026ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PD_Pin TD_Pin */
  GPIO_InitStruct.Pin = PD_Pin|TD_Pin;
 8001ca6:	2381      	movs	r3, #129	@ 0x81
 8001ca8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb2:	f107 030c 	add.w	r3, r7, #12
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	480b      	ldr	r0, [pc, #44]	@ (8001ce8 <MX_GPIO_Init+0xc0>)
 8001cba:	f000 fd17 	bl	80026ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001cbe:	2308      	movs	r3, #8
 8001cc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4804      	ldr	r0, [pc, #16]	@ (8001ce8 <MX_GPIO_Init+0xc0>)
 8001cd6:	f000 fd09 	bl	80026ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cda:	bf00      	nop
 8001cdc:	3720      	adds	r7, #32
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	48000400 	.word	0x48000400

08001cec <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a31      	ldr	r2, [pc, #196]	@ (8001dbc <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d15a      	bne.n	8001db2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	    {
	        // Ensure we don't overflow the active buffer
	        if (acquired_sample_count < FFT_BUFFER_SIZE)
 8001cfc:	4b30      	ldr	r3, [pc, #192]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001cfe:	881b      	ldrh	r3, [r3, #0]
 8001d00:	2bff      	cmp	r3, #255	@ 0xff
 8001d02:	d846      	bhi.n	8001d92 <HAL_TIM_PeriodElapsedCallback+0xa6>
	        {
	            if (bgt60ltr11_get_RAW_data(&IFI, &IFQ) == HAL_OK)
 8001d04:	492f      	ldr	r1, [pc, #188]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001d06:	4830      	ldr	r0, [pc, #192]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001d08:	f7ff fa4a 	bl	80011a0 <bgt60ltr11_get_RAW_data>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d139      	bne.n	8001d86 <HAL_TIM_PeriodElapsedCallback+0x9a>
	            {
	            	//printf("IFI: %u, IFQ: %u\r\n", IFI, IFQ);
	                // Only store values if they are below the threshold 0x3FC
	                if (IFI <= 0x3FC && IFQ <= 0x3FC)
 8001d12:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001d14:	881b      	ldrh	r3, [r3, #0]
 8001d16:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001d1a:	d84a      	bhi.n	8001db2 <HAL_TIM_PeriodElapsedCallback+0xc6>
 8001d1c:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001d24:	d845      	bhi.n	8001db2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	                {
	                    // Store radar data into the active buffer
	                    active_buffer[2 * acquired_sample_count + 0] = (float32_t)(IFI >> 2) / 255.0f; // Scale to [0, 1]
 8001d26:	4b28      	ldr	r3, [pc, #160]	@ (8001dc8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	ee07 3a90 	vmov	s15, r3
 8001d32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d36:	4b25      	ldr	r3, [pc, #148]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	4b21      	ldr	r3, [pc, #132]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	00db      	lsls	r3, r3, #3
 8001d40:	4413      	add	r3, r2
 8001d42:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001dd0 <HAL_TIM_PeriodElapsedCallback+0xe4>
 8001d46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d4a:	edc3 7a00 	vstr	s15, [r3]
	                    active_buffer[2 * acquired_sample_count + 1] = (float32_t)(IFQ >> 2) / 255.0f; // Scale to [0, 1]
 8001d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	089b      	lsrs	r3, r3, #2
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	ee07 3a90 	vmov	s15, r3
 8001d5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	4b17      	ldr	r3, [pc, #92]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001d64:	881b      	ldrh	r3, [r3, #0]
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	3304      	adds	r3, #4
 8001d6a:	4413      	add	r3, r2
 8001d6c:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001dd0 <HAL_TIM_PeriodElapsedCallback+0xe4>
 8001d70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d74:	edc3 7a00 	vstr	s15, [r3]

	                    acquired_sample_count++; // Increment sample count
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	4b0f      	ldr	r3, [pc, #60]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001d82:	801a      	strh	r2, [r3, #0]
	            data_ready_f = 1;
	            // printf("set data ready to true!!\n");
	            acquired_sample_count = 0; // Reset sample count for the new active buffer
	        }
	    }
}
 8001d84:	e015      	b.n	8001db2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	                error_cnt++;
 8001d86:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	4a11      	ldr	r2, [pc, #68]	@ (8001dd4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d8e:	6013      	str	r3, [r2, #0]
}
 8001d90:	e00f      	b.n	8001db2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	            float32_t *temp = active_buffer;
 8001d92:	4b0e      	ldr	r3, [pc, #56]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	60fb      	str	r3, [r7, #12]
	            active_buffer = processing_buffer;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0b      	ldr	r2, [pc, #44]	@ (8001dcc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d9e:	6013      	str	r3, [r2, #0]
	            processing_buffer = temp;
 8001da0:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6013      	str	r3, [r2, #0]
	            data_ready_f = 1;
 8001da6:	4b0d      	ldr	r3, [pc, #52]	@ (8001ddc <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	701a      	strb	r2, [r3, #0]
	            acquired_sample_count = 0; // Reset sample count for the new active buffer
 8001dac:	4b04      	ldr	r3, [pc, #16]	@ (8001dc0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	801a      	strh	r2, [r3, #0]
}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	20000260 	.word	0x20000260
 8001dc0:	2000134a 	.word	0x2000134a
 8001dc4:	20001342 	.word	0x20001342
 8001dc8:	20001340 	.word	0x20001340
 8001dcc:	20000000 	.word	0x20000000
 8001dd0:	437f0000 	.word	0x437f0000
 8001dd4:	20001344 	.word	0x20001344
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	20000008 	.word	0x20000008

08001de0 <calculate_rolling_average_with_filtering>:

void sendDataToMonitor(float32_t vel) {
	printf("DATA,%.5f\n", vel);
}

float32_t calculate_rolling_average_with_filtering(float32_t new_value) {
 8001de0:	b5b0      	push	{r4, r5, r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af02      	add	r7, sp, #8
 8001de6:	ed87 0a01 	vstr	s0, [r7, #4]
    // Set threshold for outlier detection (adjust based on your expected velocity range)
    float32_t max_deviation = 20.0f; // Maximum allowed deviation from current average
 8001dea:	4b42      	ldr	r3, [pc, #264]	@ (8001ef4 <calculate_rolling_average_with_filtering+0x114>)
 8001dec:	60fb      	str	r3, [r7, #12]

    // If we have a previous average and the new value deviates too much, reject it
    if (velocity_buffer_filled && fabsf(new_value - velocity_average) > max_deviation) {
 8001dee:	4b42      	ldr	r3, [pc, #264]	@ (8001ef8 <calculate_rolling_average_with_filtering+0x118>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d026      	beq.n	8001e44 <calculate_rolling_average_with_filtering+0x64>
 8001df6:	4b41      	ldr	r3, [pc, #260]	@ (8001efc <calculate_rolling_average_with_filtering+0x11c>)
 8001df8:	edd3 7a00 	vldr	s15, [r3]
 8001dfc:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e04:	eef0 7ae7 	vabs.f32	s15, s15
 8001e08:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e14:	d516      	bpl.n	8001e44 <calculate_rolling_average_with_filtering+0x64>
        // Outlier detected, don't add to buffer
        printf("Outlier rejected: %.5f (current avg: %.5f)\r\n", new_value, velocity_average);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7fe fb96 	bl	8000548 <__aeabi_f2d>
 8001e1c:	4604      	mov	r4, r0
 8001e1e:	460d      	mov	r5, r1
 8001e20:	4b36      	ldr	r3, [pc, #216]	@ (8001efc <calculate_rolling_average_with_filtering+0x11c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fb8f 	bl	8000548 <__aeabi_f2d>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	e9cd 2300 	strd	r2, r3, [sp]
 8001e32:	4622      	mov	r2, r4
 8001e34:	462b      	mov	r3, r5
 8001e36:	4832      	ldr	r0, [pc, #200]	@ (8001f00 <calculate_rolling_average_with_filtering+0x120>)
 8001e38:	f005 fa16 	bl	8007268 <iprintf>
        return velocity_average; // Return previous average
 8001e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001efc <calculate_rolling_average_with_filtering+0x11c>)
 8001e3e:	edd3 7a00 	vldr	s15, [r3]
 8001e42:	e052      	b.n	8001eea <calculate_rolling_average_with_filtering+0x10a>
    }

    // Regular rolling average calculation
    velocity_buffer[velocity_buffer_index] = new_value;
 8001e44:	4b2f      	ldr	r3, [pc, #188]	@ (8001f04 <calculate_rolling_average_with_filtering+0x124>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	4a2f      	ldr	r2, [pc, #188]	@ (8001f08 <calculate_rolling_average_with_filtering+0x128>)
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	601a      	str	r2, [r3, #0]
    velocity_buffer_index = (velocity_buffer_index + 1) % VELOCITY_BUFFER_SIZE;
 8001e52:	4b2c      	ldr	r3, [pc, #176]	@ (8001f04 <calculate_rolling_average_with_filtering+0x124>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	1c5a      	adds	r2, r3, #1
 8001e58:	4b2c      	ldr	r3, [pc, #176]	@ (8001f0c <calculate_rolling_average_with_filtering+0x12c>)
 8001e5a:	fb83 1302 	smull	r1, r3, r3, r2
 8001e5e:	1059      	asrs	r1, r3, #1
 8001e60:	17d3      	asrs	r3, r2, #31
 8001e62:	1ac9      	subs	r1, r1, r3
 8001e64:	460b      	mov	r3, r1
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	440b      	add	r3, r1
 8001e6a:	1ad1      	subs	r1, r2, r3
 8001e6c:	b2ca      	uxtb	r2, r1
 8001e6e:	4b25      	ldr	r3, [pc, #148]	@ (8001f04 <calculate_rolling_average_with_filtering+0x124>)
 8001e70:	701a      	strb	r2, [r3, #0]

    if (velocity_buffer_index == 0 && velocity_buffer_filled == 0) {
 8001e72:	4b24      	ldr	r3, [pc, #144]	@ (8001f04 <calculate_rolling_average_with_filtering+0x124>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d106      	bne.n	8001e88 <calculate_rolling_average_with_filtering+0xa8>
 8001e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef8 <calculate_rolling_average_with_filtering+0x118>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d102      	bne.n	8001e88 <calculate_rolling_average_with_filtering+0xa8>
        velocity_buffer_filled = 1;
 8001e82:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef8 <calculate_rolling_average_with_filtering+0x118>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	701a      	strb	r2, [r3, #0]
    }

    float32_t sum = 0.0f;
 8001e88:	f04f 0300 	mov.w	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
    uint8_t count = velocity_buffer_filled ? VELOCITY_BUFFER_SIZE : velocity_buffer_index;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef8 <calculate_rolling_average_with_filtering+0x118>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d102      	bne.n	8001e9c <calculate_rolling_average_with_filtering+0xbc>
 8001e96:	4b1b      	ldr	r3, [pc, #108]	@ (8001f04 <calculate_rolling_average_with_filtering+0x124>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	e000      	b.n	8001e9e <calculate_rolling_average_with_filtering+0xbe>
 8001e9c:	2305      	movs	r3, #5
 8001e9e:	72fb      	strb	r3, [r7, #11]

    if (count == 0) {
 8001ea0:	7afb      	ldrb	r3, [r7, #11]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d102      	bne.n	8001eac <calculate_rolling_average_with_filtering+0xcc>
        return new_value;
 8001ea6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eaa:	e01e      	b.n	8001eea <calculate_rolling_average_with_filtering+0x10a>
    }

    for (uint8_t i = 0; i < count; i++) {
 8001eac:	2300      	movs	r3, #0
 8001eae:	74fb      	strb	r3, [r7, #19]
 8001eb0:	e00e      	b.n	8001ed0 <calculate_rolling_average_with_filtering+0xf0>
        sum += velocity_buffer[i];
 8001eb2:	7cfb      	ldrb	r3, [r7, #19]
 8001eb4:	4a14      	ldr	r2, [pc, #80]	@ (8001f08 <calculate_rolling_average_with_filtering+0x128>)
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ec2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ec6:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint8_t i = 0; i < count; i++) {
 8001eca:	7cfb      	ldrb	r3, [r7, #19]
 8001ecc:	3301      	adds	r3, #1
 8001ece:	74fb      	strb	r3, [r7, #19]
 8001ed0:	7cfa      	ldrb	r2, [r7, #19]
 8001ed2:	7afb      	ldrb	r3, [r7, #11]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d3ec      	bcc.n	8001eb2 <calculate_rolling_average_with_filtering+0xd2>
    }

    return sum / count;
 8001ed8:	7afb      	ldrb	r3, [r7, #11]
 8001eda:	ee07 3a90 	vmov	s15, r3
 8001ede:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee2:	edd7 6a05 	vldr	s13, [r7, #20]
 8001ee6:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8001eea:	eeb0 0a67 	vmov.f32	s0, s15
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ef4:	41a00000 	.word	0x41a00000
 8001ef8:	20001361 	.word	0x20001361
 8001efc:	20001364 	.word	0x20001364
 8001f00:	08009328 	.word	0x08009328
 8001f04:	20001360 	.word	0x20001360
 8001f08:	2000134c 	.word	0x2000134c
 8001f0c:	66666667 	.word	0x66666667

08001f10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f14:	b672      	cpsid	i
}
 8001f16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001f18:	2108      	movs	r1, #8
 8001f1a:	480f      	ldr	r0, [pc, #60]	@ (8001f58 <Error_Handler+0x48>)
 8001f1c:	f000 fd80 	bl	8002a20 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 8001f20:	2032      	movs	r0, #50	@ 0x32
 8001f22:	f000 faad 	bl	8002480 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001f26:	2108      	movs	r1, #8
 8001f28:	480b      	ldr	r0, [pc, #44]	@ (8001f58 <Error_Handler+0x48>)
 8001f2a:	f000 fd79 	bl	8002a20 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 8001f2e:	2032      	movs	r0, #50	@ 0x32
 8001f30:	f000 faa6 	bl	8002480 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001f34:	2108      	movs	r1, #8
 8001f36:	4808      	ldr	r0, [pc, #32]	@ (8001f58 <Error_Handler+0x48>)
 8001f38:	f000 fd72 	bl	8002a20 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 8001f3c:	2032      	movs	r0, #50	@ 0x32
 8001f3e:	f000 fa9f 	bl	8002480 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001f42:	2108      	movs	r1, #8
 8001f44:	4804      	ldr	r0, [pc, #16]	@ (8001f58 <Error_Handler+0x48>)
 8001f46:	f000 fd6b 	bl	8002a20 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);  // Longer pause between double-blinks
 8001f4a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f4e:	f000 fa97 	bl	8002480 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001f52:	bf00      	nop
 8001f54:	e7e0      	b.n	8001f18 <Error_Handler+0x8>
 8001f56:	bf00      	nop
 8001f58:	48000400 	.word	0x48000400

08001f5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f62:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f66:	4a0e      	ldr	r2, [pc, #56]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7e:	4a08      	ldr	r2, [pc, #32]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <HAL_MspInit+0x44>)
 8001f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f8e:	603b      	str	r3, [r7, #0]
 8001f90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	40021000 	.word	0x40021000

08001fa4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	@ 0x28
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a17      	ldr	r2, [pc, #92]	@ (8002020 <HAL_SPI_MspInit+0x7c>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d128      	bne.n	8002018 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fc6:	4b17      	ldr	r3, [pc, #92]	@ (8002024 <HAL_SPI_MspInit+0x80>)
 8001fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fca:	4a16      	ldr	r2, [pc, #88]	@ (8002024 <HAL_SPI_MspInit+0x80>)
 8001fcc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001fd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fd2:	4b14      	ldr	r3, [pc, #80]	@ (8002024 <HAL_SPI_MspInit+0x80>)
 8001fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fda:	613b      	str	r3, [r7, #16]
 8001fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <HAL_SPI_MspInit+0x80>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe2:	4a10      	ldr	r2, [pc, #64]	@ (8002024 <HAL_SPI_MspInit+0x80>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fea:	4b0e      	ldr	r3, [pc, #56]	@ (8002024 <HAL_SPI_MspInit+0x80>)
 8001fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001ff6:	23c2      	movs	r3, #194	@ 0xc2
 8001ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffa:	2302      	movs	r3, #2
 8001ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffe:	2300      	movs	r3, #0
 8002000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002002:	2303      	movs	r3, #3
 8002004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002006:	2305      	movs	r3, #5
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200a:	f107 0314 	add.w	r3, r7, #20
 800200e:	4619      	mov	r1, r3
 8002010:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002014:	f000 fb6a 	bl	80026ec <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002018:	bf00      	nop
 800201a:	3728      	adds	r7, #40	@ 0x28
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40013000 	.word	0x40013000
 8002024:	40021000 	.word	0x40021000

08002028 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002038:	d113      	bne.n	8002062 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800203a:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <HAL_TIM_Base_MspInit+0x44>)
 800203c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800203e:	4a0b      	ldr	r2, [pc, #44]	@ (800206c <HAL_TIM_Base_MspInit+0x44>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6593      	str	r3, [r2, #88]	@ 0x58
 8002046:	4b09      	ldr	r3, [pc, #36]	@ (800206c <HAL_TIM_Base_MspInit+0x44>)
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002052:	2200      	movs	r2, #0
 8002054:	2100      	movs	r1, #0
 8002056:	201c      	movs	r0, #28
 8002058:	f000 fb11 	bl	800267e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800205c:	201c      	movs	r0, #28
 800205e:	f000 fb2a 	bl	80026b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002062:	bf00      	nop
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	40021000 	.word	0x40021000

08002070 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b09e      	sub	sp, #120	@ 0x78
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002088:	f107 0310 	add.w	r3, r7, #16
 800208c:	2254      	movs	r2, #84	@ 0x54
 800208e:	2100      	movs	r1, #0
 8002090:	4618      	mov	r0, r3
 8002092:	f005 f959 	bl	8007348 <memset>
  if(huart->Instance==USART2)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a1f      	ldr	r2, [pc, #124]	@ (8002118 <HAL_UART_MspInit+0xa8>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d136      	bne.n	800210e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020a0:	2302      	movs	r3, #2
 80020a2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020a8:	f107 0310 	add.w	r3, r7, #16
 80020ac:	4618      	mov	r0, r3
 80020ae:	f001 fb6d 	bl	800378c <HAL_RCCEx_PeriphCLKConfig>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020b8:	f7ff ff2a 	bl	8001f10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020bc:	4b17      	ldr	r3, [pc, #92]	@ (800211c <HAL_UART_MspInit+0xac>)
 80020be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c0:	4a16      	ldr	r2, [pc, #88]	@ (800211c <HAL_UART_MspInit+0xac>)
 80020c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80020c8:	4b14      	ldr	r3, [pc, #80]	@ (800211c <HAL_UART_MspInit+0xac>)
 80020ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d4:	4b11      	ldr	r3, [pc, #68]	@ (800211c <HAL_UART_MspInit+0xac>)
 80020d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d8:	4a10      	ldr	r2, [pc, #64]	@ (800211c <HAL_UART_MspInit+0xac>)
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020e0:	4b0e      	ldr	r3, [pc, #56]	@ (800211c <HAL_UART_MspInit+0xac>)
 80020e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020ec:	230c      	movs	r3, #12
 80020ee:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	2302      	movs	r3, #2
 80020f2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f8:	2303      	movs	r3, #3
 80020fa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020fc:	2307      	movs	r3, #7
 80020fe:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002100:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002104:	4619      	mov	r1, r3
 8002106:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800210a:	f000 faef 	bl	80026ec <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800210e:	bf00      	nop
 8002110:	3778      	adds	r7, #120	@ 0x78
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40004400 	.word	0x40004400
 800211c:	40021000 	.word	0x40021000

08002120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002124:	bf00      	nop
 8002126:	e7fd      	b.n	8002124 <NMI_Handler+0x4>

08002128 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <HardFault_Handler+0x4>

08002130 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <MemManage_Handler+0x4>

08002138 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <BusFault_Handler+0x4>

08002140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <UsageFault_Handler+0x4>

08002148 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002156:	b480      	push	{r7}
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002176:	f000 f963 	bl	8002440 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002184:	4802      	ldr	r0, [pc, #8]	@ (8002190 <TIM2_IRQHandler+0x10>)
 8002186:	f002 fc31 	bl	80049ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	20000260 	.word	0x20000260

08002194 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  return 1;
 8002198:	2301      	movs	r3, #1
}
 800219a:	4618      	mov	r0, r3
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <_kill>:

int _kill(int pid, int sig)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ae:	f005 f8d7 	bl	8007360 <__errno>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2216      	movs	r2, #22
 80021b6:	601a      	str	r2, [r3, #0]
  return -1;
 80021b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <_exit>:

void _exit (int status)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff ffe7 	bl	80021a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021d6:	bf00      	nop
 80021d8:	e7fd      	b.n	80021d6 <_exit+0x12>

080021da <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b086      	sub	sp, #24
 80021de:	af00      	add	r7, sp, #0
 80021e0:	60f8      	str	r0, [r7, #12]
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021e6:	2300      	movs	r3, #0
 80021e8:	617b      	str	r3, [r7, #20]
 80021ea:	e00a      	b.n	8002202 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021ec:	f3af 8000 	nop.w
 80021f0:	4601      	mov	r1, r0
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	1c5a      	adds	r2, r3, #1
 80021f6:	60ba      	str	r2, [r7, #8]
 80021f8:	b2ca      	uxtb	r2, r1
 80021fa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	3301      	adds	r3, #1
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	429a      	cmp	r2, r3
 8002208:	dbf0      	blt.n	80021ec <_read+0x12>
  }

  return len;
 800220a:	687b      	ldr	r3, [r7, #4]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	e009      	b.n	800223a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	1c5a      	adds	r2, r3, #1
 800222a:	60ba      	str	r2, [r7, #8]
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff facc 	bl	80017cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	3301      	adds	r3, #1
 8002238:	617b      	str	r3, [r7, #20]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	429a      	cmp	r2, r3
 8002240:	dbf1      	blt.n	8002226 <_write+0x12>
  }
  return len;
 8002242:	687b      	ldr	r3, [r7, #4]
}
 8002244:	4618      	mov	r0, r3
 8002246:	3718      	adds	r7, #24
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <_close>:

int _close(int file)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002254:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002258:	4618      	mov	r0, r3
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002274:	605a      	str	r2, [r3, #4]
  return 0;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <_isatty>:

int _isatty(int file)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800228c:	2301      	movs	r3, #1
}
 800228e:	4618      	mov	r0, r3
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800229a:	b480      	push	{r7}
 800229c:	b085      	sub	sp, #20
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b086      	sub	sp, #24
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022bc:	4a14      	ldr	r2, [pc, #80]	@ (8002310 <_sbrk+0x5c>)
 80022be:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <_sbrk+0x60>)
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022c8:	4b13      	ldr	r3, [pc, #76]	@ (8002318 <_sbrk+0x64>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d102      	bne.n	80022d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022d0:	4b11      	ldr	r3, [pc, #68]	@ (8002318 <_sbrk+0x64>)
 80022d2:	4a12      	ldr	r2, [pc, #72]	@ (800231c <_sbrk+0x68>)
 80022d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022d6:	4b10      	ldr	r3, [pc, #64]	@ (8002318 <_sbrk+0x64>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4413      	add	r3, r2
 80022de:	693a      	ldr	r2, [r7, #16]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d207      	bcs.n	80022f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022e4:	f005 f83c 	bl	8007360 <__errno>
 80022e8:	4603      	mov	r3, r0
 80022ea:	220c      	movs	r2, #12
 80022ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022f2:	e009      	b.n	8002308 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022f4:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <_sbrk+0x64>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022fa:	4b07      	ldr	r3, [pc, #28]	@ (8002318 <_sbrk+0x64>)
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	4a05      	ldr	r2, [pc, #20]	@ (8002318 <_sbrk+0x64>)
 8002304:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002306:	68fb      	ldr	r3, [r7, #12]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	2000c000 	.word	0x2000c000
 8002314:	00000400 	.word	0x00000400
 8002318:	20001370 	.word	0x20001370
 800231c:	200014c8 	.word	0x200014c8

08002320 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002324:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <SystemInit+0x20>)
 8002326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232a:	4a05      	ldr	r2, [pc, #20]	@ (8002340 <SystemInit+0x20>)
 800232c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002330:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002344:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800237c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002348:	f7ff ffea 	bl	8002320 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800234c:	480c      	ldr	r0, [pc, #48]	@ (8002380 <LoopForever+0x6>)
  ldr r1, =_edata
 800234e:	490d      	ldr	r1, [pc, #52]	@ (8002384 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002350:	4a0d      	ldr	r2, [pc, #52]	@ (8002388 <LoopForever+0xe>)
  movs r3, #0
 8002352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002354:	e002      	b.n	800235c <LoopCopyDataInit>

08002356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800235a:	3304      	adds	r3, #4

0800235c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800235c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800235e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002360:	d3f9      	bcc.n	8002356 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002362:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002364:	4c0a      	ldr	r4, [pc, #40]	@ (8002390 <LoopForever+0x16>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002368:	e001      	b.n	800236e <LoopFillZerobss>

0800236a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800236a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800236c:	3204      	adds	r2, #4

0800236e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800236e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002370:	d3fb      	bcc.n	800236a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002372:	f004 fffb 	bl	800736c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002376:	f7ff fa3b 	bl	80017f0 <main>

0800237a <LoopForever>:

LoopForever:
    b LoopForever
 800237a:	e7fe      	b.n	800237a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800237c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002384:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002388:	0800a4a0 	.word	0x0800a4a0
  ldr r2, =_sbss
 800238c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002390:	200014c4 	.word	0x200014c4

08002394 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002394:	e7fe      	b.n	8002394 <ADC1_IRQHandler>

08002396 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800239c:	2300      	movs	r3, #0
 800239e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023a0:	2003      	movs	r0, #3
 80023a2:	f000 f961 	bl	8002668 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023a6:	200f      	movs	r0, #15
 80023a8:	f000 f80e 	bl	80023c8 <HAL_InitTick>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d002      	beq.n	80023b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	71fb      	strb	r3, [r7, #7]
 80023b6:	e001      	b.n	80023bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023b8:	f7ff fdd0 	bl	8001f5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023bc:	79fb      	ldrb	r3, [r7, #7]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
	...

080023c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023d0:	2300      	movs	r3, #0
 80023d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023d4:	4b17      	ldr	r3, [pc, #92]	@ (8002434 <HAL_InitTick+0x6c>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d023      	beq.n	8002424 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023dc:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <HAL_InitTick+0x70>)
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4b14      	ldr	r3, [pc, #80]	@ (8002434 <HAL_InitTick+0x6c>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	4619      	mov	r1, r3
 80023e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	4618      	mov	r0, r3
 80023f4:	f000 f96d 	bl	80026d2 <HAL_SYSTICK_Config>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10f      	bne.n	800241e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b0f      	cmp	r3, #15
 8002402:	d809      	bhi.n	8002418 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002404:	2200      	movs	r2, #0
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800240c:	f000 f937 	bl	800267e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002410:	4a0a      	ldr	r2, [pc, #40]	@ (800243c <HAL_InitTick+0x74>)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6013      	str	r3, [r2, #0]
 8002416:	e007      	b.n	8002428 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	73fb      	strb	r3, [r7, #15]
 800241c:	e004      	b.n	8002428 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	73fb      	strb	r3, [r7, #15]
 8002422:	e001      	b.n	8002428 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002428:	7bfb      	ldrb	r3, [r7, #15]
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000014 	.word	0x20000014
 8002438:	2000000c 	.word	0x2000000c
 800243c:	20000010 	.word	0x20000010

08002440 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002444:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <HAL_IncTick+0x20>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	461a      	mov	r2, r3
 800244a:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <HAL_IncTick+0x24>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4413      	add	r3, r2
 8002450:	4a04      	ldr	r2, [pc, #16]	@ (8002464 <HAL_IncTick+0x24>)
 8002452:	6013      	str	r3, [r2, #0]
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	20000014 	.word	0x20000014
 8002464:	20001374 	.word	0x20001374

08002468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return uwTick;
 800246c:	4b03      	ldr	r3, [pc, #12]	@ (800247c <HAL_GetTick+0x14>)
 800246e:	681b      	ldr	r3, [r3, #0]
}
 8002470:	4618      	mov	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	20001374 	.word	0x20001374

08002480 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002488:	f7ff ffee 	bl	8002468 <HAL_GetTick>
 800248c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002498:	d005      	beq.n	80024a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800249a:	4b0a      	ldr	r3, [pc, #40]	@ (80024c4 <HAL_Delay+0x44>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	461a      	mov	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	4413      	add	r3, r2
 80024a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024a6:	bf00      	nop
 80024a8:	f7ff ffde 	bl	8002468 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d8f7      	bhi.n	80024a8 <HAL_Delay+0x28>
  {
  }
}
 80024b8:	bf00      	nop
 80024ba:	bf00      	nop
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000014 	.word	0x20000014

080024c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d8:	4b0c      	ldr	r3, [pc, #48]	@ (800250c <__NVIC_SetPriorityGrouping+0x44>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024e4:	4013      	ands	r3, r2
 80024e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024fa:	4a04      	ldr	r2, [pc, #16]	@ (800250c <__NVIC_SetPriorityGrouping+0x44>)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	60d3      	str	r3, [r2, #12]
}
 8002500:	bf00      	nop
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	e000ed00 	.word	0xe000ed00

08002510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002514:	4b04      	ldr	r3, [pc, #16]	@ (8002528 <__NVIC_GetPriorityGrouping+0x18>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	0a1b      	lsrs	r3, r3, #8
 800251a:	f003 0307 	and.w	r3, r3, #7
}
 800251e:	4618      	mov	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	2b00      	cmp	r3, #0
 800253c:	db0b      	blt.n	8002556 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	f003 021f 	and.w	r2, r3, #31
 8002544:	4907      	ldr	r1, [pc, #28]	@ (8002564 <__NVIC_EnableIRQ+0x38>)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	2001      	movs	r0, #1
 800254e:	fa00 f202 	lsl.w	r2, r0, r2
 8002552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	e000e100 	.word	0xe000e100

08002568 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	6039      	str	r1, [r7, #0]
 8002572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002578:	2b00      	cmp	r3, #0
 800257a:	db0a      	blt.n	8002592 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	b2da      	uxtb	r2, r3
 8002580:	490c      	ldr	r1, [pc, #48]	@ (80025b4 <__NVIC_SetPriority+0x4c>)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	0112      	lsls	r2, r2, #4
 8002588:	b2d2      	uxtb	r2, r2
 800258a:	440b      	add	r3, r1
 800258c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002590:	e00a      	b.n	80025a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	b2da      	uxtb	r2, r3
 8002596:	4908      	ldr	r1, [pc, #32]	@ (80025b8 <__NVIC_SetPriority+0x50>)
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	3b04      	subs	r3, #4
 80025a0:	0112      	lsls	r2, r2, #4
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	440b      	add	r3, r1
 80025a6:	761a      	strb	r2, [r3, #24]
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000e100 	.word	0xe000e100
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025bc:	b480      	push	{r7}
 80025be:	b089      	sub	sp, #36	@ 0x24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	f1c3 0307 	rsb	r3, r3, #7
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	bf28      	it	cs
 80025da:	2304      	movcs	r3, #4
 80025dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3304      	adds	r3, #4
 80025e2:	2b06      	cmp	r3, #6
 80025e4:	d902      	bls.n	80025ec <NVIC_EncodePriority+0x30>
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	3b03      	subs	r3, #3
 80025ea:	e000      	b.n	80025ee <NVIC_EncodePriority+0x32>
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43da      	mvns	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	401a      	ands	r2, r3
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002604:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	fa01 f303 	lsl.w	r3, r1, r3
 800260e:	43d9      	mvns	r1, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002614:	4313      	orrs	r3, r2
         );
}
 8002616:	4618      	mov	r0, r3
 8002618:	3724      	adds	r7, #36	@ 0x24
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
	...

08002624 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3b01      	subs	r3, #1
 8002630:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002634:	d301      	bcc.n	800263a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002636:	2301      	movs	r3, #1
 8002638:	e00f      	b.n	800265a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263a:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <SysTick_Config+0x40>)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3b01      	subs	r3, #1
 8002640:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002642:	210f      	movs	r1, #15
 8002644:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002648:	f7ff ff8e 	bl	8002568 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <SysTick_Config+0x40>)
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002652:	4b04      	ldr	r3, [pc, #16]	@ (8002664 <SysTick_Config+0x40>)
 8002654:	2207      	movs	r2, #7
 8002656:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	e000e010 	.word	0xe000e010

08002668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7ff ff29 	bl	80024c8 <__NVIC_SetPriorityGrouping>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b086      	sub	sp, #24
 8002682:	af00      	add	r7, sp, #0
 8002684:	4603      	mov	r3, r0
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
 800268a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002690:	f7ff ff3e 	bl	8002510 <__NVIC_GetPriorityGrouping>
 8002694:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	68b9      	ldr	r1, [r7, #8]
 800269a:	6978      	ldr	r0, [r7, #20]
 800269c:	f7ff ff8e 	bl	80025bc <NVIC_EncodePriority>
 80026a0:	4602      	mov	r2, r0
 80026a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7ff ff5d 	bl	8002568 <__NVIC_SetPriority>
}
 80026ae:	bf00      	nop
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	4603      	mov	r3, r0
 80026be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff31 	bl	800252c <__NVIC_EnableIRQ>
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f7ff ffa2 	bl	8002624 <SysTick_Config>
 80026e0:	4603      	mov	r3, r0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b087      	sub	sp, #28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026fa:	e148      	b.n	800298e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	2101      	movs	r1, #1
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	fa01 f303 	lsl.w	r3, r1, r3
 8002708:	4013      	ands	r3, r2
 800270a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2b00      	cmp	r3, #0
 8002710:	f000 813a 	beq.w	8002988 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	2b01      	cmp	r3, #1
 800271e:	d005      	beq.n	800272c <HAL_GPIO_Init+0x40>
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d130      	bne.n	800278e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	2203      	movs	r2, #3
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4013      	ands	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	68da      	ldr	r2, [r3, #12]
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	693a      	ldr	r2, [r7, #16]
 8002752:	4313      	orrs	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002762:	2201      	movs	r2, #1
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	43db      	mvns	r3, r3
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4013      	ands	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	091b      	lsrs	r3, r3, #4
 8002778:	f003 0201 	and.w	r2, r3, #1
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	4313      	orrs	r3, r2
 8002786:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	2b03      	cmp	r3, #3
 8002798:	d017      	beq.n	80027ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	2203      	movs	r2, #3
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43db      	mvns	r3, r3
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	4013      	ands	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f003 0303 	and.w	r3, r3, #3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d123      	bne.n	800281e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	08da      	lsrs	r2, r3, #3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	3208      	adds	r2, #8
 80027de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	220f      	movs	r2, #15
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	43db      	mvns	r3, r3
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	4013      	ands	r3, r2
 80027f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	691a      	ldr	r2, [r3, #16]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	f003 0307 	and.w	r3, r3, #7
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	08da      	lsrs	r2, r3, #3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3208      	adds	r2, #8
 8002818:	6939      	ldr	r1, [r7, #16]
 800281a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	2203      	movs	r2, #3
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	693a      	ldr	r2, [r7, #16]
 8002832:	4013      	ands	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f003 0203 	and.w	r2, r3, #3
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	4313      	orrs	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800285a:	2b00      	cmp	r3, #0
 800285c:	f000 8094 	beq.w	8002988 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002860:	4b52      	ldr	r3, [pc, #328]	@ (80029ac <HAL_GPIO_Init+0x2c0>)
 8002862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002864:	4a51      	ldr	r2, [pc, #324]	@ (80029ac <HAL_GPIO_Init+0x2c0>)
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	6613      	str	r3, [r2, #96]	@ 0x60
 800286c:	4b4f      	ldr	r3, [pc, #316]	@ (80029ac <HAL_GPIO_Init+0x2c0>)
 800286e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	60bb      	str	r3, [r7, #8]
 8002876:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002878:	4a4d      	ldr	r2, [pc, #308]	@ (80029b0 <HAL_GPIO_Init+0x2c4>)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	089b      	lsrs	r3, r3, #2
 800287e:	3302      	adds	r3, #2
 8002880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002884:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	f003 0303 	and.w	r3, r3, #3
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	220f      	movs	r2, #15
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	4013      	ands	r3, r2
 800289a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028a2:	d00d      	beq.n	80028c0 <HAL_GPIO_Init+0x1d4>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a43      	ldr	r2, [pc, #268]	@ (80029b4 <HAL_GPIO_Init+0x2c8>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d007      	beq.n	80028bc <HAL_GPIO_Init+0x1d0>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a42      	ldr	r2, [pc, #264]	@ (80029b8 <HAL_GPIO_Init+0x2cc>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d101      	bne.n	80028b8 <HAL_GPIO_Init+0x1cc>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e004      	b.n	80028c2 <HAL_GPIO_Init+0x1d6>
 80028b8:	2307      	movs	r3, #7
 80028ba:	e002      	b.n	80028c2 <HAL_GPIO_Init+0x1d6>
 80028bc:	2301      	movs	r3, #1
 80028be:	e000      	b.n	80028c2 <HAL_GPIO_Init+0x1d6>
 80028c0:	2300      	movs	r3, #0
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	f002 0203 	and.w	r2, r2, #3
 80028c8:	0092      	lsls	r2, r2, #2
 80028ca:	4093      	lsls	r3, r2
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80028d2:	4937      	ldr	r1, [pc, #220]	@ (80029b0 <HAL_GPIO_Init+0x2c4>)
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	089b      	lsrs	r3, r3, #2
 80028d8:	3302      	adds	r3, #2
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028e0:	4b36      	ldr	r3, [pc, #216]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	43db      	mvns	r3, r3
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d003      	beq.n	8002904 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4313      	orrs	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002904:	4a2d      	ldr	r2, [pc, #180]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800290a:	4b2c      	ldr	r3, [pc, #176]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	43db      	mvns	r3, r3
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	4013      	ands	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	4313      	orrs	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800292e:	4a23      	ldr	r2, [pc, #140]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002934:	4b21      	ldr	r3, [pc, #132]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	43db      	mvns	r3, r3
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	4013      	ands	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d003      	beq.n	8002958 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4313      	orrs	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002958:	4a18      	ldr	r2, [pc, #96]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800295e:	4b17      	ldr	r3, [pc, #92]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	43db      	mvns	r3, r3
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4013      	ands	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4313      	orrs	r3, r2
 8002980:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002982:	4a0e      	ldr	r2, [pc, #56]	@ (80029bc <HAL_GPIO_Init+0x2d0>)
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	3301      	adds	r3, #1
 800298c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	fa22 f303 	lsr.w	r3, r2, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	f47f aeaf 	bne.w	80026fc <HAL_GPIO_Init+0x10>
  }
}
 800299e:	bf00      	nop
 80029a0:	bf00      	nop
 80029a2:	371c      	adds	r7, #28
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	40021000 	.word	0x40021000
 80029b0:	40010000 	.word	0x40010000
 80029b4:	48000400 	.word	0x48000400
 80029b8:	48000800 	.word	0x48000800
 80029bc:	40010400 	.word	0x40010400

080029c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	460b      	mov	r3, r1
 80029ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	691a      	ldr	r2, [r3, #16]
 80029d0:	887b      	ldrh	r3, [r7, #2]
 80029d2:	4013      	ands	r3, r2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d002      	beq.n	80029de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029d8:	2301      	movs	r3, #1
 80029da:	73fb      	strb	r3, [r7, #15]
 80029dc:	e001      	b.n	80029e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029de:	2300      	movs	r3, #0
 80029e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	807b      	strh	r3, [r7, #2]
 80029fc:	4613      	mov	r3, r2
 80029fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a00:	787b      	ldrb	r3, [r7, #1]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a06:	887a      	ldrh	r2, [r7, #2]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a0c:	e002      	b.n	8002a14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a0e:	887a      	ldrh	r2, [r7, #2]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a14:	bf00      	nop
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a32:	887a      	ldrh	r2, [r7, #2]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4013      	ands	r3, r2
 8002a38:	041a      	lsls	r2, r3, #16
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	43d9      	mvns	r1, r3
 8002a3e:	887b      	ldrh	r3, [r7, #2]
 8002a40:	400b      	ands	r3, r1
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	619a      	str	r2, [r3, #24]
}
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a58:	4b04      	ldr	r3, [pc, #16]	@ (8002a6c <HAL_PWREx_GetVoltageRange+0x18>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40007000 	.word	0x40007000

08002a70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a7e:	d130      	bne.n	8002ae2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a80:	4b23      	ldr	r3, [pc, #140]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a8c:	d038      	beq.n	8002b00 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a8e:	4b20      	ldr	r3, [pc, #128]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a96:	4a1e      	ldr	r2, [pc, #120]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a98:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a9c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002b14 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2232      	movs	r2, #50	@ 0x32
 8002aa4:	fb02 f303 	mul.w	r3, r2, r3
 8002aa8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b18 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8002aae:	0c9b      	lsrs	r3, r3, #18
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ab4:	e002      	b.n	8002abc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002abc:	4b14      	ldr	r3, [pc, #80]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ac4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ac8:	d102      	bne.n	8002ad0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1f2      	bne.n	8002ab6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ad8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002adc:	d110      	bne.n	8002b00 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e00f      	b.n	8002b02 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002aea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aee:	d007      	beq.n	8002b00 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002af0:	4b07      	ldr	r3, [pc, #28]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002af8:	4a05      	ldr	r2, [pc, #20]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002afa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002afe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40007000 	.word	0x40007000
 8002b14:	2000000c 	.word	0x2000000c
 8002b18:	431bde83 	.word	0x431bde83

08002b1c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d102      	bne.n	8002b30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	f000 bc02 	b.w	8003334 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b30:	4b96      	ldr	r3, [pc, #600]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 030c 	and.w	r3, r3, #12
 8002b38:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b3a:	4b94      	ldr	r3, [pc, #592]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0310 	and.w	r3, r3, #16
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 80e4 	beq.w	8002d1a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d007      	beq.n	8002b68 <HAL_RCC_OscConfig+0x4c>
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	2b0c      	cmp	r3, #12
 8002b5c:	f040 808b 	bne.w	8002c76 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	f040 8087 	bne.w	8002c76 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b68:	4b88      	ldr	r3, [pc, #544]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_OscConfig+0x64>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e3d9      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a1a      	ldr	r2, [r3, #32]
 8002b84:	4b81      	ldr	r3, [pc, #516]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d004      	beq.n	8002b9a <HAL_RCC_OscConfig+0x7e>
 8002b90:	4b7e      	ldr	r3, [pc, #504]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b98:	e005      	b.n	8002ba6 <HAL_RCC_OscConfig+0x8a>
 8002b9a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002b9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d223      	bcs.n	8002bf2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a1b      	ldr	r3, [r3, #32]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f000 fd8c 	bl	80036cc <RCC_SetFlashLatencyFromMSIRange>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e3ba      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bbe:	4b73      	ldr	r3, [pc, #460]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a72      	ldr	r2, [pc, #456]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bc4:	f043 0308 	orr.w	r3, r3, #8
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	4b70      	ldr	r3, [pc, #448]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6a1b      	ldr	r3, [r3, #32]
 8002bd6:	496d      	ldr	r1, [pc, #436]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bdc:	4b6b      	ldr	r3, [pc, #428]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	021b      	lsls	r3, r3, #8
 8002bea:	4968      	ldr	r1, [pc, #416]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	604b      	str	r3, [r1, #4]
 8002bf0:	e025      	b.n	8002c3e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bf2:	4b66      	ldr	r3, [pc, #408]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a65      	ldr	r2, [pc, #404]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002bf8:	f043 0308 	orr.w	r3, r3, #8
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	4b63      	ldr	r3, [pc, #396]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	4960      	ldr	r1, [pc, #384]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c10:	4b5e      	ldr	r3, [pc, #376]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69db      	ldr	r3, [r3, #28]
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	495b      	ldr	r1, [pc, #364]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d109      	bne.n	8002c3e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 fd4c 	bl	80036cc <RCC_SetFlashLatencyFromMSIRange>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e37a      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c3e:	f000 fc81 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 8002c42:	4602      	mov	r2, r0
 8002c44:	4b51      	ldr	r3, [pc, #324]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	4950      	ldr	r1, [pc, #320]	@ (8002d90 <HAL_RCC_OscConfig+0x274>)
 8002c50:	5ccb      	ldrb	r3, [r1, r3]
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	fa22 f303 	lsr.w	r3, r2, r3
 8002c5a:	4a4e      	ldr	r2, [pc, #312]	@ (8002d94 <HAL_RCC_OscConfig+0x278>)
 8002c5c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c5e:	4b4e      	ldr	r3, [pc, #312]	@ (8002d98 <HAL_RCC_OscConfig+0x27c>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fbb0 	bl	80023c8 <HAL_InitTick>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d052      	beq.n	8002d18 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	e35e      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d032      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c7e:	4b43      	ldr	r3, [pc, #268]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a42      	ldr	r2, [pc, #264]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002c84:	f043 0301 	orr.w	r3, r3, #1
 8002c88:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c8a:	f7ff fbed 	bl	8002468 <HAL_GetTick>
 8002c8e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c90:	e008      	b.n	8002ca4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c92:	f7ff fbe9 	bl	8002468 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d901      	bls.n	8002ca4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	e347      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ca4:	4b39      	ldr	r3, [pc, #228]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d0f0      	beq.n	8002c92 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cb0:	4b36      	ldr	r3, [pc, #216]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a35      	ldr	r2, [pc, #212]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cb6:	f043 0308 	orr.w	r3, r3, #8
 8002cba:	6013      	str	r3, [r2, #0]
 8002cbc:	4b33      	ldr	r3, [pc, #204]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	4930      	ldr	r1, [pc, #192]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cce:	4b2f      	ldr	r3, [pc, #188]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	69db      	ldr	r3, [r3, #28]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	492b      	ldr	r1, [pc, #172]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	604b      	str	r3, [r1, #4]
 8002ce2:	e01a      	b.n	8002d1a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002ce4:	4b29      	ldr	r3, [pc, #164]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a28      	ldr	r2, [pc, #160]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002cea:	f023 0301 	bic.w	r3, r3, #1
 8002cee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cf0:	f7ff fbba 	bl	8002468 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cf8:	f7ff fbb6 	bl	8002468 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e314      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d0a:	4b20      	ldr	r3, [pc, #128]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f0      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x1dc>
 8002d16:	e000      	b.n	8002d1a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d18:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d073      	beq.n	8002e0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d005      	beq.n	8002d38 <HAL_RCC_OscConfig+0x21c>
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	2b0c      	cmp	r3, #12
 8002d30:	d10e      	bne.n	8002d50 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b03      	cmp	r3, #3
 8002d36:	d10b      	bne.n	8002d50 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d38:	4b14      	ldr	r3, [pc, #80]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d063      	beq.n	8002e0c <HAL_RCC_OscConfig+0x2f0>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d15f      	bne.n	8002e0c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e2f1      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d58:	d106      	bne.n	8002d68 <HAL_RCC_OscConfig+0x24c>
 8002d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a0b      	ldr	r2, [pc, #44]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d64:	6013      	str	r3, [r2, #0]
 8002d66:	e025      	b.n	8002db4 <HAL_RCC_OscConfig+0x298>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d70:	d114      	bne.n	8002d9c <HAL_RCC_OscConfig+0x280>
 8002d72:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a05      	ldr	r2, [pc, #20]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	4b03      	ldr	r3, [pc, #12]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a02      	ldr	r2, [pc, #8]	@ (8002d8c <HAL_RCC_OscConfig+0x270>)
 8002d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	e013      	b.n	8002db4 <HAL_RCC_OscConfig+0x298>
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	08009558 	.word	0x08009558
 8002d94:	2000000c 	.word	0x2000000c
 8002d98:	20000010 	.word	0x20000010
 8002d9c:	4ba0      	ldr	r3, [pc, #640]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a9f      	ldr	r2, [pc, #636]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002da2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002da6:	6013      	str	r3, [r2, #0]
 8002da8:	4b9d      	ldr	r3, [pc, #628]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a9c      	ldr	r2, [pc, #624]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002dae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002db2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d013      	beq.n	8002de4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dbc:	f7ff fb54 	bl	8002468 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dc4:	f7ff fb50 	bl	8002468 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b64      	cmp	r3, #100	@ 0x64
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e2ae      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dd6:	4b92      	ldr	r3, [pc, #584]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d0f0      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x2a8>
 8002de2:	e014      	b.n	8002e0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de4:	f7ff fb40 	bl	8002468 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dec:	f7ff fb3c 	bl	8002468 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b64      	cmp	r3, #100	@ 0x64
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e29a      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dfe:	4b88      	ldr	r3, [pc, #544]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d1f0      	bne.n	8002dec <HAL_RCC_OscConfig+0x2d0>
 8002e0a:	e000      	b.n	8002e0e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d060      	beq.n	8002edc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	2b04      	cmp	r3, #4
 8002e1e:	d005      	beq.n	8002e2c <HAL_RCC_OscConfig+0x310>
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	2b0c      	cmp	r3, #12
 8002e24:	d119      	bne.n	8002e5a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d116      	bne.n	8002e5a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e2c:	4b7c      	ldr	r3, [pc, #496]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <HAL_RCC_OscConfig+0x328>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e277      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e44:	4b76      	ldr	r3, [pc, #472]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	061b      	lsls	r3, r3, #24
 8002e52:	4973      	ldr	r1, [pc, #460]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e58:	e040      	b.n	8002edc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d023      	beq.n	8002eaa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e62:	4b6f      	ldr	r3, [pc, #444]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a6e      	ldr	r2, [pc, #440]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6e:	f7ff fafb 	bl	8002468 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e74:	e008      	b.n	8002e88 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e76:	f7ff faf7 	bl	8002468 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d901      	bls.n	8002e88 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e255      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e88:	4b65      	ldr	r3, [pc, #404]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d0f0      	beq.n	8002e76 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e94:	4b62      	ldr	r3, [pc, #392]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	061b      	lsls	r3, r3, #24
 8002ea2:	495f      	ldr	r1, [pc, #380]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	604b      	str	r3, [r1, #4]
 8002ea8:	e018      	b.n	8002edc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002eaa:	4b5d      	ldr	r3, [pc, #372]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a5c      	ldr	r2, [pc, #368]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002eb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002eb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb6:	f7ff fad7 	bl	8002468 <HAL_GetTick>
 8002eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ebc:	e008      	b.n	8002ed0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ebe:	f7ff fad3 	bl	8002468 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d901      	bls.n	8002ed0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e231      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ed0:	4b53      	ldr	r3, [pc, #332]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d1f0      	bne.n	8002ebe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d03c      	beq.n	8002f62 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	695b      	ldr	r3, [r3, #20]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d01c      	beq.n	8002f2a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ef0:	4b4b      	ldr	r3, [pc, #300]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002ef2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ef6:	4a4a      	ldr	r2, [pc, #296]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002ef8:	f043 0301 	orr.w	r3, r3, #1
 8002efc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f00:	f7ff fab2 	bl	8002468 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f08:	f7ff faae 	bl	8002468 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e20c      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f1a:	4b41      	ldr	r3, [pc, #260]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0ef      	beq.n	8002f08 <HAL_RCC_OscConfig+0x3ec>
 8002f28:	e01b      	b.n	8002f62 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f2a:	4b3d      	ldr	r3, [pc, #244]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f30:	4a3b      	ldr	r2, [pc, #236]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f32:	f023 0301 	bic.w	r3, r3, #1
 8002f36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f3a:	f7ff fa95 	bl	8002468 <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f42:	f7ff fa91 	bl	8002468 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e1ef      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f54:	4b32      	ldr	r3, [pc, #200]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1ef      	bne.n	8002f42 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0304 	and.w	r3, r3, #4
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 80a6 	beq.w	80030bc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f70:	2300      	movs	r3, #0
 8002f72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f74:	4b2a      	ldr	r3, [pc, #168]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10d      	bne.n	8002f9c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f80:	4b27      	ldr	r3, [pc, #156]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f84:	4a26      	ldr	r2, [pc, #152]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f8c:	4b24      	ldr	r3, [pc, #144]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f94:	60bb      	str	r3, [r7, #8]
 8002f96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f9c:	4b21      	ldr	r3, [pc, #132]	@ (8003024 <HAL_RCC_OscConfig+0x508>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d118      	bne.n	8002fda <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <HAL_RCC_OscConfig+0x508>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a1d      	ldr	r2, [pc, #116]	@ (8003024 <HAL_RCC_OscConfig+0x508>)
 8002fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fb4:	f7ff fa58 	bl	8002468 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fbc:	f7ff fa54 	bl	8002468 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e1b2      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fce:	4b15      	ldr	r3, [pc, #84]	@ (8003024 <HAL_RCC_OscConfig+0x508>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0f0      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d108      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x4d8>
 8002fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ff2:	e029      	b.n	8003048 <HAL_RCC_OscConfig+0x52c>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b05      	cmp	r3, #5
 8002ffa:	d115      	bne.n	8003028 <HAL_RCC_OscConfig+0x50c>
 8002ffc:	4b08      	ldr	r3, [pc, #32]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8002ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003002:	4a07      	ldr	r2, [pc, #28]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8003004:	f043 0304 	orr.w	r3, r3, #4
 8003008:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800300c:	4b04      	ldr	r3, [pc, #16]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 800300e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003012:	4a03      	ldr	r2, [pc, #12]	@ (8003020 <HAL_RCC_OscConfig+0x504>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800301c:	e014      	b.n	8003048 <HAL_RCC_OscConfig+0x52c>
 800301e:	bf00      	nop
 8003020:	40021000 	.word	0x40021000
 8003024:	40007000 	.word	0x40007000
 8003028:	4b9a      	ldr	r3, [pc, #616]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302e:	4a99      	ldr	r2, [pc, #612]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003030:	f023 0301 	bic.w	r3, r3, #1
 8003034:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003038:	4b96      	ldr	r3, [pc, #600]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 800303a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303e:	4a95      	ldr	r2, [pc, #596]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003040:	f023 0304 	bic.w	r3, r3, #4
 8003044:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d016      	beq.n	800307e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003050:	f7ff fa0a 	bl	8002468 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003056:	e00a      	b.n	800306e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003058:	f7ff fa06 	bl	8002468 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003066:	4293      	cmp	r3, r2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e162      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800306e:	4b89      	ldr	r3, [pc, #548]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003074:	f003 0302 	and.w	r3, r3, #2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0ed      	beq.n	8003058 <HAL_RCC_OscConfig+0x53c>
 800307c:	e015      	b.n	80030aa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307e:	f7ff f9f3 	bl	8002468 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003084:	e00a      	b.n	800309c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003086:	f7ff f9ef 	bl	8002468 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003094:	4293      	cmp	r3, r2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e14b      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800309c:	4b7d      	ldr	r3, [pc, #500]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 800309e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1ed      	bne.n	8003086 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030aa:	7ffb      	ldrb	r3, [r7, #31]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d105      	bne.n	80030bc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b0:	4b78      	ldr	r3, [pc, #480]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80030b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b4:	4a77      	ldr	r2, [pc, #476]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80030b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030ba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d03c      	beq.n	8003142 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d01c      	beq.n	800310a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030d0:	4b70      	ldr	r3, [pc, #448]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80030d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030d6:	4a6f      	ldr	r2, [pc, #444]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e0:	f7ff f9c2 	bl	8002468 <HAL_GetTick>
 80030e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030e8:	f7ff f9be 	bl	8002468 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e11c      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030fa:	4b66      	ldr	r3, [pc, #408]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80030fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d0ef      	beq.n	80030e8 <HAL_RCC_OscConfig+0x5cc>
 8003108:	e01b      	b.n	8003142 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800310a:	4b62      	ldr	r3, [pc, #392]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 800310c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003110:	4a60      	ldr	r2, [pc, #384]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003112:	f023 0301 	bic.w	r3, r3, #1
 8003116:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800311a:	f7ff f9a5 	bl	8002468 <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003122:	f7ff f9a1 	bl	8002468 <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e0ff      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003134:	4b57      	ldr	r3, [pc, #348]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003136:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1ef      	bne.n	8003122 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 80f3 	beq.w	8003332 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003150:	2b02      	cmp	r3, #2
 8003152:	f040 80c9 	bne.w	80032e8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003156:	4b4f      	ldr	r3, [pc, #316]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	f003 0203 	and.w	r2, r3, #3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003166:	429a      	cmp	r2, r3
 8003168:	d12c      	bne.n	80031c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003174:	3b01      	subs	r3, #1
 8003176:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003178:	429a      	cmp	r2, r3
 800317a:	d123      	bne.n	80031c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003186:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003188:	429a      	cmp	r2, r3
 800318a:	d11b      	bne.n	80031c4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003196:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003198:	429a      	cmp	r2, r3
 800319a:	d113      	bne.n	80031c4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a6:	085b      	lsrs	r3, r3, #1
 80031a8:	3b01      	subs	r3, #1
 80031aa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d109      	bne.n	80031c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ba:	085b      	lsrs	r3, r3, #1
 80031bc:	3b01      	subs	r3, #1
 80031be:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d06b      	beq.n	800329c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	2b0c      	cmp	r3, #12
 80031c8:	d062      	beq.n	8003290 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031ca:	4b32      	ldr	r3, [pc, #200]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e0ac      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031da:	4b2e      	ldr	r3, [pc, #184]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a2d      	ldr	r2, [pc, #180]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 80031e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031e6:	f7ff f93f 	bl	8002468 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ee:	f7ff f93b 	bl	8002468 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e099      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003200:	4b24      	ldr	r3, [pc, #144]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1f0      	bne.n	80031ee <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800320c:	4b21      	ldr	r3, [pc, #132]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 800320e:	68da      	ldr	r2, [r3, #12]
 8003210:	4b21      	ldr	r3, [pc, #132]	@ (8003298 <HAL_RCC_OscConfig+0x77c>)
 8003212:	4013      	ands	r3, r2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800321c:	3a01      	subs	r2, #1
 800321e:	0112      	lsls	r2, r2, #4
 8003220:	4311      	orrs	r1, r2
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003226:	0212      	lsls	r2, r2, #8
 8003228:	4311      	orrs	r1, r2
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800322e:	0852      	lsrs	r2, r2, #1
 8003230:	3a01      	subs	r2, #1
 8003232:	0552      	lsls	r2, r2, #21
 8003234:	4311      	orrs	r1, r2
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800323a:	0852      	lsrs	r2, r2, #1
 800323c:	3a01      	subs	r2, #1
 800323e:	0652      	lsls	r2, r2, #25
 8003240:	4311      	orrs	r1, r2
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003246:	06d2      	lsls	r2, r2, #27
 8003248:	430a      	orrs	r2, r1
 800324a:	4912      	ldr	r1, [pc, #72]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 800324c:	4313      	orrs	r3, r2
 800324e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003250:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a0f      	ldr	r2, [pc, #60]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003256:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800325a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800325c:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	4a0c      	ldr	r2, [pc, #48]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003262:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003266:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003268:	f7ff f8fe 	bl	8002468 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003270:	f7ff f8fa 	bl	8002468 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e058      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003282:	4b04      	ldr	r3, [pc, #16]	@ (8003294 <HAL_RCC_OscConfig+0x778>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f0      	beq.n	8003270 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800328e:	e050      	b.n	8003332 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e04f      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
 8003294:	40021000 	.word	0x40021000
 8003298:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800329c:	4b27      	ldr	r3, [pc, #156]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d144      	bne.n	8003332 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032a8:	4b24      	ldr	r3, [pc, #144]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a23      	ldr	r2, [pc, #140]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 80032ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032b4:	4b21      	ldr	r3, [pc, #132]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	4a20      	ldr	r2, [pc, #128]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 80032ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032c0:	f7ff f8d2 	bl	8002468 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c8:	f7ff f8ce 	bl	8002468 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e02c      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032da:	4b18      	ldr	r3, [pc, #96]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0f0      	beq.n	80032c8 <HAL_RCC_OscConfig+0x7ac>
 80032e6:	e024      	b.n	8003332 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	2b0c      	cmp	r3, #12
 80032ec:	d01f      	beq.n	800332e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ee:	4b13      	ldr	r3, [pc, #76]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a12      	ldr	r2, [pc, #72]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 80032f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032fa:	f7ff f8b5 	bl	8002468 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003302:	f7ff f8b1 	bl	8002468 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e00f      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003314:	4b09      	ldr	r3, [pc, #36]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1f0      	bne.n	8003302 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003320:	4b06      	ldr	r3, [pc, #24]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 8003322:	68da      	ldr	r2, [r3, #12]
 8003324:	4905      	ldr	r1, [pc, #20]	@ (800333c <HAL_RCC_OscConfig+0x820>)
 8003326:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <HAL_RCC_OscConfig+0x824>)
 8003328:	4013      	ands	r3, r2
 800332a:	60cb      	str	r3, [r1, #12]
 800332c:	e001      	b.n	8003332 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e000      	b.n	8003334 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3720      	adds	r7, #32
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40021000 	.word	0x40021000
 8003340:	feeefffc 	.word	0xfeeefffc

08003344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e0e7      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003358:	4b75      	ldr	r3, [pc, #468]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0307 	and.w	r3, r3, #7
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d910      	bls.n	8003388 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003366:	4b72      	ldr	r3, [pc, #456]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f023 0207 	bic.w	r2, r3, #7
 800336e:	4970      	ldr	r1, [pc, #448]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	4313      	orrs	r3, r2
 8003374:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003376:	4b6e      	ldr	r3, [pc, #440]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0307 	and.w	r3, r3, #7
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d001      	beq.n	8003388 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e0cf      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d010      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	4b66      	ldr	r3, [pc, #408]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d908      	bls.n	80033b6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4b63      	ldr	r3, [pc, #396]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	4960      	ldr	r1, [pc, #384]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d04c      	beq.n	800345c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	d107      	bne.n	80033da <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ca:	4b5a      	ldr	r3, [pc, #360]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d121      	bne.n	800341a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e0a6      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d107      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033e2:	4b54      	ldr	r3, [pc, #336]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d115      	bne.n	800341a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e09a      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d107      	bne.n	800340a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033fa:	4b4e      	ldr	r3, [pc, #312]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d109      	bne.n	800341a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e08e      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800340a:	4b4a      	ldr	r3, [pc, #296]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e086      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800341a:	4b46      	ldr	r3, [pc, #280]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f023 0203 	bic.w	r2, r3, #3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	4943      	ldr	r1, [pc, #268]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 8003428:	4313      	orrs	r3, r2
 800342a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800342c:	f7ff f81c 	bl	8002468 <HAL_GetTick>
 8003430:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003432:	e00a      	b.n	800344a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003434:	f7ff f818 	bl	8002468 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003442:	4293      	cmp	r3, r2
 8003444:	d901      	bls.n	800344a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e06e      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800344a:	4b3a      	ldr	r3, [pc, #232]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 020c 	and.w	r2, r3, #12
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	429a      	cmp	r2, r3
 800345a:	d1eb      	bne.n	8003434 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0302 	and.w	r3, r3, #2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d010      	beq.n	800348a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	4b31      	ldr	r3, [pc, #196]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003474:	429a      	cmp	r2, r3
 8003476:	d208      	bcs.n	800348a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003478:	4b2e      	ldr	r3, [pc, #184]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	492b      	ldr	r1, [pc, #172]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 8003486:	4313      	orrs	r3, r2
 8003488:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800348a:	4b29      	ldr	r3, [pc, #164]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	683a      	ldr	r2, [r7, #0]
 8003494:	429a      	cmp	r2, r3
 8003496:	d210      	bcs.n	80034ba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003498:	4b25      	ldr	r3, [pc, #148]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f023 0207 	bic.w	r2, r3, #7
 80034a0:	4923      	ldr	r1, [pc, #140]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034a8:	4b21      	ldr	r3, [pc, #132]	@ (8003530 <HAL_RCC_ClockConfig+0x1ec>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d001      	beq.n	80034ba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e036      	b.n	8003528 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0304 	and.w	r3, r3, #4
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d008      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	4918      	ldr	r1, [pc, #96]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d009      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034e4:	4b13      	ldr	r3, [pc, #76]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	4910      	ldr	r1, [pc, #64]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034f8:	f000 f824 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 80034fc:	4602      	mov	r2, r0
 80034fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003534 <HAL_RCC_ClockConfig+0x1f0>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	091b      	lsrs	r3, r3, #4
 8003504:	f003 030f 	and.w	r3, r3, #15
 8003508:	490b      	ldr	r1, [pc, #44]	@ (8003538 <HAL_RCC_ClockConfig+0x1f4>)
 800350a:	5ccb      	ldrb	r3, [r1, r3]
 800350c:	f003 031f 	and.w	r3, r3, #31
 8003510:	fa22 f303 	lsr.w	r3, r2, r3
 8003514:	4a09      	ldr	r2, [pc, #36]	@ (800353c <HAL_RCC_ClockConfig+0x1f8>)
 8003516:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003518:	4b09      	ldr	r3, [pc, #36]	@ (8003540 <HAL_RCC_ClockConfig+0x1fc>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4618      	mov	r0, r3
 800351e:	f7fe ff53 	bl	80023c8 <HAL_InitTick>
 8003522:	4603      	mov	r3, r0
 8003524:	72fb      	strb	r3, [r7, #11]

  return status;
 8003526:	7afb      	ldrb	r3, [r7, #11]
}
 8003528:	4618      	mov	r0, r3
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40022000 	.word	0x40022000
 8003534:	40021000 	.word	0x40021000
 8003538:	08009558 	.word	0x08009558
 800353c:	2000000c 	.word	0x2000000c
 8003540:	20000010 	.word	0x20000010

08003544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003544:	b480      	push	{r7}
 8003546:	b089      	sub	sp, #36	@ 0x24
 8003548:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	61fb      	str	r3, [r7, #28]
 800354e:	2300      	movs	r3, #0
 8003550:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003552:	4b3e      	ldr	r3, [pc, #248]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 030c 	and.w	r3, r3, #12
 800355a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800355c:	4b3b      	ldr	r3, [pc, #236]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	f003 0303 	and.w	r3, r3, #3
 8003564:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d005      	beq.n	8003578 <HAL_RCC_GetSysClockFreq+0x34>
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	2b0c      	cmp	r3, #12
 8003570:	d121      	bne.n	80035b6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d11e      	bne.n	80035b6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003578:	4b34      	ldr	r3, [pc, #208]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0308 	and.w	r3, r3, #8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d107      	bne.n	8003594 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003584:	4b31      	ldr	r3, [pc, #196]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 8003586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800358a:	0a1b      	lsrs	r3, r3, #8
 800358c:	f003 030f 	and.w	r3, r3, #15
 8003590:	61fb      	str	r3, [r7, #28]
 8003592:	e005      	b.n	80035a0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003594:	4b2d      	ldr	r3, [pc, #180]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	091b      	lsrs	r3, r3, #4
 800359a:	f003 030f 	and.w	r3, r3, #15
 800359e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035a0:	4a2b      	ldr	r2, [pc, #172]	@ (8003650 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10d      	bne.n	80035cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035b4:	e00a      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	2b04      	cmp	r3, #4
 80035ba:	d102      	bne.n	80035c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035bc:	4b25      	ldr	r3, [pc, #148]	@ (8003654 <HAL_RCC_GetSysClockFreq+0x110>)
 80035be:	61bb      	str	r3, [r7, #24]
 80035c0:	e004      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d101      	bne.n	80035cc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035c8:	4b23      	ldr	r3, [pc, #140]	@ (8003658 <HAL_RCC_GetSysClockFreq+0x114>)
 80035ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	2b0c      	cmp	r3, #12
 80035d0:	d134      	bne.n	800363c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035d2:	4b1e      	ldr	r3, [pc, #120]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d003      	beq.n	80035ea <HAL_RCC_GetSysClockFreq+0xa6>
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2b03      	cmp	r3, #3
 80035e6:	d003      	beq.n	80035f0 <HAL_RCC_GetSysClockFreq+0xac>
 80035e8:	e005      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003654 <HAL_RCC_GetSysClockFreq+0x110>)
 80035ec:	617b      	str	r3, [r7, #20]
      break;
 80035ee:	e005      	b.n	80035fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035f0:	4b19      	ldr	r3, [pc, #100]	@ (8003658 <HAL_RCC_GetSysClockFreq+0x114>)
 80035f2:	617b      	str	r3, [r7, #20]
      break;
 80035f4:	e002      	b.n	80035fc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	617b      	str	r3, [r7, #20]
      break;
 80035fa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035fc:	4b13      	ldr	r3, [pc, #76]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	091b      	lsrs	r3, r3, #4
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	3301      	adds	r3, #1
 8003608:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800360a:	4b10      	ldr	r3, [pc, #64]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	0a1b      	lsrs	r3, r3, #8
 8003610:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	fb03 f202 	mul.w	r2, r3, r2
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003620:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003622:	4b0a      	ldr	r3, [pc, #40]	@ (800364c <HAL_RCC_GetSysClockFreq+0x108>)
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	0e5b      	lsrs	r3, r3, #25
 8003628:	f003 0303 	and.w	r3, r3, #3
 800362c:	3301      	adds	r3, #1
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	fbb2 f3f3 	udiv	r3, r2, r3
 800363a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800363c:	69bb      	ldr	r3, [r7, #24]
}
 800363e:	4618      	mov	r0, r3
 8003640:	3724      	adds	r7, #36	@ 0x24
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40021000 	.word	0x40021000
 8003650:	08009570 	.word	0x08009570
 8003654:	00f42400 	.word	0x00f42400
 8003658:	007a1200 	.word	0x007a1200

0800365c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003660:	4b03      	ldr	r3, [pc, #12]	@ (8003670 <HAL_RCC_GetHCLKFreq+0x14>)
 8003662:	681b      	ldr	r3, [r3, #0]
}
 8003664:	4618      	mov	r0, r3
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	2000000c 	.word	0x2000000c

08003674 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003678:	f7ff fff0 	bl	800365c <HAL_RCC_GetHCLKFreq>
 800367c:	4602      	mov	r2, r0
 800367e:	4b06      	ldr	r3, [pc, #24]	@ (8003698 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	0a1b      	lsrs	r3, r3, #8
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	4904      	ldr	r1, [pc, #16]	@ (800369c <HAL_RCC_GetPCLK1Freq+0x28>)
 800368a:	5ccb      	ldrb	r3, [r1, r3]
 800368c:	f003 031f 	and.w	r3, r3, #31
 8003690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003694:	4618      	mov	r0, r3
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40021000 	.word	0x40021000
 800369c:	08009568 	.word	0x08009568

080036a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036a4:	f7ff ffda 	bl	800365c <HAL_RCC_GetHCLKFreq>
 80036a8:	4602      	mov	r2, r0
 80036aa:	4b06      	ldr	r3, [pc, #24]	@ (80036c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	0adb      	lsrs	r3, r3, #11
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	4904      	ldr	r1, [pc, #16]	@ (80036c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036b6:	5ccb      	ldrb	r3, [r1, r3]
 80036b8:	f003 031f 	and.w	r3, r3, #31
 80036bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	40021000 	.word	0x40021000
 80036c8:	08009568 	.word	0x08009568

080036cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036d4:	2300      	movs	r3, #0
 80036d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003784 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d003      	beq.n	80036ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036e4:	f7ff f9b6 	bl	8002a54 <HAL_PWREx_GetVoltageRange>
 80036e8:	6178      	str	r0, [r7, #20]
 80036ea:	e014      	b.n	8003716 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036ec:	4b25      	ldr	r3, [pc, #148]	@ (8003784 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f0:	4a24      	ldr	r2, [pc, #144]	@ (8003784 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80036f8:	4b22      	ldr	r3, [pc, #136]	@ (8003784 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003704:	f7ff f9a6 	bl	8002a54 <HAL_PWREx_GetVoltageRange>
 8003708:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800370a:	4b1e      	ldr	r3, [pc, #120]	@ (8003784 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800370c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370e:	4a1d      	ldr	r2, [pc, #116]	@ (8003784 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003710:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003714:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800371c:	d10b      	bne.n	8003736 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b80      	cmp	r3, #128	@ 0x80
 8003722:	d919      	bls.n	8003758 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2ba0      	cmp	r3, #160	@ 0xa0
 8003728:	d902      	bls.n	8003730 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800372a:	2302      	movs	r3, #2
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	e013      	b.n	8003758 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003730:	2301      	movs	r3, #1
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	e010      	b.n	8003758 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b80      	cmp	r3, #128	@ 0x80
 800373a:	d902      	bls.n	8003742 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800373c:	2303      	movs	r3, #3
 800373e:	613b      	str	r3, [r7, #16]
 8003740:	e00a      	b.n	8003758 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b80      	cmp	r3, #128	@ 0x80
 8003746:	d102      	bne.n	800374e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003748:	2302      	movs	r3, #2
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	e004      	b.n	8003758 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b70      	cmp	r3, #112	@ 0x70
 8003752:	d101      	bne.n	8003758 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003754:	2301      	movs	r3, #1
 8003756:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003758:	4b0b      	ldr	r3, [pc, #44]	@ (8003788 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f023 0207 	bic.w	r2, r3, #7
 8003760:	4909      	ldr	r1, [pc, #36]	@ (8003788 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	4313      	orrs	r3, r2
 8003766:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003768:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0307 	and.w	r3, r3, #7
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	429a      	cmp	r2, r3
 8003774:	d001      	beq.n	800377a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3718      	adds	r7, #24
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40021000 	.word	0x40021000
 8003788:	40022000 	.word	0x40022000

0800378c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003794:	2300      	movs	r3, #0
 8003796:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003798:	2300      	movs	r3, #0
 800379a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d031      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ac:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80037b0:	d01a      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80037b2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80037b6:	d814      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d009      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037c0:	d10f      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80037c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	4a5c      	ldr	r2, [pc, #368]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037cc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037ce:	e00c      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	3304      	adds	r3, #4
 80037d4:	2100      	movs	r1, #0
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 f9ce 	bl	8003b78 <RCCEx_PLLSAI1_Config>
 80037dc:	4603      	mov	r3, r0
 80037de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037e0:	e003      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	74fb      	strb	r3, [r7, #19]
      break;
 80037e6:	e000      	b.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80037e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037ea:	7cfb      	ldrb	r3, [r7, #19]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10b      	bne.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037f0:	4b51      	ldr	r3, [pc, #324]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037fe:	494e      	ldr	r1, [pc, #312]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003800:	4313      	orrs	r3, r2
 8003802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003806:	e001      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003808:	7cfb      	ldrb	r3, [r7, #19]
 800380a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 809e 	beq.w	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381a:	2300      	movs	r3, #0
 800381c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800381e:	4b46      	ldr	r3, [pc, #280]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800382e:	2300      	movs	r3, #0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00d      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003834:	4b40      	ldr	r3, [pc, #256]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003838:	4a3f      	ldr	r2, [pc, #252]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800383a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800383e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003840:	4b3d      	ldr	r3, [pc, #244]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800384c:	2301      	movs	r3, #1
 800384e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003850:	4b3a      	ldr	r3, [pc, #232]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a39      	ldr	r2, [pc, #228]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800385a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800385c:	f7fe fe04 	bl	8002468 <HAL_GetTick>
 8003860:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003862:	e009      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003864:	f7fe fe00 	bl	8002468 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d902      	bls.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	74fb      	strb	r3, [r7, #19]
        break;
 8003876:	e005      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003878:	4b30      	ldr	r3, [pc, #192]	@ (800393c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0ef      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003884:	7cfb      	ldrb	r3, [r7, #19]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d15a      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800388a:	4b2b      	ldr	r3, [pc, #172]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003890:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003894:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d01e      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a0:	697a      	ldr	r2, [r7, #20]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d019      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80038a6:	4b24      	ldr	r3, [pc, #144]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038b0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038b2:	4b21      	ldr	r3, [pc, #132]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b8:	4a1f      	ldr	r2, [pc, #124]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038c8:	4a1b      	ldr	r2, [pc, #108]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038d2:	4a19      	ldr	r2, [pc, #100]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f003 0301 	and.w	r3, r3, #1
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d016      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fe fdc0 	bl	8002468 <HAL_GetTick>
 80038e8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ea:	e00b      	b.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ec:	f7fe fdbc 	bl	8002468 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d902      	bls.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	74fb      	strb	r3, [r7, #19]
            break;
 8003902:	e006      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003904:	4b0c      	ldr	r3, [pc, #48]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0ec      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003912:	7cfb      	ldrb	r3, [r7, #19]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10b      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003918:	4b07      	ldr	r3, [pc, #28]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800391a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800391e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003926:	4904      	ldr	r1, [pc, #16]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003928:	4313      	orrs	r3, r2
 800392a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800392e:	e009      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003930:	7cfb      	ldrb	r3, [r7, #19]
 8003932:	74bb      	strb	r3, [r7, #18]
 8003934:	e006      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003936:	bf00      	nop
 8003938:	40021000 	.word	0x40021000
 800393c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003940:	7cfb      	ldrb	r3, [r7, #19]
 8003942:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003944:	7c7b      	ldrb	r3, [r7, #17]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d105      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800394a:	4b8a      	ldr	r3, [pc, #552]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800394c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394e:	4a89      	ldr	r2, [pc, #548]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003950:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003954:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003962:	4b84      	ldr	r3, [pc, #528]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003968:	f023 0203 	bic.w	r2, r3, #3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	4980      	ldr	r1, [pc, #512]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00a      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003984:	4b7b      	ldr	r3, [pc, #492]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800398a:	f023 020c 	bic.w	r2, r3, #12
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	4978      	ldr	r1, [pc, #480]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003994:	4313      	orrs	r3, r2
 8003996:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0320 	and.w	r3, r3, #32
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039a6:	4b73      	ldr	r3, [pc, #460]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ac:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b4:	496f      	ldr	r1, [pc, #444]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00a      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ce:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039d6:	4967      	ldr	r1, [pc, #412]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00a      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039ea:	4b62      	ldr	r3, [pc, #392]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f8:	495e      	ldr	r1, [pc, #376]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00a      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a0c:	4b59      	ldr	r3, [pc, #356]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a12:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a1a:	4956      	ldr	r1, [pc, #344]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a2e:	4b51      	ldr	r3, [pc, #324]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a34:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a3c:	494d      	ldr	r1, [pc, #308]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d028      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a50:	4b48      	ldr	r3, [pc, #288]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5e:	4945      	ldr	r1, [pc, #276]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a6e:	d106      	bne.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a70:	4b40      	ldr	r3, [pc, #256]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	4a3f      	ldr	r2, [pc, #252]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a7a:	60d3      	str	r3, [r2, #12]
 8003a7c:	e011      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a82:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a86:	d10c      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 f872 	bl	8003b78 <RCCEx_PLLSAI1_Config>
 8003a94:	4603      	mov	r3, r0
 8003a96:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a98:	7cfb      	ldrb	r3, [r7, #19]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003a9e:	7cfb      	ldrb	r3, [r7, #19]
 8003aa0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d028      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003aae:	4b31      	ldr	r3, [pc, #196]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003abc:	492d      	ldr	r1, [pc, #180]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003acc:	d106      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ace:	4b29      	ldr	r3, [pc, #164]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	4a28      	ldr	r2, [pc, #160]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ad4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ad8:	60d3      	str	r3, [r2, #12]
 8003ada:	e011      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ae0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ae4:	d10c      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3304      	adds	r3, #4
 8003aea:	2101      	movs	r1, #1
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 f843 	bl	8003b78 <RCCEx_PLLSAI1_Config>
 8003af2:	4603      	mov	r3, r0
 8003af4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003af6:	7cfb      	ldrb	r3, [r7, #19]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003afc:	7cfb      	ldrb	r3, [r7, #19]
 8003afe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d01c      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b0c:	4b19      	ldr	r3, [pc, #100]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1a:	4916      	ldr	r1, [pc, #88]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b2a:	d10c      	bne.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3304      	adds	r3, #4
 8003b30:	2102      	movs	r1, #2
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 f820 	bl	8003b78 <RCCEx_PLLSAI1_Config>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b3c:	7cfb      	ldrb	r3, [r7, #19]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003b42:	7cfb      	ldrb	r3, [r7, #19]
 8003b44:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00a      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b52:	4b08      	ldr	r3, [pc, #32]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b58:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b60:	4904      	ldr	r1, [pc, #16]	@ (8003b74 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b68:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3718      	adds	r7, #24
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	40021000 	.word	0x40021000

08003b78 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b82:	2300      	movs	r3, #0
 8003b84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b86:	4b74      	ldr	r3, [pc, #464]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	f003 0303 	and.w	r3, r3, #3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d018      	beq.n	8003bc4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b92:	4b71      	ldr	r3, [pc, #452]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	f003 0203 	and.w	r2, r3, #3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d10d      	bne.n	8003bbe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
       ||
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d009      	beq.n	8003bbe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003baa:	4b6b      	ldr	r3, [pc, #428]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	091b      	lsrs	r3, r3, #4
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	1c5a      	adds	r2, r3, #1
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
       ||
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d047      	beq.n	8003c4e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	73fb      	strb	r3, [r7, #15]
 8003bc2:	e044      	b.n	8003c4e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2b03      	cmp	r3, #3
 8003bca:	d018      	beq.n	8003bfe <RCCEx_PLLSAI1_Config+0x86>
 8003bcc:	2b03      	cmp	r3, #3
 8003bce:	d825      	bhi.n	8003c1c <RCCEx_PLLSAI1_Config+0xa4>
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d002      	beq.n	8003bda <RCCEx_PLLSAI1_Config+0x62>
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d009      	beq.n	8003bec <RCCEx_PLLSAI1_Config+0x74>
 8003bd8:	e020      	b.n	8003c1c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bda:	4b5f      	ldr	r3, [pc, #380]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d11d      	bne.n	8003c22 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bea:	e01a      	b.n	8003c22 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bec:	4b5a      	ldr	r3, [pc, #360]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d116      	bne.n	8003c26 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bfc:	e013      	b.n	8003c26 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bfe:	4b56      	ldr	r3, [pc, #344]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10f      	bne.n	8003c2a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c0a:	4b53      	ldr	r3, [pc, #332]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d109      	bne.n	8003c2a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c1a:	e006      	b.n	8003c2a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c20:	e004      	b.n	8003c2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c22:	bf00      	nop
 8003c24:	e002      	b.n	8003c2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c26:	bf00      	nop
 8003c28:	e000      	b.n	8003c2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10d      	bne.n	8003c4e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c32:	4b49      	ldr	r3, [pc, #292]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6819      	ldr	r1, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	3b01      	subs	r3, #1
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	430b      	orrs	r3, r1
 8003c48:	4943      	ldr	r1, [pc, #268]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d17c      	bne.n	8003d4e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c54:	4b40      	ldr	r3, [pc, #256]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a3f      	ldr	r2, [pc, #252]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c60:	f7fe fc02 	bl	8002468 <HAL_GetTick>
 8003c64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c66:	e009      	b.n	8003c7c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c68:	f7fe fbfe 	bl	8002468 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d902      	bls.n	8003c7c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	73fb      	strb	r3, [r7, #15]
        break;
 8003c7a:	e005      	b.n	8003c88 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c7c:	4b36      	ldr	r3, [pc, #216]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1ef      	bne.n	8003c68 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c88:	7bfb      	ldrb	r3, [r7, #15]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d15f      	bne.n	8003d4e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d110      	bne.n	8003cb6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c94:	4b30      	ldr	r3, [pc, #192]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003c9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6892      	ldr	r2, [r2, #8]
 8003ca4:	0211      	lsls	r1, r2, #8
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	68d2      	ldr	r2, [r2, #12]
 8003caa:	06d2      	lsls	r2, r2, #27
 8003cac:	430a      	orrs	r2, r1
 8003cae:	492a      	ldr	r1, [pc, #168]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	610b      	str	r3, [r1, #16]
 8003cb4:	e027      	b.n	8003d06 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d112      	bne.n	8003ce2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cbc:	4b26      	ldr	r3, [pc, #152]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003cc4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6892      	ldr	r2, [r2, #8]
 8003ccc:	0211      	lsls	r1, r2, #8
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6912      	ldr	r2, [r2, #16]
 8003cd2:	0852      	lsrs	r2, r2, #1
 8003cd4:	3a01      	subs	r2, #1
 8003cd6:	0552      	lsls	r2, r2, #21
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	491f      	ldr	r1, [pc, #124]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	610b      	str	r3, [r1, #16]
 8003ce0:	e011      	b.n	8003d06 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ce4:	691b      	ldr	r3, [r3, #16]
 8003ce6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003cea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6892      	ldr	r2, [r2, #8]
 8003cf2:	0211      	lsls	r1, r2, #8
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	6952      	ldr	r2, [r2, #20]
 8003cf8:	0852      	lsrs	r2, r2, #1
 8003cfa:	3a01      	subs	r2, #1
 8003cfc:	0652      	lsls	r2, r2, #25
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	4915      	ldr	r1, [pc, #84]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d06:	4b14      	ldr	r3, [pc, #80]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a13      	ldr	r2, [pc, #76]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d10:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d12:	f7fe fba9 	bl	8002468 <HAL_GetTick>
 8003d16:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d18:	e009      	b.n	8003d2e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d1a:	f7fe fba5 	bl	8002468 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d902      	bls.n	8003d2e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	73fb      	strb	r3, [r7, #15]
          break;
 8003d2c:	e005      	b.n	8003d3a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d0ef      	beq.n	8003d1a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003d3a:	7bfb      	ldrb	r3, [r7, #15]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d106      	bne.n	8003d4e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d40:	4b05      	ldr	r3, [pc, #20]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d42:	691a      	ldr	r2, [r3, #16]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	4903      	ldr	r1, [pc, #12]	@ (8003d58 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40021000 	.word	0x40021000

08003d5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e095      	b.n	8003e9a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d108      	bne.n	8003d88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d7e:	d009      	beq.n	8003d94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	61da      	str	r2, [r3, #28]
 8003d86:	e005      	b.n	8003d94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fe f8f8 	bl	8001fa4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2202      	movs	r2, #2
 8003db8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003dd4:	d902      	bls.n	8003ddc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60fb      	str	r3, [r7, #12]
 8003dda:	e002      	b.n	8003de2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003ddc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003de0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003dea:	d007      	beq.n	8003dfc <HAL_SPI_Init+0xa0>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003df4:	d002      	beq.n	8003dfc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	f003 0302 	and.w	r3, r3, #2
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	431a      	orrs	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e34:	431a      	orrs	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3e:	ea42 0103 	orr.w	r1, r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e46:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	0c1b      	lsrs	r3, r3, #16
 8003e58:	f003 0204 	and.w	r2, r3, #4
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e60:	f003 0310 	and.w	r3, r3, #16
 8003e64:	431a      	orrs	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003e78:	ea42 0103 	orr.w	r1, r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b088      	sub	sp, #32
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	60f8      	str	r0, [r7, #12]
 8003eaa:	60b9      	str	r1, [r7, #8]
 8003eac:	603b      	str	r3, [r7, #0]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003eb2:	f7fe fad9 	bl	8002468 <HAL_GetTick>
 8003eb6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003eb8:	88fb      	ldrh	r3, [r7, #6]
 8003eba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d001      	beq.n	8003ecc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
 8003eca:	e15c      	b.n	8004186 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <HAL_SPI_Transmit+0x36>
 8003ed2:	88fb      	ldrh	r3, [r7, #6]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d101      	bne.n	8003edc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e154      	b.n	8004186 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_SPI_Transmit+0x48>
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e14d      	b.n	8004186 <HAL_SPI_Transmit+0x2e4>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2203      	movs	r2, #3
 8003ef6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	88fa      	ldrh	r2, [r7, #6]
 8003f0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	88fa      	ldrh	r2, [r7, #6]
 8003f10:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2200      	movs	r2, #0
 8003f16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f3c:	d10f      	bne.n	8003f5e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f68:	2b40      	cmp	r3, #64	@ 0x40
 8003f6a:	d007      	beq.n	8003f7c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f84:	d952      	bls.n	800402c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d002      	beq.n	8003f94 <HAL_SPI_Transmit+0xf2>
 8003f8e:	8b7b      	ldrh	r3, [r7, #26]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d145      	bne.n	8004020 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f98:	881a      	ldrh	r2, [r3, #0]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa4:	1c9a      	adds	r2, r3, #2
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fb8:	e032      	b.n	8004020 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d112      	bne.n	8003fee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fcc:	881a      	ldrh	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd8:	1c9a      	adds	r2, r3, #2
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003fec:	e018      	b.n	8004020 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fee:	f7fe fa3b 	bl	8002468 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d803      	bhi.n	8004006 <HAL_SPI_Transmit+0x164>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004004:	d102      	bne.n	800400c <HAL_SPI_Transmit+0x16a>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d109      	bne.n	8004020 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e0b2      	b.n	8004186 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004024:	b29b      	uxth	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1c7      	bne.n	8003fba <HAL_SPI_Transmit+0x118>
 800402a:	e083      	b.n	8004134 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <HAL_SPI_Transmit+0x198>
 8004034:	8b7b      	ldrh	r3, [r7, #26]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d177      	bne.n	800412a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800403e:	b29b      	uxth	r3, r3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d912      	bls.n	800406a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004048:	881a      	ldrh	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004054:	1c9a      	adds	r2, r3, #2
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800405e:	b29b      	uxth	r3, r3
 8004060:	3b02      	subs	r3, #2
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004068:	e05f      	b.n	800412a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	330c      	adds	r3, #12
 8004074:	7812      	ldrb	r2, [r2, #0]
 8004076:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800407c:	1c5a      	adds	r2, r3, #1
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004086:	b29b      	uxth	r3, r3
 8004088:	3b01      	subs	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004090:	e04b      	b.n	800412a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b02      	cmp	r3, #2
 800409e:	d12b      	bne.n	80040f8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d912      	bls.n	80040d0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ae:	881a      	ldrh	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ba:	1c9a      	adds	r2, r3, #2
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	3b02      	subs	r3, #2
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040ce:	e02c      	b.n	800412a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	330c      	adds	r3, #12
 80040da:	7812      	ldrb	r2, [r2, #0]
 80040dc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e2:	1c5a      	adds	r2, r3, #1
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	3b01      	subs	r3, #1
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040f6:	e018      	b.n	800412a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040f8:	f7fe f9b6 	bl	8002468 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	429a      	cmp	r2, r3
 8004106:	d803      	bhi.n	8004110 <HAL_SPI_Transmit+0x26e>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800410e:	d102      	bne.n	8004116 <HAL_SPI_Transmit+0x274>
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d109      	bne.n	800412a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e02d      	b.n	8004186 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800412e:	b29b      	uxth	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1ae      	bne.n	8004092 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004134:	69fa      	ldr	r2, [r7, #28]
 8004136:	6839      	ldr	r1, [r7, #0]
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 fb65 	bl	8004808 <SPI_EndRxTxTransaction>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d002      	beq.n	800414a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2220      	movs	r2, #32
 8004148:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10a      	bne.n	8004168 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004152:	2300      	movs	r3, #0
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	617b      	str	r3, [r7, #20]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	617b      	str	r3, [r7, #20]
 8004166:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e000      	b.n	8004186 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004184:	2300      	movs	r3, #0
  }
}
 8004186:	4618      	mov	r0, r3
 8004188:	3720      	adds	r7, #32
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b08a      	sub	sp, #40	@ 0x28
 8004192:	af00      	add	r7, sp, #0
 8004194:	60f8      	str	r0, [r7, #12]
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	607a      	str	r2, [r7, #4]
 800419a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800419c:	2301      	movs	r3, #1
 800419e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041a0:	f7fe f962 	bl	8002468 <HAL_GetTick>
 80041a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80041b4:	887b      	ldrh	r3, [r7, #2]
 80041b6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80041b8:	887b      	ldrh	r3, [r7, #2]
 80041ba:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80041bc:	7ffb      	ldrb	r3, [r7, #31]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d00c      	beq.n	80041dc <HAL_SPI_TransmitReceive+0x4e>
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041c8:	d106      	bne.n	80041d8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d102      	bne.n	80041d8 <HAL_SPI_TransmitReceive+0x4a>
 80041d2:	7ffb      	ldrb	r3, [r7, #31]
 80041d4:	2b04      	cmp	r3, #4
 80041d6:	d001      	beq.n	80041dc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80041d8:	2302      	movs	r3, #2
 80041da:	e1f3      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d005      	beq.n	80041ee <HAL_SPI_TransmitReceive+0x60>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <HAL_SPI_TransmitReceive+0x60>
 80041e8:	887b      	ldrh	r3, [r7, #2]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e1e8      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d101      	bne.n	8004200 <HAL_SPI_TransmitReceive+0x72>
 80041fc:	2302      	movs	r3, #2
 80041fe:	e1e1      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x436>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b04      	cmp	r3, #4
 8004212:	d003      	beq.n	800421c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2205      	movs	r2, #5
 8004218:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	887a      	ldrh	r2, [r7, #2]
 800422c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	887a      	ldrh	r2, [r7, #2]
 8004234:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	887a      	ldrh	r2, [r7, #2]
 8004242:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	887a      	ldrh	r2, [r7, #2]
 8004248:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800425e:	d802      	bhi.n	8004266 <HAL_SPI_TransmitReceive+0xd8>
 8004260:	8abb      	ldrh	r3, [r7, #20]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d908      	bls.n	8004278 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004274:	605a      	str	r2, [r3, #4]
 8004276:	e007      	b.n	8004288 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004286:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004292:	2b40      	cmp	r3, #64	@ 0x40
 8004294:	d007      	beq.n	80042a6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042ae:	f240 8083 	bls.w	80043b8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d002      	beq.n	80042c0 <HAL_SPI_TransmitReceive+0x132>
 80042ba:	8afb      	ldrh	r3, [r7, #22]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d16f      	bne.n	80043a0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c4:	881a      	ldrh	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d0:	1c9a      	adds	r2, r3, #2
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042da:	b29b      	uxth	r3, r3
 80042dc:	3b01      	subs	r3, #1
 80042de:	b29a      	uxth	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042e4:	e05c      	b.n	80043a0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d11b      	bne.n	800432c <HAL_SPI_TransmitReceive+0x19e>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d016      	beq.n	800432c <HAL_SPI_TransmitReceive+0x19e>
 80042fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004300:	2b01      	cmp	r3, #1
 8004302:	d113      	bne.n	800432c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004308:	881a      	ldrh	r2, [r3, #0]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004314:	1c9a      	adds	r2, r3, #2
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b01      	cmp	r3, #1
 8004338:	d11c      	bne.n	8004374 <HAL_SPI_TransmitReceive+0x1e6>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004340:	b29b      	uxth	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d016      	beq.n	8004374 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004350:	b292      	uxth	r2, r2
 8004352:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004358:	1c9a      	adds	r2, r3, #2
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004364:	b29b      	uxth	r3, r3
 8004366:	3b01      	subs	r3, #1
 8004368:	b29a      	uxth	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004370:	2301      	movs	r3, #1
 8004372:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004374:	f7fe f878 	bl	8002468 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	6a3b      	ldr	r3, [r7, #32]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004380:	429a      	cmp	r2, r3
 8004382:	d80d      	bhi.n	80043a0 <HAL_SPI_TransmitReceive+0x212>
 8004384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004386:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800438a:	d009      	beq.n	80043a0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e111      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d19d      	bne.n	80042e6 <HAL_SPI_TransmitReceive+0x158>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d197      	bne.n	80042e6 <HAL_SPI_TransmitReceive+0x158>
 80043b6:	e0e5      	b.n	8004584 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d003      	beq.n	80043c8 <HAL_SPI_TransmitReceive+0x23a>
 80043c0:	8afb      	ldrh	r3, [r7, #22]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	f040 80d1 	bne.w	800456a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d912      	bls.n	80043f8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043d6:	881a      	ldrh	r2, [r3, #0]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043e2:	1c9a      	adds	r2, r3, #2
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	3b02      	subs	r3, #2
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80043f6:	e0b8      	b.n	800456a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	330c      	adds	r3, #12
 8004402:	7812      	ldrb	r2, [r2, #0]
 8004404:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440a:	1c5a      	adds	r2, r3, #1
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004414:	b29b      	uxth	r3, r3
 8004416:	3b01      	subs	r3, #1
 8004418:	b29a      	uxth	r2, r3
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800441e:	e0a4      	b.n	800456a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	2b02      	cmp	r3, #2
 800442c:	d134      	bne.n	8004498 <HAL_SPI_TransmitReceive+0x30a>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004432:	b29b      	uxth	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	d02f      	beq.n	8004498 <HAL_SPI_TransmitReceive+0x30a>
 8004438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443a:	2b01      	cmp	r3, #1
 800443c:	d12c      	bne.n	8004498 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004442:	b29b      	uxth	r3, r3
 8004444:	2b01      	cmp	r3, #1
 8004446:	d912      	bls.n	800446e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444c:	881a      	ldrh	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004458:	1c9a      	adds	r2, r3, #2
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b02      	subs	r3, #2
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800446c:	e012      	b.n	8004494 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	330c      	adds	r3, #12
 8004478:	7812      	ldrb	r2, [r2, #0]
 800447a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800448a:	b29b      	uxth	r3, r3
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004494:	2300      	movs	r3, #0
 8004496:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d148      	bne.n	8004538 <HAL_SPI_TransmitReceive+0x3aa>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d042      	beq.n	8004538 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d923      	bls.n	8004506 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68da      	ldr	r2, [r3, #12]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c8:	b292      	uxth	r2, r2
 80044ca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d0:	1c9a      	adds	r2, r3, #2
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044dc:	b29b      	uxth	r3, r3
 80044de:	3b02      	subs	r3, #2
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d81f      	bhi.n	8004534 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685a      	ldr	r2, [r3, #4]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004502:	605a      	str	r2, [r3, #4]
 8004504:	e016      	b.n	8004534 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f103 020c 	add.w	r2, r3, #12
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	7812      	ldrb	r2, [r2, #0]
 8004514:	b2d2      	uxtb	r2, r2
 8004516:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004528:	b29b      	uxth	r3, r3
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004534:	2301      	movs	r3, #1
 8004536:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004538:	f7fd ff96 	bl	8002468 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	6a3b      	ldr	r3, [r7, #32]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004544:	429a      	cmp	r2, r3
 8004546:	d803      	bhi.n	8004550 <HAL_SPI_TransmitReceive+0x3c2>
 8004548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800454e:	d102      	bne.n	8004556 <HAL_SPI_TransmitReceive+0x3c8>
 8004550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004552:	2b00      	cmp	r3, #0
 8004554:	d109      	bne.n	800456a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e02c      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800456e:	b29b      	uxth	r3, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	f47f af55 	bne.w	8004420 <HAL_SPI_TransmitReceive+0x292>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	f47f af4e 	bne.w	8004420 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004584:	6a3a      	ldr	r2, [r7, #32]
 8004586:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f93d 	bl	8004808 <SPI_EndRxTxTransaction>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d008      	beq.n	80045a6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2220      	movs	r2, #32
 8004598:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e00e      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80045c2:	2300      	movs	r3, #0
  }
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3728      	adds	r7, #40	@ 0x28
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b088      	sub	sp, #32
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	603b      	str	r3, [r7, #0]
 80045d8:	4613      	mov	r3, r2
 80045da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045dc:	f7fd ff44 	bl	8002468 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e4:	1a9b      	subs	r3, r3, r2
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	4413      	add	r3, r2
 80045ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80045ec:	f7fd ff3c 	bl	8002468 <HAL_GetTick>
 80045f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80045f2:	4b39      	ldr	r3, [pc, #228]	@ (80046d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	015b      	lsls	r3, r3, #5
 80045f8:	0d1b      	lsrs	r3, r3, #20
 80045fa:	69fa      	ldr	r2, [r7, #28]
 80045fc:	fb02 f303 	mul.w	r3, r2, r3
 8004600:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004602:	e054      	b.n	80046ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800460a:	d050      	beq.n	80046ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800460c:	f7fd ff2c 	bl	8002468 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	69fa      	ldr	r2, [r7, #28]
 8004618:	429a      	cmp	r2, r3
 800461a:	d902      	bls.n	8004622 <SPI_WaitFlagStateUntilTimeout+0x56>
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d13d      	bne.n	800469e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685a      	ldr	r2, [r3, #4]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004630:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800463a:	d111      	bne.n	8004660 <SPI_WaitFlagStateUntilTimeout+0x94>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004644:	d004      	beq.n	8004650 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800464e:	d107      	bne.n	8004660 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800465e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004668:	d10f      	bne.n	800468a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004678:	601a      	str	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004688:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e017      	b.n	80046ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d101      	bne.n	80046a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80046a4:	2300      	movs	r3, #0
 80046a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	3b01      	subs	r3, #1
 80046ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	4013      	ands	r3, r2
 80046b8:	68ba      	ldr	r2, [r7, #8]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	bf0c      	ite	eq
 80046be:	2301      	moveq	r3, #1
 80046c0:	2300      	movne	r3, #0
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	461a      	mov	r2, r3
 80046c6:	79fb      	ldrb	r3, [r7, #7]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d19b      	bne.n	8004604 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3720      	adds	r7, #32
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	2000000c 	.word	0x2000000c

080046dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b08a      	sub	sp, #40	@ 0x28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80046ea:	2300      	movs	r3, #0
 80046ec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80046ee:	f7fd febb 	bl	8002468 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f6:	1a9b      	subs	r3, r3, r2
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	4413      	add	r3, r2
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80046fe:	f7fd feb3 	bl	8002468 <HAL_GetTick>
 8004702:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	330c      	adds	r3, #12
 800470a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800470c:	4b3d      	ldr	r3, [pc, #244]	@ (8004804 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	4613      	mov	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4413      	add	r3, r2
 8004716:	00da      	lsls	r2, r3, #3
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	0d1b      	lsrs	r3, r3, #20
 800471c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800471e:	fb02 f303 	mul.w	r3, r2, r3
 8004722:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004724:	e060      	b.n	80047e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800472c:	d107      	bne.n	800473e <SPI_WaitFifoStateUntilTimeout+0x62>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d104      	bne.n	800473e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	b2db      	uxtb	r3, r3
 800473a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800473c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004744:	d050      	beq.n	80047e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004746:	f7fd fe8f 	bl	8002468 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004752:	429a      	cmp	r2, r3
 8004754:	d902      	bls.n	800475c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004758:	2b00      	cmp	r3, #0
 800475a:	d13d      	bne.n	80047d8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800476a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004774:	d111      	bne.n	800479a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800477e:	d004      	beq.n	800478a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004788:	d107      	bne.n	800479a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004798:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047a2:	d10f      	bne.n	80047c4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047b2:	601a      	str	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e010      	b.n	80047fa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047d8:	69bb      	ldr	r3, [r7, #24]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80047de:	2300      	movs	r3, #0
 80047e0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	3b01      	subs	r3, #1
 80047e6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689a      	ldr	r2, [r3, #8]
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	4013      	ands	r3, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d196      	bne.n	8004726 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3728      	adds	r7, #40	@ 0x28
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	2000000c 	.word	0x2000000c

08004808 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af02      	add	r7, sp, #8
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	9300      	str	r3, [sp, #0]
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	2200      	movs	r2, #0
 800481c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f7ff ff5b 	bl	80046dc <SPI_WaitFifoStateUntilTimeout>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d007      	beq.n	800483c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004830:	f043 0220 	orr.w	r2, r3, #32
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e027      	b.n	800488c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2200      	movs	r2, #0
 8004844:	2180      	movs	r1, #128	@ 0x80
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f7ff fec0 	bl	80045cc <SPI_WaitFlagStateUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d007      	beq.n	8004862 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004856:	f043 0220 	orr.w	r2, r3, #32
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e014      	b.n	800488c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	2200      	movs	r2, #0
 800486a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f7ff ff34 	bl	80046dc <SPI_WaitFifoStateUntilTimeout>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d007      	beq.n	800488a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800487e:	f043 0220 	orr.w	r2, r3, #32
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e000      	b.n	800488c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e049      	b.n	800493a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d106      	bne.n	80048c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f7fd fbb4 	bl	8002028 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	3304      	adds	r3, #4
 80048d0:	4619      	mov	r1, r3
 80048d2:	4610      	mov	r0, r2
 80048d4:	f000 fa82 	bl	8004ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
	...

08004944 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	d001      	beq.n	800495c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e03b      	b.n	80049d4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68da      	ldr	r2, [r3, #12]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f042 0201 	orr.w	r2, r2, #1
 8004972:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a19      	ldr	r2, [pc, #100]	@ (80049e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d009      	beq.n	8004992 <HAL_TIM_Base_Start_IT+0x4e>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004986:	d004      	beq.n	8004992 <HAL_TIM_Base_Start_IT+0x4e>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a15      	ldr	r2, [pc, #84]	@ (80049e4 <HAL_TIM_Base_Start_IT+0xa0>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d115      	bne.n	80049be <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	4b13      	ldr	r3, [pc, #76]	@ (80049e8 <HAL_TIM_Base_Start_IT+0xa4>)
 800499a:	4013      	ands	r3, r2
 800499c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2b06      	cmp	r3, #6
 80049a2:	d015      	beq.n	80049d0 <HAL_TIM_Base_Start_IT+0x8c>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049aa:	d011      	beq.n	80049d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f042 0201 	orr.w	r2, r2, #1
 80049ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049bc:	e008      	b.n	80049d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0201 	orr.w	r2, r2, #1
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	e000      	b.n	80049d2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3714      	adds	r7, #20
 80049d8:	46bd      	mov	sp, r7
 80049da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049de:	4770      	bx	lr
 80049e0:	40012c00 	.word	0x40012c00
 80049e4:	40014000 	.word	0x40014000
 80049e8:	00010007 	.word	0x00010007

080049ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d020      	beq.n	8004a50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d01b      	beq.n	8004a50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f06f 0202 	mvn.w	r2, #2
 8004a20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	f003 0303 	and.w	r3, r3, #3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 f9b2 	bl	8004da0 <HAL_TIM_IC_CaptureCallback>
 8004a3c:	e005      	b.n	8004a4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f9a4 	bl	8004d8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f9b5 	bl	8004db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	f003 0304 	and.w	r3, r3, #4
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d020      	beq.n	8004a9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f003 0304 	and.w	r3, r3, #4
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d01b      	beq.n	8004a9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f06f 0204 	mvn.w	r2, #4
 8004a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2202      	movs	r2, #2
 8004a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	699b      	ldr	r3, [r3, #24]
 8004a7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d003      	beq.n	8004a8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f000 f98c 	bl	8004da0 <HAL_TIM_IC_CaptureCallback>
 8004a88:	e005      	b.n	8004a96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f97e 	bl	8004d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 f98f 	bl	8004db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d020      	beq.n	8004ae8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f003 0308 	and.w	r3, r3, #8
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d01b      	beq.n	8004ae8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f06f 0208 	mvn.w	r2, #8
 8004ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2204      	movs	r2, #4
 8004abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	f003 0303 	and.w	r3, r3, #3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d003      	beq.n	8004ad6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 f966 	bl	8004da0 <HAL_TIM_IC_CaptureCallback>
 8004ad4:	e005      	b.n	8004ae2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f958 	bl	8004d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f000 f969 	bl	8004db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	f003 0310 	and.w	r3, r3, #16
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d020      	beq.n	8004b34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f003 0310 	and.w	r3, r3, #16
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d01b      	beq.n	8004b34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f06f 0210 	mvn.w	r2, #16
 8004b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2208      	movs	r2, #8
 8004b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	69db      	ldr	r3, [r3, #28]
 8004b12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d003      	beq.n	8004b22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f940 	bl	8004da0 <HAL_TIM_IC_CaptureCallback>
 8004b20:	e005      	b.n	8004b2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f932 	bl	8004d8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 f943 	bl	8004db4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00c      	beq.n	8004b58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d007      	beq.n	8004b58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f06f 0201 	mvn.w	r2, #1
 8004b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7fd f8ca 	bl	8001cec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d104      	bne.n	8004b6c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00c      	beq.n	8004b86 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d007      	beq.n	8004b86 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 faa5 	bl	80050d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d00c      	beq.n	8004baa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d007      	beq.n	8004baa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004ba2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f000 fa9d 	bl	80050e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00c      	beq.n	8004bce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d007      	beq.n	8004bce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 f8fd 	bl	8004dc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	f003 0320 	and.w	r3, r3, #32
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d00c      	beq.n	8004bf2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f003 0320 	and.w	r3, r3, #32
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d007      	beq.n	8004bf2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f06f 0220 	mvn.w	r2, #32
 8004bea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 fa65 	bl	80050bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bf2:	bf00      	nop
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b084      	sub	sp, #16
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
 8004c02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c04:	2300      	movs	r3, #0
 8004c06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_TIM_ConfigClockSource+0x1c>
 8004c12:	2302      	movs	r3, #2
 8004c14:	e0b6      	b.n	8004d84 <HAL_TIM_ConfigClockSource+0x18a>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2202      	movs	r2, #2
 8004c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c34:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c38:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c40:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c52:	d03e      	beq.n	8004cd2 <HAL_TIM_ConfigClockSource+0xd8>
 8004c54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c58:	f200 8087 	bhi.w	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c60:	f000 8086 	beq.w	8004d70 <HAL_TIM_ConfigClockSource+0x176>
 8004c64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c68:	d87f      	bhi.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c6a:	2b70      	cmp	r3, #112	@ 0x70
 8004c6c:	d01a      	beq.n	8004ca4 <HAL_TIM_ConfigClockSource+0xaa>
 8004c6e:	2b70      	cmp	r3, #112	@ 0x70
 8004c70:	d87b      	bhi.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c72:	2b60      	cmp	r3, #96	@ 0x60
 8004c74:	d050      	beq.n	8004d18 <HAL_TIM_ConfigClockSource+0x11e>
 8004c76:	2b60      	cmp	r3, #96	@ 0x60
 8004c78:	d877      	bhi.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c7a:	2b50      	cmp	r3, #80	@ 0x50
 8004c7c:	d03c      	beq.n	8004cf8 <HAL_TIM_ConfigClockSource+0xfe>
 8004c7e:	2b50      	cmp	r3, #80	@ 0x50
 8004c80:	d873      	bhi.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c82:	2b40      	cmp	r3, #64	@ 0x40
 8004c84:	d058      	beq.n	8004d38 <HAL_TIM_ConfigClockSource+0x13e>
 8004c86:	2b40      	cmp	r3, #64	@ 0x40
 8004c88:	d86f      	bhi.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c8a:	2b30      	cmp	r3, #48	@ 0x30
 8004c8c:	d064      	beq.n	8004d58 <HAL_TIM_ConfigClockSource+0x15e>
 8004c8e:	2b30      	cmp	r3, #48	@ 0x30
 8004c90:	d86b      	bhi.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c92:	2b20      	cmp	r3, #32
 8004c94:	d060      	beq.n	8004d58 <HAL_TIM_ConfigClockSource+0x15e>
 8004c96:	2b20      	cmp	r3, #32
 8004c98:	d867      	bhi.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d05c      	beq.n	8004d58 <HAL_TIM_ConfigClockSource+0x15e>
 8004c9e:	2b10      	cmp	r3, #16
 8004ca0:	d05a      	beq.n	8004d58 <HAL_TIM_ConfigClockSource+0x15e>
 8004ca2:	e062      	b.n	8004d6a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cb4:	f000 f97c 	bl	8004fb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cc6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	609a      	str	r2, [r3, #8]
      break;
 8004cd0:	e04f      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ce2:	f000 f965 	bl	8004fb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cf4:	609a      	str	r2, [r3, #8]
      break;
 8004cf6:	e03c      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d04:	461a      	mov	r2, r3
 8004d06:	f000 f8d9 	bl	8004ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2150      	movs	r1, #80	@ 0x50
 8004d10:	4618      	mov	r0, r3
 8004d12:	f000 f932 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004d16:	e02c      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d24:	461a      	mov	r2, r3
 8004d26:	f000 f8f8 	bl	8004f1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2160      	movs	r1, #96	@ 0x60
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 f922 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004d36:	e01c      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d44:	461a      	mov	r2, r3
 8004d46:	f000 f8b9 	bl	8004ebc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2140      	movs	r1, #64	@ 0x40
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 f912 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004d56:	e00c      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4619      	mov	r1, r3
 8004d62:	4610      	mov	r0, r2
 8004d64:	f000 f909 	bl	8004f7a <TIM_ITRx_SetConfig>
      break;
 8004d68:	e003      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	73fb      	strb	r3, [r7, #15]
      break;
 8004d6e:	e000      	b.n	8004d72 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d70:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3710      	adds	r7, #16
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004da8:	bf00      	nop
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b085      	sub	sp, #20
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a30      	ldr	r2, [pc, #192]	@ (8004eb0 <TIM_Base_SetConfig+0xd4>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d003      	beq.n	8004dfc <TIM_Base_SetConfig+0x20>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dfa:	d108      	bne.n	8004e0e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a27      	ldr	r2, [pc, #156]	@ (8004eb0 <TIM_Base_SetConfig+0xd4>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00b      	beq.n	8004e2e <TIM_Base_SetConfig+0x52>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e1c:	d007      	beq.n	8004e2e <TIM_Base_SetConfig+0x52>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a24      	ldr	r2, [pc, #144]	@ (8004eb4 <TIM_Base_SetConfig+0xd8>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d003      	beq.n	8004e2e <TIM_Base_SetConfig+0x52>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a23      	ldr	r2, [pc, #140]	@ (8004eb8 <TIM_Base_SetConfig+0xdc>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d108      	bne.n	8004e40 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	689a      	ldr	r2, [r3, #8]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a12      	ldr	r2, [pc, #72]	@ (8004eb0 <TIM_Base_SetConfig+0xd4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d007      	beq.n	8004e7c <TIM_Base_SetConfig+0xa0>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a11      	ldr	r2, [pc, #68]	@ (8004eb4 <TIM_Base_SetConfig+0xd8>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d003      	beq.n	8004e7c <TIM_Base_SetConfig+0xa0>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a10      	ldr	r2, [pc, #64]	@ (8004eb8 <TIM_Base_SetConfig+0xdc>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d103      	bne.n	8004e84 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	691a      	ldr	r2, [r3, #16]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d105      	bne.n	8004ea2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	f023 0201 	bic.w	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	611a      	str	r2, [r3, #16]
  }
}
 8004ea2:	bf00      	nop
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40012c00 	.word	0x40012c00
 8004eb4:	40014000 	.word	0x40014000
 8004eb8:	40014400 	.word	0x40014400

08004ebc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b087      	sub	sp, #28
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	f023 0201 	bic.w	r2, r3, #1
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ee6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f023 030a 	bic.w	r3, r3, #10
 8004ef8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	693a      	ldr	r2, [r7, #16]
 8004f06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	621a      	str	r2, [r3, #32]
}
 8004f0e:	bf00      	nop
 8004f10:	371c      	adds	r7, #28
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr

08004f1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b087      	sub	sp, #28
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	60f8      	str	r0, [r7, #12]
 8004f22:	60b9      	str	r1, [r7, #8]
 8004f24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	f023 0210 	bic.w	r2, r3, #16
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	031b      	lsls	r3, r3, #12
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	011b      	lsls	r3, r3, #4
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	697a      	ldr	r2, [r7, #20]
 8004f6c:	621a      	str	r2, [r3, #32]
}
 8004f6e:	bf00      	nop
 8004f70:	371c      	adds	r7, #28
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr

08004f7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b085      	sub	sp, #20
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f043 0307 	orr.w	r3, r3, #7
 8004f9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	609a      	str	r2, [r3, #8]
}
 8004fa4:	bf00      	nop
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	021a      	lsls	r2, r3, #8
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	697a      	ldr	r2, [r7, #20]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	609a      	str	r2, [r3, #8]
}
 8004fe4:	bf00      	nop
 8004fe6:	371c      	adds	r7, #28
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005004:	2302      	movs	r3, #2
 8005006:	e04f      	b.n	80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a21      	ldr	r2, [pc, #132]	@ (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d108      	bne.n	8005044 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005038:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800504a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	4313      	orrs	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a14      	ldr	r2, [pc, #80]	@ (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d009      	beq.n	800507c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005070:	d004      	beq.n	800507c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a10      	ldr	r2, [pc, #64]	@ (80050b8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d10c      	bne.n	8005096 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005082:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	68ba      	ldr	r2, [r7, #8]
 800508a:	4313      	orrs	r3, r2
 800508c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050a6:	2300      	movs	r3, #0
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3714      	adds	r7, #20
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr
 80050b4:	40012c00 	.word	0x40012c00
 80050b8:	40014000 	.word	0x40014000

080050bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d101      	bne.n	800510a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e040      	b.n	800518c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800510e:	2b00      	cmp	r3, #0
 8005110:	d106      	bne.n	8005120 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7fc ffa8 	bl	8002070 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2224      	movs	r2, #36	@ 0x24
 8005124:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f022 0201 	bic.w	r2, r2, #1
 8005134:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513a:	2b00      	cmp	r3, #0
 800513c:	d002      	beq.n	8005144 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 fade 	bl	8005700 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f8af 	bl	80052a8 <UART_SetConfig>
 800514a:	4603      	mov	r3, r0
 800514c:	2b01      	cmp	r3, #1
 800514e:	d101      	bne.n	8005154 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e01b      	b.n	800518c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005162:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	689a      	ldr	r2, [r3, #8]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005172:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f042 0201 	orr.w	r2, r2, #1
 8005182:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fb5d 	bl	8005844 <UART_CheckIdleState>
 800518a:	4603      	mov	r3, r0
}
 800518c:	4618      	mov	r0, r3
 800518e:	3708      	adds	r7, #8
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b08a      	sub	sp, #40	@ 0x28
 8005198:	af02      	add	r7, sp, #8
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	603b      	str	r3, [r7, #0]
 80051a0:	4613      	mov	r3, r2
 80051a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051a8:	2b20      	cmp	r3, #32
 80051aa:	d177      	bne.n	800529c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <HAL_UART_Transmit+0x24>
 80051b2:	88fb      	ldrh	r3, [r7, #6]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e070      	b.n	800529e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2221      	movs	r2, #33	@ 0x21
 80051c8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051ca:	f7fd f94d 	bl	8002468 <HAL_GetTick>
 80051ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	88fa      	ldrh	r2, [r7, #6]
 80051d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	88fa      	ldrh	r2, [r7, #6]
 80051dc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051e8:	d108      	bne.n	80051fc <HAL_UART_Transmit+0x68>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d104      	bne.n	80051fc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80051f2:	2300      	movs	r3, #0
 80051f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	61bb      	str	r3, [r7, #24]
 80051fa:	e003      	b.n	8005204 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005200:	2300      	movs	r3, #0
 8005202:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005204:	e02f      	b.n	8005266 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	9300      	str	r3, [sp, #0]
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	2200      	movs	r2, #0
 800520e:	2180      	movs	r1, #128	@ 0x80
 8005210:	68f8      	ldr	r0, [r7, #12]
 8005212:	f000 fbbf 	bl	8005994 <UART_WaitOnFlagUntilTimeout>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d004      	beq.n	8005226 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2220      	movs	r2, #32
 8005220:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e03b      	b.n	800529e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800522c:	69bb      	ldr	r3, [r7, #24]
 800522e:	881a      	ldrh	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005238:	b292      	uxth	r2, r2
 800523a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	3302      	adds	r3, #2
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	e007      	b.n	8005254 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	781a      	ldrb	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	3301      	adds	r3, #1
 8005252:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800526c:	b29b      	uxth	r3, r3
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1c9      	bne.n	8005206 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	2200      	movs	r2, #0
 800527a:	2140      	movs	r1, #64	@ 0x40
 800527c:	68f8      	ldr	r0, [r7, #12]
 800527e:	f000 fb89 	bl	8005994 <UART_WaitOnFlagUntilTimeout>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d004      	beq.n	8005292 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2220      	movs	r2, #32
 800528c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e005      	b.n	800529e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2220      	movs	r2, #32
 8005296:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005298:	2300      	movs	r3, #0
 800529a:	e000      	b.n	800529e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800529c:	2302      	movs	r3, #2
  }
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3720      	adds	r7, #32
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052ac:	b08a      	sub	sp, #40	@ 0x28
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052b2:	2300      	movs	r3, #0
 80052b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	689a      	ldr	r2, [r3, #8]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	431a      	orrs	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	431a      	orrs	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	69db      	ldr	r3, [r3, #28]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	4bb4      	ldr	r3, [pc, #720]	@ (80055a8 <UART_SetConfig+0x300>)
 80052d8:	4013      	ands	r3, r2
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	6812      	ldr	r2, [r2, #0]
 80052de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80052e0:	430b      	orrs	r3, r1
 80052e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	68da      	ldr	r2, [r3, #12]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4aa9      	ldr	r2, [pc, #676]	@ (80055ac <UART_SetConfig+0x304>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d004      	beq.n	8005314 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005310:	4313      	orrs	r3, r2
 8005312:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005324:	430a      	orrs	r2, r1
 8005326:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4aa0      	ldr	r2, [pc, #640]	@ (80055b0 <UART_SetConfig+0x308>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d126      	bne.n	8005380 <UART_SetConfig+0xd8>
 8005332:	4ba0      	ldr	r3, [pc, #640]	@ (80055b4 <UART_SetConfig+0x30c>)
 8005334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005338:	f003 0303 	and.w	r3, r3, #3
 800533c:	2b03      	cmp	r3, #3
 800533e:	d81b      	bhi.n	8005378 <UART_SetConfig+0xd0>
 8005340:	a201      	add	r2, pc, #4	@ (adr r2, 8005348 <UART_SetConfig+0xa0>)
 8005342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005346:	bf00      	nop
 8005348:	08005359 	.word	0x08005359
 800534c:	08005369 	.word	0x08005369
 8005350:	08005361 	.word	0x08005361
 8005354:	08005371 	.word	0x08005371
 8005358:	2301      	movs	r3, #1
 800535a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800535e:	e080      	b.n	8005462 <UART_SetConfig+0x1ba>
 8005360:	2302      	movs	r3, #2
 8005362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005366:	e07c      	b.n	8005462 <UART_SetConfig+0x1ba>
 8005368:	2304      	movs	r3, #4
 800536a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800536e:	e078      	b.n	8005462 <UART_SetConfig+0x1ba>
 8005370:	2308      	movs	r3, #8
 8005372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005376:	e074      	b.n	8005462 <UART_SetConfig+0x1ba>
 8005378:	2310      	movs	r3, #16
 800537a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800537e:	e070      	b.n	8005462 <UART_SetConfig+0x1ba>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a8c      	ldr	r2, [pc, #560]	@ (80055b8 <UART_SetConfig+0x310>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d138      	bne.n	80053fc <UART_SetConfig+0x154>
 800538a:	4b8a      	ldr	r3, [pc, #552]	@ (80055b4 <UART_SetConfig+0x30c>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005390:	f003 030c 	and.w	r3, r3, #12
 8005394:	2b0c      	cmp	r3, #12
 8005396:	d82d      	bhi.n	80053f4 <UART_SetConfig+0x14c>
 8005398:	a201      	add	r2, pc, #4	@ (adr r2, 80053a0 <UART_SetConfig+0xf8>)
 800539a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539e:	bf00      	nop
 80053a0:	080053d5 	.word	0x080053d5
 80053a4:	080053f5 	.word	0x080053f5
 80053a8:	080053f5 	.word	0x080053f5
 80053ac:	080053f5 	.word	0x080053f5
 80053b0:	080053e5 	.word	0x080053e5
 80053b4:	080053f5 	.word	0x080053f5
 80053b8:	080053f5 	.word	0x080053f5
 80053bc:	080053f5 	.word	0x080053f5
 80053c0:	080053dd 	.word	0x080053dd
 80053c4:	080053f5 	.word	0x080053f5
 80053c8:	080053f5 	.word	0x080053f5
 80053cc:	080053f5 	.word	0x080053f5
 80053d0:	080053ed 	.word	0x080053ed
 80053d4:	2300      	movs	r3, #0
 80053d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053da:	e042      	b.n	8005462 <UART_SetConfig+0x1ba>
 80053dc:	2302      	movs	r3, #2
 80053de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053e2:	e03e      	b.n	8005462 <UART_SetConfig+0x1ba>
 80053e4:	2304      	movs	r3, #4
 80053e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ea:	e03a      	b.n	8005462 <UART_SetConfig+0x1ba>
 80053ec:	2308      	movs	r3, #8
 80053ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053f2:	e036      	b.n	8005462 <UART_SetConfig+0x1ba>
 80053f4:	2310      	movs	r3, #16
 80053f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053fa:	e032      	b.n	8005462 <UART_SetConfig+0x1ba>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a6a      	ldr	r2, [pc, #424]	@ (80055ac <UART_SetConfig+0x304>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d12a      	bne.n	800545c <UART_SetConfig+0x1b4>
 8005406:	4b6b      	ldr	r3, [pc, #428]	@ (80055b4 <UART_SetConfig+0x30c>)
 8005408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800540c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005410:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005414:	d01a      	beq.n	800544c <UART_SetConfig+0x1a4>
 8005416:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800541a:	d81b      	bhi.n	8005454 <UART_SetConfig+0x1ac>
 800541c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005420:	d00c      	beq.n	800543c <UART_SetConfig+0x194>
 8005422:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005426:	d815      	bhi.n	8005454 <UART_SetConfig+0x1ac>
 8005428:	2b00      	cmp	r3, #0
 800542a:	d003      	beq.n	8005434 <UART_SetConfig+0x18c>
 800542c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005430:	d008      	beq.n	8005444 <UART_SetConfig+0x19c>
 8005432:	e00f      	b.n	8005454 <UART_SetConfig+0x1ac>
 8005434:	2300      	movs	r3, #0
 8005436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800543a:	e012      	b.n	8005462 <UART_SetConfig+0x1ba>
 800543c:	2302      	movs	r3, #2
 800543e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005442:	e00e      	b.n	8005462 <UART_SetConfig+0x1ba>
 8005444:	2304      	movs	r3, #4
 8005446:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800544a:	e00a      	b.n	8005462 <UART_SetConfig+0x1ba>
 800544c:	2308      	movs	r3, #8
 800544e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005452:	e006      	b.n	8005462 <UART_SetConfig+0x1ba>
 8005454:	2310      	movs	r3, #16
 8005456:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800545a:	e002      	b.n	8005462 <UART_SetConfig+0x1ba>
 800545c:	2310      	movs	r3, #16
 800545e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a51      	ldr	r2, [pc, #324]	@ (80055ac <UART_SetConfig+0x304>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d17a      	bne.n	8005562 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800546c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005470:	2b08      	cmp	r3, #8
 8005472:	d824      	bhi.n	80054be <UART_SetConfig+0x216>
 8005474:	a201      	add	r2, pc, #4	@ (adr r2, 800547c <UART_SetConfig+0x1d4>)
 8005476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800547a:	bf00      	nop
 800547c:	080054a1 	.word	0x080054a1
 8005480:	080054bf 	.word	0x080054bf
 8005484:	080054a9 	.word	0x080054a9
 8005488:	080054bf 	.word	0x080054bf
 800548c:	080054af 	.word	0x080054af
 8005490:	080054bf 	.word	0x080054bf
 8005494:	080054bf 	.word	0x080054bf
 8005498:	080054bf 	.word	0x080054bf
 800549c:	080054b7 	.word	0x080054b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054a0:	f7fe f8e8 	bl	8003674 <HAL_RCC_GetPCLK1Freq>
 80054a4:	61f8      	str	r0, [r7, #28]
        break;
 80054a6:	e010      	b.n	80054ca <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054a8:	4b44      	ldr	r3, [pc, #272]	@ (80055bc <UART_SetConfig+0x314>)
 80054aa:	61fb      	str	r3, [r7, #28]
        break;
 80054ac:	e00d      	b.n	80054ca <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ae:	f7fe f849 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 80054b2:	61f8      	str	r0, [r7, #28]
        break;
 80054b4:	e009      	b.n	80054ca <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054ba:	61fb      	str	r3, [r7, #28]
        break;
 80054bc:	e005      	b.n	80054ca <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80054be:	2300      	movs	r3, #0
 80054c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80054c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054ca:	69fb      	ldr	r3, [r7, #28]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 8107 	beq.w	80056e0 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	685a      	ldr	r2, [r3, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	005b      	lsls	r3, r3, #1
 80054da:	4413      	add	r3, r2
 80054dc:	69fa      	ldr	r2, [r7, #28]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d305      	bcc.n	80054ee <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80054e8:	69fa      	ldr	r2, [r7, #28]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d903      	bls.n	80054f6 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054f4:	e0f4      	b.n	80056e0 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	2200      	movs	r2, #0
 80054fa:	461c      	mov	r4, r3
 80054fc:	4615      	mov	r5, r2
 80054fe:	f04f 0200 	mov.w	r2, #0
 8005502:	f04f 0300 	mov.w	r3, #0
 8005506:	022b      	lsls	r3, r5, #8
 8005508:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800550c:	0222      	lsls	r2, r4, #8
 800550e:	68f9      	ldr	r1, [r7, #12]
 8005510:	6849      	ldr	r1, [r1, #4]
 8005512:	0849      	lsrs	r1, r1, #1
 8005514:	2000      	movs	r0, #0
 8005516:	4688      	mov	r8, r1
 8005518:	4681      	mov	r9, r0
 800551a:	eb12 0a08 	adds.w	sl, r2, r8
 800551e:	eb43 0b09 	adc.w	fp, r3, r9
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	603b      	str	r3, [r7, #0]
 800552a:	607a      	str	r2, [r7, #4]
 800552c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005530:	4650      	mov	r0, sl
 8005532:	4659      	mov	r1, fp
 8005534:	f7fb fb38 	bl	8000ba8 <__aeabi_uldivmod>
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	4613      	mov	r3, r2
 800553e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005546:	d308      	bcc.n	800555a <UART_SetConfig+0x2b2>
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800554e:	d204      	bcs.n	800555a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	60da      	str	r2, [r3, #12]
 8005558:	e0c2      	b.n	80056e0 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005560:	e0be      	b.n	80056e0 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800556a:	d16a      	bne.n	8005642 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800556c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005570:	2b08      	cmp	r3, #8
 8005572:	d834      	bhi.n	80055de <UART_SetConfig+0x336>
 8005574:	a201      	add	r2, pc, #4	@ (adr r2, 800557c <UART_SetConfig+0x2d4>)
 8005576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557a:	bf00      	nop
 800557c:	080055a1 	.word	0x080055a1
 8005580:	080055c1 	.word	0x080055c1
 8005584:	080055c9 	.word	0x080055c9
 8005588:	080055df 	.word	0x080055df
 800558c:	080055cf 	.word	0x080055cf
 8005590:	080055df 	.word	0x080055df
 8005594:	080055df 	.word	0x080055df
 8005598:	080055df 	.word	0x080055df
 800559c:	080055d7 	.word	0x080055d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055a0:	f7fe f868 	bl	8003674 <HAL_RCC_GetPCLK1Freq>
 80055a4:	61f8      	str	r0, [r7, #28]
        break;
 80055a6:	e020      	b.n	80055ea <UART_SetConfig+0x342>
 80055a8:	efff69f3 	.word	0xefff69f3
 80055ac:	40008000 	.word	0x40008000
 80055b0:	40013800 	.word	0x40013800
 80055b4:	40021000 	.word	0x40021000
 80055b8:	40004400 	.word	0x40004400
 80055bc:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c0:	f7fe f86e 	bl	80036a0 <HAL_RCC_GetPCLK2Freq>
 80055c4:	61f8      	str	r0, [r7, #28]
        break;
 80055c6:	e010      	b.n	80055ea <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055c8:	4b4c      	ldr	r3, [pc, #304]	@ (80056fc <UART_SetConfig+0x454>)
 80055ca:	61fb      	str	r3, [r7, #28]
        break;
 80055cc:	e00d      	b.n	80055ea <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ce:	f7fd ffb9 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 80055d2:	61f8      	str	r0, [r7, #28]
        break;
 80055d4:	e009      	b.n	80055ea <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055da:	61fb      	str	r3, [r7, #28]
        break;
 80055dc:	e005      	b.n	80055ea <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80055e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d077      	beq.n	80056e0 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055f0:	69fb      	ldr	r3, [r7, #28]
 80055f2:	005a      	lsls	r2, r3, #1
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	085b      	lsrs	r3, r3, #1
 80055fa:	441a      	add	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	fbb2 f3f3 	udiv	r3, r2, r3
 8005604:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	2b0f      	cmp	r3, #15
 800560a:	d916      	bls.n	800563a <UART_SetConfig+0x392>
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005612:	d212      	bcs.n	800563a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	b29b      	uxth	r3, r3
 8005618:	f023 030f 	bic.w	r3, r3, #15
 800561c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	085b      	lsrs	r3, r3, #1
 8005622:	b29b      	uxth	r3, r3
 8005624:	f003 0307 	and.w	r3, r3, #7
 8005628:	b29a      	uxth	r2, r3
 800562a:	8afb      	ldrh	r3, [r7, #22]
 800562c:	4313      	orrs	r3, r2
 800562e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	8afa      	ldrh	r2, [r7, #22]
 8005636:	60da      	str	r2, [r3, #12]
 8005638:	e052      	b.n	80056e0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005640:	e04e      	b.n	80056e0 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005642:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005646:	2b08      	cmp	r3, #8
 8005648:	d827      	bhi.n	800569a <UART_SetConfig+0x3f2>
 800564a:	a201      	add	r2, pc, #4	@ (adr r2, 8005650 <UART_SetConfig+0x3a8>)
 800564c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005650:	08005675 	.word	0x08005675
 8005654:	0800567d 	.word	0x0800567d
 8005658:	08005685 	.word	0x08005685
 800565c:	0800569b 	.word	0x0800569b
 8005660:	0800568b 	.word	0x0800568b
 8005664:	0800569b 	.word	0x0800569b
 8005668:	0800569b 	.word	0x0800569b
 800566c:	0800569b 	.word	0x0800569b
 8005670:	08005693 	.word	0x08005693
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005674:	f7fd fffe 	bl	8003674 <HAL_RCC_GetPCLK1Freq>
 8005678:	61f8      	str	r0, [r7, #28]
        break;
 800567a:	e014      	b.n	80056a6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800567c:	f7fe f810 	bl	80036a0 <HAL_RCC_GetPCLK2Freq>
 8005680:	61f8      	str	r0, [r7, #28]
        break;
 8005682:	e010      	b.n	80056a6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005684:	4b1d      	ldr	r3, [pc, #116]	@ (80056fc <UART_SetConfig+0x454>)
 8005686:	61fb      	str	r3, [r7, #28]
        break;
 8005688:	e00d      	b.n	80056a6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800568a:	f7fd ff5b 	bl	8003544 <HAL_RCC_GetSysClockFreq>
 800568e:	61f8      	str	r0, [r7, #28]
        break;
 8005690:	e009      	b.n	80056a6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005692:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005696:	61fb      	str	r3, [r7, #28]
        break;
 8005698:	e005      	b.n	80056a6 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800569a:	2300      	movs	r3, #0
 800569c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80056a4:	bf00      	nop
    }

    if (pclk != 0U)
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d019      	beq.n	80056e0 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	085a      	lsrs	r2, r3, #1
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	441a      	add	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80056be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	2b0f      	cmp	r3, #15
 80056c4:	d909      	bls.n	80056da <UART_SetConfig+0x432>
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056cc:	d205      	bcs.n	80056da <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	b29a      	uxth	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	60da      	str	r2, [r3, #12]
 80056d8:	e002      	b.n	80056e0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80056ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3728      	adds	r7, #40	@ 0x28
 80056f4:	46bd      	mov	sp, r7
 80056f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056fa:	bf00      	nop
 80056fc:	00f42400 	.word	0x00f42400

08005700 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00a      	beq.n	800574c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	430a      	orrs	r2, r1
 800574a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	f003 0302 	and.w	r3, r3, #2
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00a      	beq.n	800576e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005772:	f003 0304 	and.w	r3, r3, #4
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005794:	f003 0310 	and.w	r3, r3, #16
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00a      	beq.n	80057b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057b6:	f003 0320 	and.w	r3, r3, #32
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00a      	beq.n	80057d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	430a      	orrs	r2, r1
 80057d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01a      	beq.n	8005816 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057fe:	d10a      	bne.n	8005816 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00a      	beq.n	8005838 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	605a      	str	r2, [r3, #4]
  }
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b098      	sub	sp, #96	@ 0x60
 8005848:	af02      	add	r7, sp, #8
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005854:	f7fc fe08 	bl	8002468 <HAL_GetTick>
 8005858:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0308 	and.w	r3, r3, #8
 8005864:	2b08      	cmp	r3, #8
 8005866:	d12e      	bne.n	80058c6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005868:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005870:	2200      	movs	r2, #0
 8005872:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f88c 	bl	8005994 <UART_WaitOnFlagUntilTimeout>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d021      	beq.n	80058c6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005892:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005896:	653b      	str	r3, [r7, #80]	@ 0x50
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80058a2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e6      	bne.n	8005882 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2220      	movs	r2, #32
 80058b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e062      	b.n	800598c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0304 	and.w	r3, r3, #4
 80058d0:	2b04      	cmp	r3, #4
 80058d2:	d149      	bne.n	8005968 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058dc:	2200      	movs	r2, #0
 80058de:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f856 	bl	8005994 <UART_WaitOnFlagUntilTimeout>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d03c      	beq.n	8005968 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f6:	e853 3f00 	ldrex	r3, [r3]
 80058fa:	623b      	str	r3, [r7, #32]
   return(result);
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005902:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	461a      	mov	r2, r3
 800590a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800590c:	633b      	str	r3, [r7, #48]	@ 0x30
 800590e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005910:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005914:	e841 2300 	strex	r3, r2, [r1]
 8005918:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800591a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1e6      	bne.n	80058ee <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	3308      	adds	r3, #8
 8005926:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f023 0301 	bic.w	r3, r3, #1
 8005936:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	3308      	adds	r3, #8
 800593e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005940:	61fa      	str	r2, [r7, #28]
 8005942:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	69b9      	ldr	r1, [r7, #24]
 8005946:	69fa      	ldr	r2, [r7, #28]
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	617b      	str	r3, [r7, #20]
   return(result);
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e5      	bne.n	8005920 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2220      	movs	r2, #32
 8005958:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e011      	b.n	800598c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2220      	movs	r2, #32
 800596c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2220      	movs	r2, #32
 8005972:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2200      	movs	r2, #0
 8005980:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3758      	adds	r7, #88	@ 0x58
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	603b      	str	r3, [r7, #0]
 80059a0:	4613      	mov	r3, r2
 80059a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059a4:	e04f      	b.n	8005a46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059ac:	d04b      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ae:	f7fc fd5b 	bl	8002468 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	69ba      	ldr	r2, [r7, #24]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d302      	bcc.n	80059c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d101      	bne.n	80059c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e04e      	b.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0304 	and.w	r3, r3, #4
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d037      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	2b80      	cmp	r3, #128	@ 0x80
 80059da:	d034      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0xb2>
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	2b40      	cmp	r3, #64	@ 0x40
 80059e0:	d031      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	69db      	ldr	r3, [r3, #28]
 80059e8:	f003 0308 	and.w	r3, r3, #8
 80059ec:	2b08      	cmp	r3, #8
 80059ee:	d110      	bne.n	8005a12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2208      	movs	r2, #8
 80059f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 f838 	bl	8005a6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2208      	movs	r2, #8
 8005a02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e029      	b.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a20:	d111      	bne.n	8005a46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 f81e 	bl	8005a6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2220      	movs	r2, #32
 8005a36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e00f      	b.n	8005a66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69da      	ldr	r2, [r3, #28]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	4013      	ands	r3, r2
 8005a50:	68ba      	ldr	r2, [r7, #8]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	bf0c      	ite	eq
 8005a56:	2301      	moveq	r3, #1
 8005a58:	2300      	movne	r3, #0
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	79fb      	ldrb	r3, [r7, #7]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d0a0      	beq.n	80059a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3710      	adds	r7, #16
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a6e:	b480      	push	{r7}
 8005a70:	b095      	sub	sp, #84	@ 0x54
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a7e:	e853 3f00 	ldrex	r3, [r3]
 8005a82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	461a      	mov	r2, r3
 8005a92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a9c:	e841 2300 	strex	r3, r2, [r1]
 8005aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1e6      	bne.n	8005a76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	3308      	adds	r3, #8
 8005aae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	e853 3f00 	ldrex	r3, [r3]
 8005ab6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	f023 0301 	bic.w	r3, r3, #1
 8005abe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	3308      	adds	r3, #8
 8005ac6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ac8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005aca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005acc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ace:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ad0:	e841 2300 	strex	r3, r2, [r1]
 8005ad4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d1e5      	bne.n	8005aa8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d118      	bne.n	8005b16 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	e853 3f00 	ldrex	r3, [r3]
 8005af0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	f023 0310 	bic.w	r3, r3, #16
 8005af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	461a      	mov	r2, r3
 8005b00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b02:	61bb      	str	r3, [r7, #24]
 8005b04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b06:	6979      	ldr	r1, [r7, #20]
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	e841 2300 	strex	r3, r2, [r1]
 8005b0e:	613b      	str	r3, [r7, #16]
   return(result);
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1e6      	bne.n	8005ae4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2220      	movs	r2, #32
 8005b1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005b2a:	bf00      	nop
 8005b2c:	3754      	adds	r7, #84	@ 0x54
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
	...

08005b38 <arm_cfft_radix8by2_f32>:
 8005b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b3c:	ed2d 8b08 	vpush	{d8-d11}
 8005b40:	4607      	mov	r7, r0
 8005b42:	4608      	mov	r0, r1
 8005b44:	f8b7 c000 	ldrh.w	ip, [r7]
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005b4e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005b52:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005b56:	f000 80b0 	beq.w	8005cba <arm_cfft_radix8by2_f32+0x182>
 8005b5a:	008c      	lsls	r4, r1, #2
 8005b5c:	3410      	adds	r4, #16
 8005b5e:	f100 0310 	add.w	r3, r0, #16
 8005b62:	1906      	adds	r6, r0, r4
 8005b64:	3210      	adds	r2, #16
 8005b66:	4444      	add	r4, r8
 8005b68:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005b6c:	f108 0510 	add.w	r5, r8, #16
 8005b70:	ed15 2a04 	vldr	s4, [r5, #-16]
 8005b74:	ed55 2a03 	vldr	s5, [r5, #-12]
 8005b78:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005b7c:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005b80:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005b84:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005b88:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005b8c:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005b90:	ed55 0a01 	vldr	s1, [r5, #-4]
 8005b94:	ed56 6a04 	vldr	s13, [r6, #-16]
 8005b98:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005b9c:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005ba0:	ed13 5a02 	vldr	s10, [r3, #-8]
 8005ba4:	ed53 7a01 	vldr	s15, [r3, #-4]
 8005ba8:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005bac:	ed56 1a01 	vldr	s3, [r6, #-4]
 8005bb0:	ee73 ba82 	vadd.f32	s23, s7, s4
 8005bb4:	ee37 ba22 	vadd.f32	s22, s14, s5
 8005bb8:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8005bbc:	ee33 9a04 	vadd.f32	s18, s6, s8
 8005bc0:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8005bc4:	ee75 aa00 	vadd.f32	s21, s10, s0
 8005bc8:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8005bcc:	ee71 8a06 	vadd.f32	s17, s2, s12
 8005bd0:	ed43 ba04 	vstr	s23, [r3, #-16]
 8005bd4:	ed03 ba03 	vstr	s22, [r3, #-12]
 8005bd8:	ed43 aa02 	vstr	s21, [r3, #-8]
 8005bdc:	ed03 aa01 	vstr	s20, [r3, #-4]
 8005be0:	ed06 8a01 	vstr	s16, [r6, #-4]
 8005be4:	ed46 9a04 	vstr	s19, [r6, #-16]
 8005be8:	ed06 9a03 	vstr	s18, [r6, #-12]
 8005bec:	ed46 8a02 	vstr	s17, [r6, #-8]
 8005bf0:	ee37 7a62 	vsub.f32	s14, s14, s5
 8005bf4:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8005bf8:	ee34 4a43 	vsub.f32	s8, s8, s6
 8005bfc:	ed52 6a03 	vldr	s13, [r2, #-12]
 8005c00:	ed12 3a04 	vldr	s6, [r2, #-16]
 8005c04:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8005c08:	ee27 8a26 	vmul.f32	s16, s14, s13
 8005c0c:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8005c10:	ee23 2a83 	vmul.f32	s4, s7, s6
 8005c14:	ee64 4a83 	vmul.f32	s9, s9, s6
 8005c18:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8005c1c:	ee27 7a03 	vmul.f32	s14, s14, s6
 8005c20:	ee64 6a26 	vmul.f32	s13, s8, s13
 8005c24:	ee24 4a03 	vmul.f32	s8, s8, s6
 8005c28:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005c2c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005c30:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8005c34:	ee32 3a08 	vadd.f32	s6, s4, s16
 8005c38:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005c3c:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005c40:	ed04 4a04 	vstr	s8, [r4, #-16]
 8005c44:	ed44 6a03 	vstr	s13, [r4, #-12]
 8005c48:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005c4c:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005c50:	ee35 5a40 	vsub.f32	s10, s10, s0
 8005c54:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8005c58:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005c5c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005c60:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005c64:	ee66 4a87 	vmul.f32	s9, s13, s14
 8005c68:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005c6c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005c70:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005c74:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005c78:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005c7c:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005c80:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8005c84:	ee74 5a23 	vadd.f32	s11, s8, s7
 8005c88:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005c8c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005c90:	3310      	adds	r3, #16
 8005c92:	4563      	cmp	r3, ip
 8005c94:	ed45 5a02 	vstr	s11, [r5, #-8]
 8005c98:	f106 0610 	add.w	r6, r6, #16
 8005c9c:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005ca0:	f102 0210 	add.w	r2, r2, #16
 8005ca4:	ed04 6a02 	vstr	s12, [r4, #-8]
 8005ca8:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005cac:	f105 0510 	add.w	r5, r5, #16
 8005cb0:	f104 0410 	add.w	r4, r4, #16
 8005cb4:	f47f af5c 	bne.w	8005b70 <arm_cfft_radix8by2_f32+0x38>
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	b28c      	uxth	r4, r1
 8005cbc:	4621      	mov	r1, r4
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	f000 faf8 	bl	80062b4 <arm_radix8_butterfly_f32>
 8005cc4:	ecbd 8b08 	vpop	{d8-d11}
 8005cc8:	4621      	mov	r1, r4
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	4640      	mov	r0, r8
 8005cce:	2302      	movs	r3, #2
 8005cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cd4:	f000 baee 	b.w	80062b4 <arm_radix8_butterfly_f32>

08005cd8 <arm_cfft_radix8by4_f32>:
 8005cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cdc:	ed2d 8b0a 	vpush	{d8-d12}
 8005ce0:	b08d      	sub	sp, #52	@ 0x34
 8005ce2:	460d      	mov	r5, r1
 8005ce4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005ce6:	8801      	ldrh	r1, [r0, #0]
 8005ce8:	6842      	ldr	r2, [r0, #4]
 8005cea:	900a      	str	r0, [sp, #40]	@ 0x28
 8005cec:	0849      	lsrs	r1, r1, #1
 8005cee:	008b      	lsls	r3, r1, #2
 8005cf0:	18ee      	adds	r6, r5, r3
 8005cf2:	18f0      	adds	r0, r6, r3
 8005cf4:	edd0 5a00 	vldr	s11, [r0]
 8005cf8:	edd5 7a00 	vldr	s15, [r5]
 8005cfc:	ed96 7a00 	vldr	s14, [r6]
 8005d00:	edd0 3a01 	vldr	s7, [r0, #4]
 8005d04:	ed96 4a01 	vldr	s8, [r6, #4]
 8005d08:	ed95 5a01 	vldr	s10, [r5, #4]
 8005d0c:	9008      	str	r0, [sp, #32]
 8005d0e:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8005d12:	18c7      	adds	r7, r0, r3
 8005d14:	edd7 4a00 	vldr	s9, [r7]
 8005d18:	ed97 3a01 	vldr	s6, [r7, #4]
 8005d1c:	9701      	str	r7, [sp, #4]
 8005d1e:	ee77 6a06 	vadd.f32	s13, s14, s12
 8005d22:	462c      	mov	r4, r5
 8005d24:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005d28:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005d2c:	ee16 ca90 	vmov	ip, s13
 8005d30:	f844 cb08 	str.w	ip, [r4], #8
 8005d34:	ee75 6a23 	vadd.f32	s13, s10, s7
 8005d38:	edd6 5a01 	vldr	s11, [r6, #4]
 8005d3c:	edd7 2a01 	vldr	s5, [r7, #4]
 8005d40:	9404      	str	r4, [sp, #16]
 8005d42:	ee35 5a63 	vsub.f32	s10, s10, s7
 8005d46:	ee74 3a27 	vadd.f32	s7, s8, s15
 8005d4a:	ee36 6a47 	vsub.f32	s12, s12, s14
 8005d4e:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8005d52:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8005d56:	0849      	lsrs	r1, r1, #1
 8005d58:	f102 0e08 	add.w	lr, r2, #8
 8005d5c:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005d60:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005d64:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d66:	ee35 4a47 	vsub.f32	s8, s10, s14
 8005d6a:	f1a1 0902 	sub.w	r9, r1, #2
 8005d6e:	f8cd e00c 	str.w	lr, [sp, #12]
 8005d72:	4631      	mov	r1, r6
 8005d74:	ee13 ea90 	vmov	lr, s7
 8005d78:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005d7c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8005d80:	4604      	mov	r4, r0
 8005d82:	edc5 5a01 	vstr	s11, [r5, #4]
 8005d86:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005d8a:	f841 eb08 	str.w	lr, [r1], #8
 8005d8e:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005d92:	ee16 ea10 	vmov	lr, s12
 8005d96:	ed86 5a01 	vstr	s10, [r6, #4]
 8005d9a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005d9e:	f844 eb08 	str.w	lr, [r4], #8
 8005da2:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005da6:	edc0 6a01 	vstr	s13, [r0, #4]
 8005daa:	9405      	str	r4, [sp, #20]
 8005dac:	4604      	mov	r4, r0
 8005dae:	ee17 0a90 	vmov	r0, s15
 8005db2:	9106      	str	r1, [sp, #24]
 8005db4:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005db8:	f102 0110 	add.w	r1, r2, #16
 8005dbc:	46bc      	mov	ip, r7
 8005dbe:	9100      	str	r1, [sp, #0]
 8005dc0:	f847 0b08 	str.w	r0, [r7], #8
 8005dc4:	f102 0118 	add.w	r1, r2, #24
 8005dc8:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8005dcc:	9102      	str	r1, [sp, #8]
 8005dce:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005dd2:	9007      	str	r0, [sp, #28]
 8005dd4:	f000 8134 	beq.w	8006040 <arm_cfft_radix8by4_f32+0x368>
 8005dd8:	f102 0920 	add.w	r9, r2, #32
 8005ddc:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8005de0:	9a01      	ldr	r2, [sp, #4]
 8005de2:	f8dd a000 	ldr.w	sl, [sp]
 8005de6:	3b0c      	subs	r3, #12
 8005de8:	4683      	mov	fp, r0
 8005dea:	4463      	add	r3, ip
 8005dec:	f105 0e10 	add.w	lr, r5, #16
 8005df0:	f1a4 010c 	sub.w	r1, r4, #12
 8005df4:	f104 0510 	add.w	r5, r4, #16
 8005df8:	f1a6 0c0c 	sub.w	ip, r6, #12
 8005dfc:	f1a2 040c 	sub.w	r4, r2, #12
 8005e00:	f106 0010 	add.w	r0, r6, #16
 8005e04:	3210      	adds	r2, #16
 8005e06:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8005e0a:	ed55 5a02 	vldr	s11, [r5, #-8]
 8005e0e:	ed50 7a02 	vldr	s15, [r0, #-8]
 8005e12:	ed52 1a02 	vldr	s3, [r2, #-8]
 8005e16:	ed55 6a01 	vldr	s13, [r5, #-4]
 8005e1a:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8005e1e:	ed12 1a01 	vldr	s2, [r2, #-4]
 8005e22:	ed10 8a01 	vldr	s16, [r0, #-4]
 8005e26:	ee35 4a25 	vadd.f32	s8, s10, s11
 8005e2a:	ee30 6a26 	vadd.f32	s12, s0, s13
 8005e2e:	ee37 7a84 	vadd.f32	s14, s15, s8
 8005e32:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005e36:	ee37 7a21 	vadd.f32	s14, s14, s3
 8005e3a:	ee75 5a65 	vsub.f32	s11, s10, s11
 8005e3e:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8005e42:	ed10 7a01 	vldr	s14, [r0, #-4]
 8005e46:	ed52 6a01 	vldr	s13, [r2, #-4]
 8005e4a:	ee36 7a07 	vadd.f32	s14, s12, s14
 8005e4e:	ee78 aa25 	vadd.f32	s21, s16, s11
 8005e52:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005e56:	ee70 3a67 	vsub.f32	s7, s0, s15
 8005e5a:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8005e5e:	ed94 7a02 	vldr	s14, [r4, #8]
 8005e62:	ed9c 2a02 	vldr	s4, [ip, #8]
 8005e66:	ed91 ba02 	vldr	s22, [r1, #8]
 8005e6a:	edd3 9a02 	vldr	s19, [r3, #8]
 8005e6e:	edd4 2a01 	vldr	s5, [r4, #4]
 8005e72:	ed9c 9a01 	vldr	s18, [ip, #4]
 8005e76:	ed93 5a01 	vldr	s10, [r3, #4]
 8005e7a:	edd1 0a01 	vldr	s1, [r1, #4]
 8005e7e:	ee72 6a07 	vadd.f32	s13, s4, s14
 8005e82:	ee32 2a47 	vsub.f32	s4, s4, s14
 8005e86:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8005e8a:	ee79 4a22 	vadd.f32	s9, s18, s5
 8005e8e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8005e92:	ee79 2a62 	vsub.f32	s5, s18, s5
 8005e96:	ed8c 7a02 	vstr	s14, [ip, #8]
 8005e9a:	ed91 7a01 	vldr	s14, [r1, #4]
 8005e9e:	edd3 8a01 	vldr	s17, [r3, #4]
 8005ea2:	ee34 7a87 	vadd.f32	s14, s9, s14
 8005ea6:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8005eaa:	ee37 7a28 	vadd.f32	s14, s14, s17
 8005eae:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005eb2:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005eb6:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8005eba:	ed1a aa02 	vldr	s20, [sl, #-8]
 8005ebe:	ee73 8a22 	vadd.f32	s17, s6, s5
 8005ec2:	ee39 9a05 	vadd.f32	s18, s18, s10
 8005ec6:	ee7a aac1 	vsub.f32	s21, s21, s2
 8005eca:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005ece:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8005ed2:	ee69 ba07 	vmul.f32	s23, s18, s14
 8005ed6:	ee6a aa87 	vmul.f32	s21, s21, s14
 8005eda:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8005ede:	ee63 ca87 	vmul.f32	s25, s7, s14
 8005ee2:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8005ee6:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8005eea:	ee68 8a87 	vmul.f32	s17, s17, s14
 8005eee:	ee73 3aea 	vsub.f32	s7, s7, s21
 8005ef2:	ee78 8a89 	vadd.f32	s17, s17, s18
 8005ef6:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8005efa:	ee3b aaca 	vsub.f32	s20, s23, s20
 8005efe:	ee34 4a67 	vsub.f32	s8, s8, s15
 8005f02:	ee76 6acb 	vsub.f32	s13, s13, s22
 8005f06:	ee36 6a48 	vsub.f32	s12, s12, s16
 8005f0a:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8005f0e:	ed00 7a02 	vstr	s14, [r0, #-8]
 8005f12:	ed40 3a01 	vstr	s7, [r0, #-4]
 8005f16:	edc1 8a01 	vstr	s17, [r1, #4]
 8005f1a:	ed81 aa02 	vstr	s20, [r1, #8]
 8005f1e:	ed59 3a04 	vldr	s7, [r9, #-16]
 8005f22:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8005f26:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8005f2a:	ed59 6a03 	vldr	s13, [r9, #-12]
 8005f2e:	ee34 4a61 	vsub.f32	s8, s8, s3
 8005f32:	ee36 6a41 	vsub.f32	s12, s12, s2
 8005f36:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8005f3a:	ee66 9a26 	vmul.f32	s19, s12, s13
 8005f3e:	ee24 9a23 	vmul.f32	s18, s8, s7
 8005f42:	ee26 6a23 	vmul.f32	s12, s12, s7
 8005f46:	ee24 4a26 	vmul.f32	s8, s8, s13
 8005f4a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005f4e:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8005f52:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8005f56:	ee36 6a44 	vsub.f32	s12, s12, s8
 8005f5a:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005f5e:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8005f62:	ee79 3a29 	vadd.f32	s7, s18, s19
 8005f66:	ee75 6a60 	vsub.f32	s13, s10, s1
 8005f6a:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8005f6e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005f72:	ed45 3a02 	vstr	s7, [r5, #-8]
 8005f76:	ed05 6a01 	vstr	s12, [r5, #-4]
 8005f7a:	ed84 7a01 	vstr	s14, [r4, #4]
 8005f7e:	ed84 4a02 	vstr	s8, [r4, #8]
 8005f82:	ee35 6a81 	vadd.f32	s12, s11, s2
 8005f86:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8005f8a:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 8005f8e:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 8005f92:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005f96:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8005f9a:	ee67 2a26 	vmul.f32	s5, s14, s13
 8005f9e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005fa2:	ee26 5a25 	vmul.f32	s10, s12, s11
 8005fa6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005faa:	ee26 6a26 	vmul.f32	s12, s12, s13
 8005fae:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005fb2:	ee63 6a26 	vmul.f32	s13, s6, s13
 8005fb6:	ee23 3a25 	vmul.f32	s6, s6, s11
 8005fba:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005fbe:	ee75 5a24 	vadd.f32	s11, s10, s9
 8005fc2:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8005fc6:	ee36 7a87 	vadd.f32	s14, s13, s14
 8005fca:	f1bb 0b01 	subs.w	fp, fp, #1
 8005fce:	ed42 5a02 	vstr	s11, [r2, #-8]
 8005fd2:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005fd6:	f10e 0e08 	add.w	lr, lr, #8
 8005fda:	ed83 3a02 	vstr	s6, [r3, #8]
 8005fde:	ed83 7a01 	vstr	s14, [r3, #4]
 8005fe2:	f1ac 0c08 	sub.w	ip, ip, #8
 8005fe6:	f10a 0a08 	add.w	sl, sl, #8
 8005fea:	f100 0008 	add.w	r0, r0, #8
 8005fee:	f1a1 0108 	sub.w	r1, r1, #8
 8005ff2:	f109 0910 	add.w	r9, r9, #16
 8005ff6:	f105 0508 	add.w	r5, r5, #8
 8005ffa:	f1a4 0408 	sub.w	r4, r4, #8
 8005ffe:	f108 0818 	add.w	r8, r8, #24
 8006002:	f102 0208 	add.w	r2, r2, #8
 8006006:	f1a3 0308 	sub.w	r3, r3, #8
 800600a:	f47f aefc 	bne.w	8005e06 <arm_cfft_radix8by4_f32+0x12e>
 800600e:	9907      	ldr	r1, [sp, #28]
 8006010:	9800      	ldr	r0, [sp, #0]
 8006012:	00cb      	lsls	r3, r1, #3
 8006014:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8006018:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800601c:	9100      	str	r1, [sp, #0]
 800601e:	9904      	ldr	r1, [sp, #16]
 8006020:	4419      	add	r1, r3
 8006022:	9104      	str	r1, [sp, #16]
 8006024:	9903      	ldr	r1, [sp, #12]
 8006026:	4419      	add	r1, r3
 8006028:	9103      	str	r1, [sp, #12]
 800602a:	9906      	ldr	r1, [sp, #24]
 800602c:	4419      	add	r1, r3
 800602e:	9106      	str	r1, [sp, #24]
 8006030:	9905      	ldr	r1, [sp, #20]
 8006032:	441f      	add	r7, r3
 8006034:	4419      	add	r1, r3
 8006036:	9b02      	ldr	r3, [sp, #8]
 8006038:	9105      	str	r1, [sp, #20]
 800603a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800603e:	9302      	str	r3, [sp, #8]
 8006040:	9904      	ldr	r1, [sp, #16]
 8006042:	9805      	ldr	r0, [sp, #20]
 8006044:	ed91 4a00 	vldr	s8, [r1]
 8006048:	edd0 6a00 	vldr	s13, [r0]
 800604c:	9b06      	ldr	r3, [sp, #24]
 800604e:	ed97 3a00 	vldr	s6, [r7]
 8006052:	edd3 7a00 	vldr	s15, [r3]
 8006056:	edd0 4a01 	vldr	s9, [r0, #4]
 800605a:	edd1 3a01 	vldr	s7, [r1, #4]
 800605e:	ed97 2a01 	vldr	s4, [r7, #4]
 8006062:	ed93 7a01 	vldr	s14, [r3, #4]
 8006066:	9a03      	ldr	r2, [sp, #12]
 8006068:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800606c:	ee34 6a26 	vadd.f32	s12, s8, s13
 8006070:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8006074:	ee37 5a86 	vadd.f32	s10, s15, s12
 8006078:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800607c:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006080:	ee74 6a66 	vsub.f32	s13, s8, s13
 8006084:	ed81 5a00 	vstr	s10, [r1]
 8006088:	ed93 5a01 	vldr	s10, [r3, #4]
 800608c:	edd7 4a01 	vldr	s9, [r7, #4]
 8006090:	ee35 5a85 	vadd.f32	s10, s11, s10
 8006094:	ee37 4a26 	vadd.f32	s8, s14, s13
 8006098:	ee35 5a24 	vadd.f32	s10, s10, s9
 800609c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 80060a0:	ed81 5a01 	vstr	s10, [r1, #4]
 80060a4:	edd2 1a00 	vldr	s3, [r2]
 80060a8:	edd2 2a01 	vldr	s5, [r2, #4]
 80060ac:	ee34 5a83 	vadd.f32	s10, s9, s6
 80060b0:	ee34 4a42 	vsub.f32	s8, s8, s4
 80060b4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80060b8:	ee64 4a21 	vmul.f32	s9, s8, s3
 80060bc:	ee24 4a22 	vmul.f32	s8, s8, s5
 80060c0:	ee65 2a22 	vmul.f32	s5, s10, s5
 80060c4:	ee25 5a21 	vmul.f32	s10, s10, s3
 80060c8:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80060cc:	ee35 5a44 	vsub.f32	s10, s10, s8
 80060d0:	edc3 2a00 	vstr	s5, [r3]
 80060d4:	ed83 5a01 	vstr	s10, [r3, #4]
 80060d8:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80060dc:	9b00      	ldr	r3, [sp, #0]
 80060de:	ee36 6a43 	vsub.f32	s12, s12, s6
 80060e2:	ed93 4a01 	vldr	s8, [r3, #4]
 80060e6:	ed93 5a00 	vldr	s10, [r3]
 80060ea:	9b02      	ldr	r3, [sp, #8]
 80060ec:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80060f0:	ee66 4a05 	vmul.f32	s9, s12, s10
 80060f4:	ee25 5a85 	vmul.f32	s10, s11, s10
 80060f8:	ee26 6a04 	vmul.f32	s12, s12, s8
 80060fc:	ee65 5a84 	vmul.f32	s11, s11, s8
 8006100:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006104:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8006108:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800610c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006110:	ed80 6a01 	vstr	s12, [r0, #4]
 8006114:	edc0 5a00 	vstr	s11, [r0]
 8006118:	edd3 5a01 	vldr	s11, [r3, #4]
 800611c:	edd3 6a00 	vldr	s13, [r3]
 8006120:	ee37 7a02 	vadd.f32	s14, s14, s4
 8006124:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8006128:	ee27 6a26 	vmul.f32	s12, s14, s13
 800612c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006130:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006134:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006138:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800613c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8006140:	ed87 7a01 	vstr	s14, [r7, #4]
 8006144:	edc7 7a00 	vstr	s15, [r7]
 8006148:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800614c:	4621      	mov	r1, r4
 800614e:	686a      	ldr	r2, [r5, #4]
 8006150:	2304      	movs	r3, #4
 8006152:	f000 f8af 	bl	80062b4 <arm_radix8_butterfly_f32>
 8006156:	4630      	mov	r0, r6
 8006158:	4621      	mov	r1, r4
 800615a:	686a      	ldr	r2, [r5, #4]
 800615c:	2304      	movs	r3, #4
 800615e:	f000 f8a9 	bl	80062b4 <arm_radix8_butterfly_f32>
 8006162:	9808      	ldr	r0, [sp, #32]
 8006164:	686a      	ldr	r2, [r5, #4]
 8006166:	4621      	mov	r1, r4
 8006168:	2304      	movs	r3, #4
 800616a:	f000 f8a3 	bl	80062b4 <arm_radix8_butterfly_f32>
 800616e:	686a      	ldr	r2, [r5, #4]
 8006170:	9801      	ldr	r0, [sp, #4]
 8006172:	4621      	mov	r1, r4
 8006174:	2304      	movs	r3, #4
 8006176:	b00d      	add	sp, #52	@ 0x34
 8006178:	ecbd 8b0a 	vpop	{d8-d12}
 800617c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006180:	f000 b898 	b.w	80062b4 <arm_radix8_butterfly_f32>

08006184 <arm_cfft_f32>:
 8006184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006188:	2a01      	cmp	r2, #1
 800618a:	4606      	mov	r6, r0
 800618c:	4617      	mov	r7, r2
 800618e:	460c      	mov	r4, r1
 8006190:	4698      	mov	r8, r3
 8006192:	8805      	ldrh	r5, [r0, #0]
 8006194:	d056      	beq.n	8006244 <arm_cfft_f32+0xc0>
 8006196:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800619a:	d063      	beq.n	8006264 <arm_cfft_f32+0xe0>
 800619c:	d916      	bls.n	80061cc <arm_cfft_f32+0x48>
 800619e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80061a2:	d01a      	beq.n	80061da <arm_cfft_f32+0x56>
 80061a4:	d947      	bls.n	8006236 <arm_cfft_f32+0xb2>
 80061a6:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80061aa:	d05b      	beq.n	8006264 <arm_cfft_f32+0xe0>
 80061ac:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80061b0:	d105      	bne.n	80061be <arm_cfft_f32+0x3a>
 80061b2:	2301      	movs	r3, #1
 80061b4:	6872      	ldr	r2, [r6, #4]
 80061b6:	4629      	mov	r1, r5
 80061b8:	4620      	mov	r0, r4
 80061ba:	f000 f87b 	bl	80062b4 <arm_radix8_butterfly_f32>
 80061be:	f1b8 0f00 	cmp.w	r8, #0
 80061c2:	d111      	bne.n	80061e8 <arm_cfft_f32+0x64>
 80061c4:	2f01      	cmp	r7, #1
 80061c6:	d016      	beq.n	80061f6 <arm_cfft_f32+0x72>
 80061c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061cc:	2d20      	cmp	r5, #32
 80061ce:	d049      	beq.n	8006264 <arm_cfft_f32+0xe0>
 80061d0:	d935      	bls.n	800623e <arm_cfft_f32+0xba>
 80061d2:	2d40      	cmp	r5, #64	@ 0x40
 80061d4:	d0ed      	beq.n	80061b2 <arm_cfft_f32+0x2e>
 80061d6:	2d80      	cmp	r5, #128	@ 0x80
 80061d8:	d1f1      	bne.n	80061be <arm_cfft_f32+0x3a>
 80061da:	4621      	mov	r1, r4
 80061dc:	4630      	mov	r0, r6
 80061de:	f7ff fcab 	bl	8005b38 <arm_cfft_radix8by2_f32>
 80061e2:	f1b8 0f00 	cmp.w	r8, #0
 80061e6:	d0ed      	beq.n	80061c4 <arm_cfft_f32+0x40>
 80061e8:	68b2      	ldr	r2, [r6, #8]
 80061ea:	89b1      	ldrh	r1, [r6, #12]
 80061ec:	4620      	mov	r0, r4
 80061ee:	f000 f841 	bl	8006274 <arm_bitreversal_32>
 80061f2:	2f01      	cmp	r7, #1
 80061f4:	d1e8      	bne.n	80061c8 <arm_cfft_f32+0x44>
 80061f6:	ee07 5a90 	vmov	s15, r5
 80061fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006202:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006206:	2d00      	cmp	r5, #0
 8006208:	d0de      	beq.n	80061c8 <arm_cfft_f32+0x44>
 800620a:	f104 0108 	add.w	r1, r4, #8
 800620e:	2300      	movs	r3, #0
 8006210:	3301      	adds	r3, #1
 8006212:	429d      	cmp	r5, r3
 8006214:	f101 0108 	add.w	r1, r1, #8
 8006218:	ed11 7a04 	vldr	s14, [r1, #-16]
 800621c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8006220:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006224:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006228:	ed01 7a04 	vstr	s14, [r1, #-16]
 800622c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006230:	d1ee      	bne.n	8006210 <arm_cfft_f32+0x8c>
 8006232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006236:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800623a:	d0ba      	beq.n	80061b2 <arm_cfft_f32+0x2e>
 800623c:	e7bf      	b.n	80061be <arm_cfft_f32+0x3a>
 800623e:	2d10      	cmp	r5, #16
 8006240:	d0cb      	beq.n	80061da <arm_cfft_f32+0x56>
 8006242:	e7bc      	b.n	80061be <arm_cfft_f32+0x3a>
 8006244:	b19d      	cbz	r5, 800626e <arm_cfft_f32+0xea>
 8006246:	f101 030c 	add.w	r3, r1, #12
 800624a:	2200      	movs	r2, #0
 800624c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8006250:	3201      	adds	r2, #1
 8006252:	eef1 7a67 	vneg.f32	s15, s15
 8006256:	4295      	cmp	r5, r2
 8006258:	ed43 7a02 	vstr	s15, [r3, #-8]
 800625c:	f103 0308 	add.w	r3, r3, #8
 8006260:	d1f4      	bne.n	800624c <arm_cfft_f32+0xc8>
 8006262:	e798      	b.n	8006196 <arm_cfft_f32+0x12>
 8006264:	4621      	mov	r1, r4
 8006266:	4630      	mov	r0, r6
 8006268:	f7ff fd36 	bl	8005cd8 <arm_cfft_radix8by4_f32>
 800626c:	e7a7      	b.n	80061be <arm_cfft_f32+0x3a>
 800626e:	2b00      	cmp	r3, #0
 8006270:	d0aa      	beq.n	80061c8 <arm_cfft_f32+0x44>
 8006272:	e7b9      	b.n	80061e8 <arm_cfft_f32+0x64>

08006274 <arm_bitreversal_32>:
 8006274:	b1e9      	cbz	r1, 80062b2 <arm_bitreversal_32+0x3e>
 8006276:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006278:	2500      	movs	r5, #0
 800627a:	f102 0e02 	add.w	lr, r2, #2
 800627e:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8006282:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8006286:	08a4      	lsrs	r4, r4, #2
 8006288:	089b      	lsrs	r3, r3, #2
 800628a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800628e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8006292:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8006296:	00a6      	lsls	r6, r4, #2
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800629e:	3304      	adds	r3, #4
 80062a0:	1d34      	adds	r4, r6, #4
 80062a2:	3502      	adds	r5, #2
 80062a4:	58c6      	ldr	r6, [r0, r3]
 80062a6:	5907      	ldr	r7, [r0, r4]
 80062a8:	50c7      	str	r7, [r0, r3]
 80062aa:	428d      	cmp	r5, r1
 80062ac:	5106      	str	r6, [r0, r4]
 80062ae:	d3e6      	bcc.n	800627e <arm_bitreversal_32+0xa>
 80062b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062b2:	4770      	bx	lr

080062b4 <arm_radix8_butterfly_f32>:
 80062b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b8:	ed2d 8b10 	vpush	{d8-d15}
 80062bc:	b095      	sub	sp, #84	@ 0x54
 80062be:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 80062c2:	4603      	mov	r3, r0
 80062c4:	3304      	adds	r3, #4
 80062c6:	ed9f bab9 	vldr	s22, [pc, #740]	@ 80065ac <arm_radix8_butterfly_f32+0x2f8>
 80062ca:	9012      	str	r0, [sp, #72]	@ 0x48
 80062cc:	468b      	mov	fp, r1
 80062ce:	9313      	str	r3, [sp, #76]	@ 0x4c
 80062d0:	4689      	mov	r9, r1
 80062d2:	ea4f 06db 	mov.w	r6, fp, lsr #3
 80062d6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80062d8:	960f      	str	r6, [sp, #60]	@ 0x3c
 80062da:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80062de:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80062e2:	eb03 0508 	add.w	r5, r3, r8
 80062e6:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80062ea:	eb05 040e 	add.w	r4, r5, lr
 80062ee:	0137      	lsls	r7, r6, #4
 80062f0:	eba6 030a 	sub.w	r3, r6, sl
 80062f4:	eb04 000e 	add.w	r0, r4, lr
 80062f8:	44b2      	add	sl, r6
 80062fa:	1d3a      	adds	r2, r7, #4
 80062fc:	9702      	str	r7, [sp, #8]
 80062fe:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8006302:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8006306:	ebae 0c06 	sub.w	ip, lr, r6
 800630a:	9703      	str	r7, [sp, #12]
 800630c:	eb03 0708 	add.w	r7, r3, r8
 8006310:	9701      	str	r7, [sp, #4]
 8006312:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8006316:	9706      	str	r7, [sp, #24]
 8006318:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800631a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800631e:	f10e 0104 	add.w	r1, lr, #4
 8006322:	4439      	add	r1, r7
 8006324:	443a      	add	r2, r7
 8006326:	0137      	lsls	r7, r6, #4
 8006328:	00f6      	lsls	r6, r6, #3
 800632a:	9704      	str	r7, [sp, #16]
 800632c:	9605      	str	r6, [sp, #20]
 800632e:	9f01      	ldr	r7, [sp, #4]
 8006330:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006332:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8006336:	f04f 0c00 	mov.w	ip, #0
 800633a:	edd4 6a00 	vldr	s13, [r4]
 800633e:	edd7 1a00 	vldr	s3, [r7]
 8006342:	ed16 aa01 	vldr	s20, [r6, #-4]
 8006346:	edd5 5a00 	vldr	s11, [r5]
 800634a:	ed52 9a01 	vldr	s19, [r2, #-4]
 800634e:	ed90 6a00 	vldr	s12, [r0]
 8006352:	ed51 7a01 	vldr	s15, [r1, #-4]
 8006356:	ed93 3a00 	vldr	s6, [r3]
 800635a:	ee39 0a86 	vadd.f32	s0, s19, s12
 800635e:	ee33 2a21 	vadd.f32	s4, s6, s3
 8006362:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8006366:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800636a:	ee35 7a02 	vadd.f32	s14, s10, s4
 800636e:	ee34 4a80 	vadd.f32	s8, s9, s0
 8006372:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006376:	ee74 6a07 	vadd.f32	s13, s8, s14
 800637a:	ee34 4a47 	vsub.f32	s8, s8, s14
 800637e:	ed46 6a01 	vstr	s13, [r6, #-4]
 8006382:	ed85 4a00 	vstr	s8, [r5]
 8006386:	edd1 6a00 	vldr	s13, [r1]
 800638a:	ed94 9a01 	vldr	s18, [r4, #4]
 800638e:	edd3 2a01 	vldr	s5, [r3, #4]
 8006392:	edd7 8a01 	vldr	s17, [r7, #4]
 8006396:	edd6 0a00 	vldr	s1, [r6]
 800639a:	edd5 3a01 	vldr	s7, [r5, #4]
 800639e:	ed90 8a01 	vldr	s16, [r0, #4]
 80063a2:	ed92 7a00 	vldr	s14, [r2]
 80063a6:	ee33 3a61 	vsub.f32	s6, s6, s3
 80063aa:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80063ae:	ee72 aae8 	vsub.f32	s21, s5, s17
 80063b2:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80063b6:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80063ba:	ee77 7a83 	vadd.f32	s15, s15, s6
 80063be:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80063c2:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80063c6:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80063ca:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80063ce:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80063d2:	ee77 0a08 	vadd.f32	s1, s14, s16
 80063d6:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80063da:	ee37 7a48 	vsub.f32	s14, s14, s16
 80063de:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80063e2:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80063e6:	ee76 6a89 	vadd.f32	s13, s13, s18
 80063ea:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80063ee:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80063f2:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80063f6:	ee35 5a42 	vsub.f32	s10, s10, s4
 80063fa:	ee36 0aa2 	vadd.f32	s0, s13, s5
 80063fe:	ee33 2a20 	vadd.f32	s4, s6, s1
 8006402:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8006406:	ee33 3a60 	vsub.f32	s6, s6, s1
 800640a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800640e:	ee77 0a01 	vadd.f32	s1, s14, s2
 8006412:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8006416:	ee37 7a41 	vsub.f32	s14, s14, s2
 800641a:	ee73 1a84 	vadd.f32	s3, s7, s8
 800641e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006422:	ee76 3a27 	vadd.f32	s7, s12, s15
 8006426:	ee76 7a67 	vsub.f32	s15, s12, s15
 800642a:	ee32 8a00 	vadd.f32	s16, s4, s0
 800642e:	ee33 1a45 	vsub.f32	s2, s6, s10
 8006432:	ee32 2a40 	vsub.f32	s4, s4, s0
 8006436:	ee35 5a03 	vadd.f32	s10, s10, s6
 800643a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800643e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8006442:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8006446:	ee34 6a67 	vsub.f32	s12, s8, s15
 800644a:	ee75 4a87 	vadd.f32	s9, s11, s14
 800644e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8006452:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8006456:	ee77 7a84 	vadd.f32	s15, s15, s8
 800645a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800645e:	44dc      	add	ip, fp
 8006460:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006464:	45e1      	cmp	r9, ip
 8006466:	ed86 8a00 	vstr	s16, [r6]
 800646a:	ed85 2a01 	vstr	s4, [r5, #4]
 800646e:	4456      	add	r6, sl
 8006470:	ed02 0a01 	vstr	s0, [r2, #-4]
 8006474:	4455      	add	r5, sl
 8006476:	edc0 6a00 	vstr	s13, [r0]
 800647a:	ed82 1a00 	vstr	s2, [r2]
 800647e:	ed80 5a01 	vstr	s10, [r0, #4]
 8006482:	4452      	add	r2, sl
 8006484:	ed01 3a01 	vstr	s6, [r1, #-4]
 8006488:	4450      	add	r0, sl
 800648a:	edc7 2a00 	vstr	s5, [r7]
 800648e:	edc4 4a00 	vstr	s9, [r4]
 8006492:	ed83 7a00 	vstr	s14, [r3]
 8006496:	edc1 5a00 	vstr	s11, [r1]
 800649a:	edc7 3a01 	vstr	s7, [r7, #4]
 800649e:	4451      	add	r1, sl
 80064a0:	ed84 6a01 	vstr	s12, [r4, #4]
 80064a4:	4457      	add	r7, sl
 80064a6:	edc3 7a01 	vstr	s15, [r3, #4]
 80064aa:	4454      	add	r4, sl
 80064ac:	4453      	add	r3, sl
 80064ae:	f63f af44 	bhi.w	800633a <arm_radix8_butterfly_f32+0x86>
 80064b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064b4:	2b07      	cmp	r3, #7
 80064b6:	f240 81b7 	bls.w	8006828 <arm_radix8_butterfly_f32+0x574>
 80064ba:	9b06      	ldr	r3, [sp, #24]
 80064bc:	9903      	ldr	r1, [sp, #12]
 80064be:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80064c0:	9e05      	ldr	r6, [sp, #20]
 80064c2:	9a04      	ldr	r2, [sp, #16]
 80064c4:	f103 0c08 	add.w	ip, r3, #8
 80064c8:	9b02      	ldr	r3, [sp, #8]
 80064ca:	3108      	adds	r1, #8
 80064cc:	f108 0808 	add.w	r8, r8, #8
 80064d0:	1841      	adds	r1, r0, r1
 80064d2:	3608      	adds	r6, #8
 80064d4:	330c      	adds	r3, #12
 80064d6:	4604      	mov	r4, r0
 80064d8:	4444      	add	r4, r8
 80064da:	18c3      	adds	r3, r0, r3
 80064dc:	9109      	str	r1, [sp, #36]	@ 0x24
 80064de:	1981      	adds	r1, r0, r6
 80064e0:	f10e 0e08 	add.w	lr, lr, #8
 80064e4:	3208      	adds	r2, #8
 80064e6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80064e8:	9107      	str	r1, [sp, #28]
 80064ea:	4604      	mov	r4, r0
 80064ec:	4601      	mov	r1, r0
 80064ee:	9304      	str	r3, [sp, #16]
 80064f0:	f100 030c 	add.w	r3, r0, #12
 80064f4:	4474      	add	r4, lr
 80064f6:	f04f 0801 	mov.w	r8, #1
 80064fa:	1882      	adds	r2, r0, r2
 80064fc:	4461      	add	r1, ip
 80064fe:	9305      	str	r3, [sp, #20]
 8006500:	464b      	mov	r3, r9
 8006502:	940a      	str	r4, [sp, #40]	@ 0x28
 8006504:	46c1      	mov	r9, r8
 8006506:	9208      	str	r2, [sp, #32]
 8006508:	46d8      	mov	r8, fp
 800650a:	9106      	str	r1, [sp, #24]
 800650c:	f04f 0e00 	mov.w	lr, #0
 8006510:	469b      	mov	fp, r3
 8006512:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006514:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006516:	449e      	add	lr, r3
 8006518:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800651c:	441a      	add	r2, r3
 800651e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006520:	441a      	add	r2, r3
 8006522:	18d4      	adds	r4, r2, r3
 8006524:	18e5      	adds	r5, r4, r3
 8006526:	18ee      	adds	r6, r5, r3
 8006528:	18f7      	adds	r7, r6, r3
 800652a:	eb07 0c03 	add.w	ip, r7, r3
 800652e:	920d      	str	r2, [sp, #52]	@ 0x34
 8006530:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8006534:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8006538:	910c      	str	r1, [sp, #48]	@ 0x30
 800653a:	4419      	add	r1, r3
 800653c:	9103      	str	r1, [sp, #12]
 800653e:	4419      	add	r1, r3
 8006540:	18ca      	adds	r2, r1, r3
 8006542:	9202      	str	r2, [sp, #8]
 8006544:	441a      	add	r2, r3
 8006546:	18d0      	adds	r0, r2, r3
 8006548:	ed92 ea01 	vldr	s28, [r2, #4]
 800654c:	9a02      	ldr	r2, [sp, #8]
 800654e:	edd4 7a00 	vldr	s15, [r4]
 8006552:	edd2 da01 	vldr	s27, [r2, #4]
 8006556:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006558:	ed91 da01 	vldr	s26, [r1, #4]
 800655c:	ed92 ca01 	vldr	s24, [r2, #4]
 8006560:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006562:	9903      	ldr	r1, [sp, #12]
 8006564:	edcd 7a03 	vstr	s15, [sp, #12]
 8006568:	edd2 7a00 	vldr	s15, [r2]
 800656c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800656e:	edcd 7a02 	vstr	s15, [sp, #8]
 8006572:	edd2 7a00 	vldr	s15, [r2]
 8006576:	edd0 ea01 	vldr	s29, [r0, #4]
 800657a:	edd1 ca01 	vldr	s25, [r1, #4]
 800657e:	eddc ba00 	vldr	s23, [ip]
 8006582:	edd7 aa00 	vldr	s21, [r7]
 8006586:	ed96 aa00 	vldr	s20, [r6]
 800658a:	edd5 9a00 	vldr	s19, [r5]
 800658e:	edcd 7a01 	vstr	s15, [sp, #4]
 8006592:	4403      	add	r3, r0
 8006594:	ed93 fa01 	vldr	s30, [r3, #4]
 8006598:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800659c:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 80065a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80065a4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80065a8:	46cc      	mov	ip, r9
 80065aa:	e001      	b.n	80065b0 <arm_radix8_butterfly_f32+0x2fc>
 80065ac:	3f3504f3 	.word	0x3f3504f3
 80065b0:	ed91 6a00 	vldr	s12, [r1]
 80065b4:	ed93 5a00 	vldr	s10, [r3]
 80065b8:	edd0 fa00 	vldr	s31, [r0]
 80065bc:	edd4 7a00 	vldr	s15, [r4]
 80065c0:	ed95 7a00 	vldr	s14, [r5]
 80065c4:	ed56 3a01 	vldr	s7, [r6, #-4]
 80065c8:	ed17 3a01 	vldr	s6, [r7, #-4]
 80065cc:	ed92 2a00 	vldr	s4, [r2]
 80065d0:	ed96 0a00 	vldr	s0, [r6]
 80065d4:	ee33 8a85 	vadd.f32	s16, s7, s10
 80065d8:	ee32 1a06 	vadd.f32	s2, s4, s12
 80065dc:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80065e0:	ee77 4a87 	vadd.f32	s9, s15, s14
 80065e4:	ee78 1a04 	vadd.f32	s3, s16, s8
 80065e8:	ee71 6a24 	vadd.f32	s13, s2, s9
 80065ec:	ee32 2a46 	vsub.f32	s4, s4, s12
 80065f0:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80065f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80065f8:	ed06 6a01 	vstr	s12, [r6, #-4]
 80065fc:	edd4 8a01 	vldr	s17, [r4, #4]
 8006600:	ed92 9a01 	vldr	s18, [r2, #4]
 8006604:	edd7 0a00 	vldr	s1, [r7]
 8006608:	edd1 2a01 	vldr	s5, [r1, #4]
 800660c:	ed95 7a01 	vldr	s14, [r5, #4]
 8006610:	ed93 6a01 	vldr	s12, [r3, #4]
 8006614:	edd0 5a01 	vldr	s11, [r0, #4]
 8006618:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800661c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8006620:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006624:	ee78 fac7 	vsub.f32	s31, s17, s14
 8006628:	ee38 4a44 	vsub.f32	s8, s16, s8
 800662c:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006630:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006634:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006638:	ee32 9a27 	vadd.f32	s18, s4, s15
 800663c:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006640:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006644:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8006648:	ee71 4a64 	vsub.f32	s9, s2, s9
 800664c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8006650:	ee32 1a08 	vadd.f32	s2, s4, s16
 8006654:	ee72 fa87 	vadd.f32	s31, s5, s14
 8006658:	ee32 2a48 	vsub.f32	s4, s4, s16
 800665c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006660:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006664:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006668:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800666c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006670:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8006674:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8006678:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800667c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006680:	ee74 0a22 	vadd.f32	s1, s8, s5
 8006684:	ee36 0a28 	vadd.f32	s0, s12, s17
 8006688:	ee74 2a62 	vsub.f32	s5, s8, s5
 800668c:	ee36 6a68 	vsub.f32	s12, s12, s17
 8006690:	ee32 4a64 	vsub.f32	s8, s4, s9
 8006694:	ee73 8a09 	vadd.f32	s17, s6, s18
 8006698:	ee74 4a82 	vadd.f32	s9, s9, s4
 800669c:	ee33 9a49 	vsub.f32	s18, s6, s18
 80066a0:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 80066a4:	ee35 3a85 	vadd.f32	s6, s11, s10
 80066a8:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80066ac:	ee33 5aa7 	vadd.f32	s10, s7, s15
 80066b0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80066b4:	ee69 3aa6 	vmul.f32	s7, s19, s13
 80066b8:	ee30 7a68 	vsub.f32	s14, s0, s17
 80066bc:	ee35 8a03 	vadd.f32	s16, s10, s6
 80066c0:	ee38 0a80 	vadd.f32	s0, s17, s0
 80066c4:	ee73 3a82 	vadd.f32	s7, s7, s4
 80066c8:	ee69 8aa1 	vmul.f32	s17, s19, s3
 80066cc:	ed9d 2a01 	vldr	s4, [sp, #4]
 80066d0:	eddd 1a02 	vldr	s3, [sp, #8]
 80066d4:	ee35 5a43 	vsub.f32	s10, s10, s6
 80066d8:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80066dc:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80066e0:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80066e4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80066e8:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80066ec:	ee76 5a49 	vsub.f32	s11, s12, s18
 80066f0:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 80066f4:	ee39 6a06 	vadd.f32	s12, s18, s12
 80066f8:	ee2c 9a84 	vmul.f32	s18, s25, s8
 80066fc:	ee21 4a84 	vmul.f32	s8, s3, s8
 8006700:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8006704:	ee22 7a07 	vmul.f32	s14, s4, s14
 8006708:	ee22 2a08 	vmul.f32	s4, s4, s16
 800670c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006710:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8006714:	ee31 1a09 	vadd.f32	s2, s2, s18
 8006718:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800671c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8006720:	ee74 0a60 	vsub.f32	s1, s8, s1
 8006724:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006728:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800672c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8006730:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006734:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8006738:	ee38 2a89 	vadd.f32	s4, s17, s18
 800673c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8006740:	ee38 8a04 	vadd.f32	s16, s16, s8
 8006744:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8006748:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800674c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8006750:	eddd 5a03 	vldr	s11, [sp, #12]
 8006754:	edc6 fa00 	vstr	s31, [r6]
 8006758:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800675c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8006760:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006764:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8006768:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800676c:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8006770:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006774:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8006778:	ee25 6a86 	vmul.f32	s12, s11, s12
 800677c:	ee74 4a89 	vadd.f32	s9, s9, s18
 8006780:	ee34 3a43 	vsub.f32	s6, s8, s6
 8006784:	ee78 8a85 	vadd.f32	s17, s17, s10
 8006788:	ee36 6a67 	vsub.f32	s12, s12, s15
 800678c:	44c4      	add	ip, r8
 800678e:	45e3      	cmp	fp, ip
 8006790:	edc3 3a00 	vstr	s7, [r3]
 8006794:	edc3 6a01 	vstr	s13, [r3, #4]
 8006798:	4456      	add	r6, sl
 800679a:	ed07 1a01 	vstr	s2, [r7, #-4]
 800679e:	edc7 0a00 	vstr	s1, [r7]
 80067a2:	4453      	add	r3, sl
 80067a4:	ed80 2a00 	vstr	s4, [r0]
 80067a8:	edc0 2a01 	vstr	s5, [r0, #4]
 80067ac:	4457      	add	r7, sl
 80067ae:	edc2 1a00 	vstr	s3, [r2]
 80067b2:	ed82 7a01 	vstr	s14, [r2, #4]
 80067b6:	4450      	add	r0, sl
 80067b8:	ed85 8a00 	vstr	s16, [r5]
 80067bc:	ed85 0a01 	vstr	s0, [r5, #4]
 80067c0:	4452      	add	r2, sl
 80067c2:	edc1 4a00 	vstr	s9, [r1]
 80067c6:	4455      	add	r5, sl
 80067c8:	ed81 3a01 	vstr	s6, [r1, #4]
 80067cc:	edc4 8a00 	vstr	s17, [r4]
 80067d0:	ed84 6a01 	vstr	s12, [r4, #4]
 80067d4:	4451      	add	r1, sl
 80067d6:	4454      	add	r4, sl
 80067d8:	f63f aeea 	bhi.w	80065b0 <arm_radix8_butterfly_f32+0x2fc>
 80067dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067de:	3308      	adds	r3, #8
 80067e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067e4:	3308      	adds	r3, #8
 80067e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80067e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ea:	3308      	adds	r3, #8
 80067ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80067ee:	9b08      	ldr	r3, [sp, #32]
 80067f0:	3308      	adds	r3, #8
 80067f2:	9308      	str	r3, [sp, #32]
 80067f4:	9b07      	ldr	r3, [sp, #28]
 80067f6:	3308      	adds	r3, #8
 80067f8:	9307      	str	r3, [sp, #28]
 80067fa:	9b06      	ldr	r3, [sp, #24]
 80067fc:	3308      	adds	r3, #8
 80067fe:	9306      	str	r3, [sp, #24]
 8006800:	9b05      	ldr	r3, [sp, #20]
 8006802:	3308      	adds	r3, #8
 8006804:	9305      	str	r3, [sp, #20]
 8006806:	9b04      	ldr	r3, [sp, #16]
 8006808:	3308      	adds	r3, #8
 800680a:	9304      	str	r3, [sp, #16]
 800680c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800680e:	f109 0901 	add.w	r9, r9, #1
 8006812:	454b      	cmp	r3, r9
 8006814:	f47f ae7d 	bne.w	8006512 <arm_radix8_butterfly_f32+0x25e>
 8006818:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800681a:	00db      	lsls	r3, r3, #3
 800681c:	b29b      	uxth	r3, r3
 800681e:	46d9      	mov	r9, fp
 8006820:	9310      	str	r3, [sp, #64]	@ 0x40
 8006822:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 8006826:	e554      	b.n	80062d2 <arm_radix8_butterfly_f32+0x1e>
 8006828:	b015      	add	sp, #84	@ 0x54
 800682a:	ecbd 8b10 	vpop	{d8-d15}
 800682e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006832:	bf00      	nop

08006834 <__cvt>:
 8006834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006838:	ec57 6b10 	vmov	r6, r7, d0
 800683c:	2f00      	cmp	r7, #0
 800683e:	460c      	mov	r4, r1
 8006840:	4619      	mov	r1, r3
 8006842:	463b      	mov	r3, r7
 8006844:	bfbb      	ittet	lt
 8006846:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800684a:	461f      	movlt	r7, r3
 800684c:	2300      	movge	r3, #0
 800684e:	232d      	movlt	r3, #45	@ 0x2d
 8006850:	700b      	strb	r3, [r1, #0]
 8006852:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006854:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006858:	4691      	mov	r9, r2
 800685a:	f023 0820 	bic.w	r8, r3, #32
 800685e:	bfbc      	itt	lt
 8006860:	4632      	movlt	r2, r6
 8006862:	4616      	movlt	r6, r2
 8006864:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006868:	d005      	beq.n	8006876 <__cvt+0x42>
 800686a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800686e:	d100      	bne.n	8006872 <__cvt+0x3e>
 8006870:	3401      	adds	r4, #1
 8006872:	2102      	movs	r1, #2
 8006874:	e000      	b.n	8006878 <__cvt+0x44>
 8006876:	2103      	movs	r1, #3
 8006878:	ab03      	add	r3, sp, #12
 800687a:	9301      	str	r3, [sp, #4]
 800687c:	ab02      	add	r3, sp, #8
 800687e:	9300      	str	r3, [sp, #0]
 8006880:	ec47 6b10 	vmov	d0, r6, r7
 8006884:	4653      	mov	r3, sl
 8006886:	4622      	mov	r2, r4
 8006888:	f000 fe22 	bl	80074d0 <_dtoa_r>
 800688c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006890:	4605      	mov	r5, r0
 8006892:	d119      	bne.n	80068c8 <__cvt+0x94>
 8006894:	f019 0f01 	tst.w	r9, #1
 8006898:	d00e      	beq.n	80068b8 <__cvt+0x84>
 800689a:	eb00 0904 	add.w	r9, r0, r4
 800689e:	2200      	movs	r2, #0
 80068a0:	2300      	movs	r3, #0
 80068a2:	4630      	mov	r0, r6
 80068a4:	4639      	mov	r1, r7
 80068a6:	f7fa f90f 	bl	8000ac8 <__aeabi_dcmpeq>
 80068aa:	b108      	cbz	r0, 80068b0 <__cvt+0x7c>
 80068ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80068b0:	2230      	movs	r2, #48	@ 0x30
 80068b2:	9b03      	ldr	r3, [sp, #12]
 80068b4:	454b      	cmp	r3, r9
 80068b6:	d31e      	bcc.n	80068f6 <__cvt+0xc2>
 80068b8:	9b03      	ldr	r3, [sp, #12]
 80068ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80068bc:	1b5b      	subs	r3, r3, r5
 80068be:	4628      	mov	r0, r5
 80068c0:	6013      	str	r3, [r2, #0]
 80068c2:	b004      	add	sp, #16
 80068c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068cc:	eb00 0904 	add.w	r9, r0, r4
 80068d0:	d1e5      	bne.n	800689e <__cvt+0x6a>
 80068d2:	7803      	ldrb	r3, [r0, #0]
 80068d4:	2b30      	cmp	r3, #48	@ 0x30
 80068d6:	d10a      	bne.n	80068ee <__cvt+0xba>
 80068d8:	2200      	movs	r2, #0
 80068da:	2300      	movs	r3, #0
 80068dc:	4630      	mov	r0, r6
 80068de:	4639      	mov	r1, r7
 80068e0:	f7fa f8f2 	bl	8000ac8 <__aeabi_dcmpeq>
 80068e4:	b918      	cbnz	r0, 80068ee <__cvt+0xba>
 80068e6:	f1c4 0401 	rsb	r4, r4, #1
 80068ea:	f8ca 4000 	str.w	r4, [sl]
 80068ee:	f8da 3000 	ldr.w	r3, [sl]
 80068f2:	4499      	add	r9, r3
 80068f4:	e7d3      	b.n	800689e <__cvt+0x6a>
 80068f6:	1c59      	adds	r1, r3, #1
 80068f8:	9103      	str	r1, [sp, #12]
 80068fa:	701a      	strb	r2, [r3, #0]
 80068fc:	e7d9      	b.n	80068b2 <__cvt+0x7e>

080068fe <__exponent>:
 80068fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006900:	2900      	cmp	r1, #0
 8006902:	bfba      	itte	lt
 8006904:	4249      	neglt	r1, r1
 8006906:	232d      	movlt	r3, #45	@ 0x2d
 8006908:	232b      	movge	r3, #43	@ 0x2b
 800690a:	2909      	cmp	r1, #9
 800690c:	7002      	strb	r2, [r0, #0]
 800690e:	7043      	strb	r3, [r0, #1]
 8006910:	dd29      	ble.n	8006966 <__exponent+0x68>
 8006912:	f10d 0307 	add.w	r3, sp, #7
 8006916:	461d      	mov	r5, r3
 8006918:	270a      	movs	r7, #10
 800691a:	461a      	mov	r2, r3
 800691c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006920:	fb07 1416 	mls	r4, r7, r6, r1
 8006924:	3430      	adds	r4, #48	@ 0x30
 8006926:	f802 4c01 	strb.w	r4, [r2, #-1]
 800692a:	460c      	mov	r4, r1
 800692c:	2c63      	cmp	r4, #99	@ 0x63
 800692e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006932:	4631      	mov	r1, r6
 8006934:	dcf1      	bgt.n	800691a <__exponent+0x1c>
 8006936:	3130      	adds	r1, #48	@ 0x30
 8006938:	1e94      	subs	r4, r2, #2
 800693a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800693e:	1c41      	adds	r1, r0, #1
 8006940:	4623      	mov	r3, r4
 8006942:	42ab      	cmp	r3, r5
 8006944:	d30a      	bcc.n	800695c <__exponent+0x5e>
 8006946:	f10d 0309 	add.w	r3, sp, #9
 800694a:	1a9b      	subs	r3, r3, r2
 800694c:	42ac      	cmp	r4, r5
 800694e:	bf88      	it	hi
 8006950:	2300      	movhi	r3, #0
 8006952:	3302      	adds	r3, #2
 8006954:	4403      	add	r3, r0
 8006956:	1a18      	subs	r0, r3, r0
 8006958:	b003      	add	sp, #12
 800695a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800695c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006960:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006964:	e7ed      	b.n	8006942 <__exponent+0x44>
 8006966:	2330      	movs	r3, #48	@ 0x30
 8006968:	3130      	adds	r1, #48	@ 0x30
 800696a:	7083      	strb	r3, [r0, #2]
 800696c:	70c1      	strb	r1, [r0, #3]
 800696e:	1d03      	adds	r3, r0, #4
 8006970:	e7f1      	b.n	8006956 <__exponent+0x58>
	...

08006974 <_printf_float>:
 8006974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006978:	b08d      	sub	sp, #52	@ 0x34
 800697a:	460c      	mov	r4, r1
 800697c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006980:	4616      	mov	r6, r2
 8006982:	461f      	mov	r7, r3
 8006984:	4605      	mov	r5, r0
 8006986:	f000 fce7 	bl	8007358 <_localeconv_r>
 800698a:	6803      	ldr	r3, [r0, #0]
 800698c:	9304      	str	r3, [sp, #16]
 800698e:	4618      	mov	r0, r3
 8006990:	f7f9 fc6e 	bl	8000270 <strlen>
 8006994:	2300      	movs	r3, #0
 8006996:	930a      	str	r3, [sp, #40]	@ 0x28
 8006998:	f8d8 3000 	ldr.w	r3, [r8]
 800699c:	9005      	str	r0, [sp, #20]
 800699e:	3307      	adds	r3, #7
 80069a0:	f023 0307 	bic.w	r3, r3, #7
 80069a4:	f103 0208 	add.w	r2, r3, #8
 80069a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80069ac:	f8d4 b000 	ldr.w	fp, [r4]
 80069b0:	f8c8 2000 	str.w	r2, [r8]
 80069b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80069b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80069bc:	9307      	str	r3, [sp, #28]
 80069be:	f8cd 8018 	str.w	r8, [sp, #24]
 80069c2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80069c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069ca:	4b9c      	ldr	r3, [pc, #624]	@ (8006c3c <_printf_float+0x2c8>)
 80069cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069d0:	f7fa f8ac 	bl	8000b2c <__aeabi_dcmpun>
 80069d4:	bb70      	cbnz	r0, 8006a34 <_printf_float+0xc0>
 80069d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069da:	4b98      	ldr	r3, [pc, #608]	@ (8006c3c <_printf_float+0x2c8>)
 80069dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069e0:	f7fa f886 	bl	8000af0 <__aeabi_dcmple>
 80069e4:	bb30      	cbnz	r0, 8006a34 <_printf_float+0xc0>
 80069e6:	2200      	movs	r2, #0
 80069e8:	2300      	movs	r3, #0
 80069ea:	4640      	mov	r0, r8
 80069ec:	4649      	mov	r1, r9
 80069ee:	f7fa f875 	bl	8000adc <__aeabi_dcmplt>
 80069f2:	b110      	cbz	r0, 80069fa <_printf_float+0x86>
 80069f4:	232d      	movs	r3, #45	@ 0x2d
 80069f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069fa:	4a91      	ldr	r2, [pc, #580]	@ (8006c40 <_printf_float+0x2cc>)
 80069fc:	4b91      	ldr	r3, [pc, #580]	@ (8006c44 <_printf_float+0x2d0>)
 80069fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006a02:	bf94      	ite	ls
 8006a04:	4690      	movls	r8, r2
 8006a06:	4698      	movhi	r8, r3
 8006a08:	2303      	movs	r3, #3
 8006a0a:	6123      	str	r3, [r4, #16]
 8006a0c:	f02b 0304 	bic.w	r3, fp, #4
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	f04f 0900 	mov.w	r9, #0
 8006a16:	9700      	str	r7, [sp, #0]
 8006a18:	4633      	mov	r3, r6
 8006a1a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006a1c:	4621      	mov	r1, r4
 8006a1e:	4628      	mov	r0, r5
 8006a20:	f000 f9d2 	bl	8006dc8 <_printf_common>
 8006a24:	3001      	adds	r0, #1
 8006a26:	f040 808d 	bne.w	8006b44 <_printf_float+0x1d0>
 8006a2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a2e:	b00d      	add	sp, #52	@ 0x34
 8006a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a34:	4642      	mov	r2, r8
 8006a36:	464b      	mov	r3, r9
 8006a38:	4640      	mov	r0, r8
 8006a3a:	4649      	mov	r1, r9
 8006a3c:	f7fa f876 	bl	8000b2c <__aeabi_dcmpun>
 8006a40:	b140      	cbz	r0, 8006a54 <_printf_float+0xe0>
 8006a42:	464b      	mov	r3, r9
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	bfbc      	itt	lt
 8006a48:	232d      	movlt	r3, #45	@ 0x2d
 8006a4a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006a4e:	4a7e      	ldr	r2, [pc, #504]	@ (8006c48 <_printf_float+0x2d4>)
 8006a50:	4b7e      	ldr	r3, [pc, #504]	@ (8006c4c <_printf_float+0x2d8>)
 8006a52:	e7d4      	b.n	80069fe <_printf_float+0x8a>
 8006a54:	6863      	ldr	r3, [r4, #4]
 8006a56:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006a5a:	9206      	str	r2, [sp, #24]
 8006a5c:	1c5a      	adds	r2, r3, #1
 8006a5e:	d13b      	bne.n	8006ad8 <_printf_float+0x164>
 8006a60:	2306      	movs	r3, #6
 8006a62:	6063      	str	r3, [r4, #4]
 8006a64:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006a68:	2300      	movs	r3, #0
 8006a6a:	6022      	str	r2, [r4, #0]
 8006a6c:	9303      	str	r3, [sp, #12]
 8006a6e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006a70:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006a74:	ab09      	add	r3, sp, #36	@ 0x24
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	6861      	ldr	r1, [r4, #4]
 8006a7a:	ec49 8b10 	vmov	d0, r8, r9
 8006a7e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006a82:	4628      	mov	r0, r5
 8006a84:	f7ff fed6 	bl	8006834 <__cvt>
 8006a88:	9b06      	ldr	r3, [sp, #24]
 8006a8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a8c:	2b47      	cmp	r3, #71	@ 0x47
 8006a8e:	4680      	mov	r8, r0
 8006a90:	d129      	bne.n	8006ae6 <_printf_float+0x172>
 8006a92:	1cc8      	adds	r0, r1, #3
 8006a94:	db02      	blt.n	8006a9c <_printf_float+0x128>
 8006a96:	6863      	ldr	r3, [r4, #4]
 8006a98:	4299      	cmp	r1, r3
 8006a9a:	dd41      	ble.n	8006b20 <_printf_float+0x1ac>
 8006a9c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006aa0:	fa5f fa8a 	uxtb.w	sl, sl
 8006aa4:	3901      	subs	r1, #1
 8006aa6:	4652      	mov	r2, sl
 8006aa8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006aac:	9109      	str	r1, [sp, #36]	@ 0x24
 8006aae:	f7ff ff26 	bl	80068fe <__exponent>
 8006ab2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ab4:	1813      	adds	r3, r2, r0
 8006ab6:	2a01      	cmp	r2, #1
 8006ab8:	4681      	mov	r9, r0
 8006aba:	6123      	str	r3, [r4, #16]
 8006abc:	dc02      	bgt.n	8006ac4 <_printf_float+0x150>
 8006abe:	6822      	ldr	r2, [r4, #0]
 8006ac0:	07d2      	lsls	r2, r2, #31
 8006ac2:	d501      	bpl.n	8006ac8 <_printf_float+0x154>
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	6123      	str	r3, [r4, #16]
 8006ac8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d0a2      	beq.n	8006a16 <_printf_float+0xa2>
 8006ad0:	232d      	movs	r3, #45	@ 0x2d
 8006ad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ad6:	e79e      	b.n	8006a16 <_printf_float+0xa2>
 8006ad8:	9a06      	ldr	r2, [sp, #24]
 8006ada:	2a47      	cmp	r2, #71	@ 0x47
 8006adc:	d1c2      	bne.n	8006a64 <_printf_float+0xf0>
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1c0      	bne.n	8006a64 <_printf_float+0xf0>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e7bd      	b.n	8006a62 <_printf_float+0xee>
 8006ae6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006aea:	d9db      	bls.n	8006aa4 <_printf_float+0x130>
 8006aec:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006af0:	d118      	bne.n	8006b24 <_printf_float+0x1b0>
 8006af2:	2900      	cmp	r1, #0
 8006af4:	6863      	ldr	r3, [r4, #4]
 8006af6:	dd0b      	ble.n	8006b10 <_printf_float+0x19c>
 8006af8:	6121      	str	r1, [r4, #16]
 8006afa:	b913      	cbnz	r3, 8006b02 <_printf_float+0x18e>
 8006afc:	6822      	ldr	r2, [r4, #0]
 8006afe:	07d0      	lsls	r0, r2, #31
 8006b00:	d502      	bpl.n	8006b08 <_printf_float+0x194>
 8006b02:	3301      	adds	r3, #1
 8006b04:	440b      	add	r3, r1
 8006b06:	6123      	str	r3, [r4, #16]
 8006b08:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006b0a:	f04f 0900 	mov.w	r9, #0
 8006b0e:	e7db      	b.n	8006ac8 <_printf_float+0x154>
 8006b10:	b913      	cbnz	r3, 8006b18 <_printf_float+0x1a4>
 8006b12:	6822      	ldr	r2, [r4, #0]
 8006b14:	07d2      	lsls	r2, r2, #31
 8006b16:	d501      	bpl.n	8006b1c <_printf_float+0x1a8>
 8006b18:	3302      	adds	r3, #2
 8006b1a:	e7f4      	b.n	8006b06 <_printf_float+0x192>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e7f2      	b.n	8006b06 <_printf_float+0x192>
 8006b20:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006b24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b26:	4299      	cmp	r1, r3
 8006b28:	db05      	blt.n	8006b36 <_printf_float+0x1c2>
 8006b2a:	6823      	ldr	r3, [r4, #0]
 8006b2c:	6121      	str	r1, [r4, #16]
 8006b2e:	07d8      	lsls	r0, r3, #31
 8006b30:	d5ea      	bpl.n	8006b08 <_printf_float+0x194>
 8006b32:	1c4b      	adds	r3, r1, #1
 8006b34:	e7e7      	b.n	8006b06 <_printf_float+0x192>
 8006b36:	2900      	cmp	r1, #0
 8006b38:	bfd4      	ite	le
 8006b3a:	f1c1 0202 	rsble	r2, r1, #2
 8006b3e:	2201      	movgt	r2, #1
 8006b40:	4413      	add	r3, r2
 8006b42:	e7e0      	b.n	8006b06 <_printf_float+0x192>
 8006b44:	6823      	ldr	r3, [r4, #0]
 8006b46:	055a      	lsls	r2, r3, #21
 8006b48:	d407      	bmi.n	8006b5a <_printf_float+0x1e6>
 8006b4a:	6923      	ldr	r3, [r4, #16]
 8006b4c:	4642      	mov	r2, r8
 8006b4e:	4631      	mov	r1, r6
 8006b50:	4628      	mov	r0, r5
 8006b52:	47b8      	blx	r7
 8006b54:	3001      	adds	r0, #1
 8006b56:	d12b      	bne.n	8006bb0 <_printf_float+0x23c>
 8006b58:	e767      	b.n	8006a2a <_printf_float+0xb6>
 8006b5a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b5e:	f240 80dd 	bls.w	8006d1c <_printf_float+0x3a8>
 8006b62:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b66:	2200      	movs	r2, #0
 8006b68:	2300      	movs	r3, #0
 8006b6a:	f7f9 ffad 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	d033      	beq.n	8006bda <_printf_float+0x266>
 8006b72:	4a37      	ldr	r2, [pc, #220]	@ (8006c50 <_printf_float+0x2dc>)
 8006b74:	2301      	movs	r3, #1
 8006b76:	4631      	mov	r1, r6
 8006b78:	4628      	mov	r0, r5
 8006b7a:	47b8      	blx	r7
 8006b7c:	3001      	adds	r0, #1
 8006b7e:	f43f af54 	beq.w	8006a2a <_printf_float+0xb6>
 8006b82:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006b86:	4543      	cmp	r3, r8
 8006b88:	db02      	blt.n	8006b90 <_printf_float+0x21c>
 8006b8a:	6823      	ldr	r3, [r4, #0]
 8006b8c:	07d8      	lsls	r0, r3, #31
 8006b8e:	d50f      	bpl.n	8006bb0 <_printf_float+0x23c>
 8006b90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b94:	4631      	mov	r1, r6
 8006b96:	4628      	mov	r0, r5
 8006b98:	47b8      	blx	r7
 8006b9a:	3001      	adds	r0, #1
 8006b9c:	f43f af45 	beq.w	8006a2a <_printf_float+0xb6>
 8006ba0:	f04f 0900 	mov.w	r9, #0
 8006ba4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006ba8:	f104 0a1a 	add.w	sl, r4, #26
 8006bac:	45c8      	cmp	r8, r9
 8006bae:	dc09      	bgt.n	8006bc4 <_printf_float+0x250>
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	079b      	lsls	r3, r3, #30
 8006bb4:	f100 8103 	bmi.w	8006dbe <_printf_float+0x44a>
 8006bb8:	68e0      	ldr	r0, [r4, #12]
 8006bba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bbc:	4298      	cmp	r0, r3
 8006bbe:	bfb8      	it	lt
 8006bc0:	4618      	movlt	r0, r3
 8006bc2:	e734      	b.n	8006a2e <_printf_float+0xba>
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	4652      	mov	r2, sl
 8006bc8:	4631      	mov	r1, r6
 8006bca:	4628      	mov	r0, r5
 8006bcc:	47b8      	blx	r7
 8006bce:	3001      	adds	r0, #1
 8006bd0:	f43f af2b 	beq.w	8006a2a <_printf_float+0xb6>
 8006bd4:	f109 0901 	add.w	r9, r9, #1
 8006bd8:	e7e8      	b.n	8006bac <_printf_float+0x238>
 8006bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	dc39      	bgt.n	8006c54 <_printf_float+0x2e0>
 8006be0:	4a1b      	ldr	r2, [pc, #108]	@ (8006c50 <_printf_float+0x2dc>)
 8006be2:	2301      	movs	r3, #1
 8006be4:	4631      	mov	r1, r6
 8006be6:	4628      	mov	r0, r5
 8006be8:	47b8      	blx	r7
 8006bea:	3001      	adds	r0, #1
 8006bec:	f43f af1d 	beq.w	8006a2a <_printf_float+0xb6>
 8006bf0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006bf4:	ea59 0303 	orrs.w	r3, r9, r3
 8006bf8:	d102      	bne.n	8006c00 <_printf_float+0x28c>
 8006bfa:	6823      	ldr	r3, [r4, #0]
 8006bfc:	07d9      	lsls	r1, r3, #31
 8006bfe:	d5d7      	bpl.n	8006bb0 <_printf_float+0x23c>
 8006c00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c04:	4631      	mov	r1, r6
 8006c06:	4628      	mov	r0, r5
 8006c08:	47b8      	blx	r7
 8006c0a:	3001      	adds	r0, #1
 8006c0c:	f43f af0d 	beq.w	8006a2a <_printf_float+0xb6>
 8006c10:	f04f 0a00 	mov.w	sl, #0
 8006c14:	f104 0b1a 	add.w	fp, r4, #26
 8006c18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c1a:	425b      	negs	r3, r3
 8006c1c:	4553      	cmp	r3, sl
 8006c1e:	dc01      	bgt.n	8006c24 <_printf_float+0x2b0>
 8006c20:	464b      	mov	r3, r9
 8006c22:	e793      	b.n	8006b4c <_printf_float+0x1d8>
 8006c24:	2301      	movs	r3, #1
 8006c26:	465a      	mov	r2, fp
 8006c28:	4631      	mov	r1, r6
 8006c2a:	4628      	mov	r0, r5
 8006c2c:	47b8      	blx	r7
 8006c2e:	3001      	adds	r0, #1
 8006c30:	f43f aefb 	beq.w	8006a2a <_printf_float+0xb6>
 8006c34:	f10a 0a01 	add.w	sl, sl, #1
 8006c38:	e7ee      	b.n	8006c18 <_printf_float+0x2a4>
 8006c3a:	bf00      	nop
 8006c3c:	7fefffff 	.word	0x7fefffff
 8006c40:	0800a120 	.word	0x0800a120
 8006c44:	0800a124 	.word	0x0800a124
 8006c48:	0800a128 	.word	0x0800a128
 8006c4c:	0800a12c 	.word	0x0800a12c
 8006c50:	0800a130 	.word	0x0800a130
 8006c54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c5a:	4553      	cmp	r3, sl
 8006c5c:	bfa8      	it	ge
 8006c5e:	4653      	movge	r3, sl
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	4699      	mov	r9, r3
 8006c64:	dc36      	bgt.n	8006cd4 <_printf_float+0x360>
 8006c66:	f04f 0b00 	mov.w	fp, #0
 8006c6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c6e:	f104 021a 	add.w	r2, r4, #26
 8006c72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c74:	9306      	str	r3, [sp, #24]
 8006c76:	eba3 0309 	sub.w	r3, r3, r9
 8006c7a:	455b      	cmp	r3, fp
 8006c7c:	dc31      	bgt.n	8006ce2 <_printf_float+0x36e>
 8006c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c80:	459a      	cmp	sl, r3
 8006c82:	dc3a      	bgt.n	8006cfa <_printf_float+0x386>
 8006c84:	6823      	ldr	r3, [r4, #0]
 8006c86:	07da      	lsls	r2, r3, #31
 8006c88:	d437      	bmi.n	8006cfa <_printf_float+0x386>
 8006c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c8c:	ebaa 0903 	sub.w	r9, sl, r3
 8006c90:	9b06      	ldr	r3, [sp, #24]
 8006c92:	ebaa 0303 	sub.w	r3, sl, r3
 8006c96:	4599      	cmp	r9, r3
 8006c98:	bfa8      	it	ge
 8006c9a:	4699      	movge	r9, r3
 8006c9c:	f1b9 0f00 	cmp.w	r9, #0
 8006ca0:	dc33      	bgt.n	8006d0a <_printf_float+0x396>
 8006ca2:	f04f 0800 	mov.w	r8, #0
 8006ca6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006caa:	f104 0b1a 	add.w	fp, r4, #26
 8006cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cb0:	ebaa 0303 	sub.w	r3, sl, r3
 8006cb4:	eba3 0309 	sub.w	r3, r3, r9
 8006cb8:	4543      	cmp	r3, r8
 8006cba:	f77f af79 	ble.w	8006bb0 <_printf_float+0x23c>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	465a      	mov	r2, fp
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	47b8      	blx	r7
 8006cc8:	3001      	adds	r0, #1
 8006cca:	f43f aeae 	beq.w	8006a2a <_printf_float+0xb6>
 8006cce:	f108 0801 	add.w	r8, r8, #1
 8006cd2:	e7ec      	b.n	8006cae <_printf_float+0x33a>
 8006cd4:	4642      	mov	r2, r8
 8006cd6:	4631      	mov	r1, r6
 8006cd8:	4628      	mov	r0, r5
 8006cda:	47b8      	blx	r7
 8006cdc:	3001      	adds	r0, #1
 8006cde:	d1c2      	bne.n	8006c66 <_printf_float+0x2f2>
 8006ce0:	e6a3      	b.n	8006a2a <_printf_float+0xb6>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	4631      	mov	r1, r6
 8006ce6:	4628      	mov	r0, r5
 8006ce8:	9206      	str	r2, [sp, #24]
 8006cea:	47b8      	blx	r7
 8006cec:	3001      	adds	r0, #1
 8006cee:	f43f ae9c 	beq.w	8006a2a <_printf_float+0xb6>
 8006cf2:	9a06      	ldr	r2, [sp, #24]
 8006cf4:	f10b 0b01 	add.w	fp, fp, #1
 8006cf8:	e7bb      	b.n	8006c72 <_printf_float+0x2fe>
 8006cfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cfe:	4631      	mov	r1, r6
 8006d00:	4628      	mov	r0, r5
 8006d02:	47b8      	blx	r7
 8006d04:	3001      	adds	r0, #1
 8006d06:	d1c0      	bne.n	8006c8a <_printf_float+0x316>
 8006d08:	e68f      	b.n	8006a2a <_printf_float+0xb6>
 8006d0a:	9a06      	ldr	r2, [sp, #24]
 8006d0c:	464b      	mov	r3, r9
 8006d0e:	4442      	add	r2, r8
 8006d10:	4631      	mov	r1, r6
 8006d12:	4628      	mov	r0, r5
 8006d14:	47b8      	blx	r7
 8006d16:	3001      	adds	r0, #1
 8006d18:	d1c3      	bne.n	8006ca2 <_printf_float+0x32e>
 8006d1a:	e686      	b.n	8006a2a <_printf_float+0xb6>
 8006d1c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d20:	f1ba 0f01 	cmp.w	sl, #1
 8006d24:	dc01      	bgt.n	8006d2a <_printf_float+0x3b6>
 8006d26:	07db      	lsls	r3, r3, #31
 8006d28:	d536      	bpl.n	8006d98 <_printf_float+0x424>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	4642      	mov	r2, r8
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4628      	mov	r0, r5
 8006d32:	47b8      	blx	r7
 8006d34:	3001      	adds	r0, #1
 8006d36:	f43f ae78 	beq.w	8006a2a <_printf_float+0xb6>
 8006d3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d3e:	4631      	mov	r1, r6
 8006d40:	4628      	mov	r0, r5
 8006d42:	47b8      	blx	r7
 8006d44:	3001      	adds	r0, #1
 8006d46:	f43f ae70 	beq.w	8006a2a <_printf_float+0xb6>
 8006d4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d4e:	2200      	movs	r2, #0
 8006d50:	2300      	movs	r3, #0
 8006d52:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006d56:	f7f9 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d5a:	b9c0      	cbnz	r0, 8006d8e <_printf_float+0x41a>
 8006d5c:	4653      	mov	r3, sl
 8006d5e:	f108 0201 	add.w	r2, r8, #1
 8006d62:	4631      	mov	r1, r6
 8006d64:	4628      	mov	r0, r5
 8006d66:	47b8      	blx	r7
 8006d68:	3001      	adds	r0, #1
 8006d6a:	d10c      	bne.n	8006d86 <_printf_float+0x412>
 8006d6c:	e65d      	b.n	8006a2a <_printf_float+0xb6>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	465a      	mov	r2, fp
 8006d72:	4631      	mov	r1, r6
 8006d74:	4628      	mov	r0, r5
 8006d76:	47b8      	blx	r7
 8006d78:	3001      	adds	r0, #1
 8006d7a:	f43f ae56 	beq.w	8006a2a <_printf_float+0xb6>
 8006d7e:	f108 0801 	add.w	r8, r8, #1
 8006d82:	45d0      	cmp	r8, sl
 8006d84:	dbf3      	blt.n	8006d6e <_printf_float+0x3fa>
 8006d86:	464b      	mov	r3, r9
 8006d88:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006d8c:	e6df      	b.n	8006b4e <_printf_float+0x1da>
 8006d8e:	f04f 0800 	mov.w	r8, #0
 8006d92:	f104 0b1a 	add.w	fp, r4, #26
 8006d96:	e7f4      	b.n	8006d82 <_printf_float+0x40e>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	4642      	mov	r2, r8
 8006d9c:	e7e1      	b.n	8006d62 <_printf_float+0x3ee>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	464a      	mov	r2, r9
 8006da2:	4631      	mov	r1, r6
 8006da4:	4628      	mov	r0, r5
 8006da6:	47b8      	blx	r7
 8006da8:	3001      	adds	r0, #1
 8006daa:	f43f ae3e 	beq.w	8006a2a <_printf_float+0xb6>
 8006dae:	f108 0801 	add.w	r8, r8, #1
 8006db2:	68e3      	ldr	r3, [r4, #12]
 8006db4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006db6:	1a5b      	subs	r3, r3, r1
 8006db8:	4543      	cmp	r3, r8
 8006dba:	dcf0      	bgt.n	8006d9e <_printf_float+0x42a>
 8006dbc:	e6fc      	b.n	8006bb8 <_printf_float+0x244>
 8006dbe:	f04f 0800 	mov.w	r8, #0
 8006dc2:	f104 0919 	add.w	r9, r4, #25
 8006dc6:	e7f4      	b.n	8006db2 <_printf_float+0x43e>

08006dc8 <_printf_common>:
 8006dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dcc:	4616      	mov	r6, r2
 8006dce:	4698      	mov	r8, r3
 8006dd0:	688a      	ldr	r2, [r1, #8]
 8006dd2:	690b      	ldr	r3, [r1, #16]
 8006dd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	bfb8      	it	lt
 8006ddc:	4613      	movlt	r3, r2
 8006dde:	6033      	str	r3, [r6, #0]
 8006de0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006de4:	4607      	mov	r7, r0
 8006de6:	460c      	mov	r4, r1
 8006de8:	b10a      	cbz	r2, 8006dee <_printf_common+0x26>
 8006dea:	3301      	adds	r3, #1
 8006dec:	6033      	str	r3, [r6, #0]
 8006dee:	6823      	ldr	r3, [r4, #0]
 8006df0:	0699      	lsls	r1, r3, #26
 8006df2:	bf42      	ittt	mi
 8006df4:	6833      	ldrmi	r3, [r6, #0]
 8006df6:	3302      	addmi	r3, #2
 8006df8:	6033      	strmi	r3, [r6, #0]
 8006dfa:	6825      	ldr	r5, [r4, #0]
 8006dfc:	f015 0506 	ands.w	r5, r5, #6
 8006e00:	d106      	bne.n	8006e10 <_printf_common+0x48>
 8006e02:	f104 0a19 	add.w	sl, r4, #25
 8006e06:	68e3      	ldr	r3, [r4, #12]
 8006e08:	6832      	ldr	r2, [r6, #0]
 8006e0a:	1a9b      	subs	r3, r3, r2
 8006e0c:	42ab      	cmp	r3, r5
 8006e0e:	dc26      	bgt.n	8006e5e <_printf_common+0x96>
 8006e10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e14:	6822      	ldr	r2, [r4, #0]
 8006e16:	3b00      	subs	r3, #0
 8006e18:	bf18      	it	ne
 8006e1a:	2301      	movne	r3, #1
 8006e1c:	0692      	lsls	r2, r2, #26
 8006e1e:	d42b      	bmi.n	8006e78 <_printf_common+0xb0>
 8006e20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e24:	4641      	mov	r1, r8
 8006e26:	4638      	mov	r0, r7
 8006e28:	47c8      	blx	r9
 8006e2a:	3001      	adds	r0, #1
 8006e2c:	d01e      	beq.n	8006e6c <_printf_common+0xa4>
 8006e2e:	6823      	ldr	r3, [r4, #0]
 8006e30:	6922      	ldr	r2, [r4, #16]
 8006e32:	f003 0306 	and.w	r3, r3, #6
 8006e36:	2b04      	cmp	r3, #4
 8006e38:	bf02      	ittt	eq
 8006e3a:	68e5      	ldreq	r5, [r4, #12]
 8006e3c:	6833      	ldreq	r3, [r6, #0]
 8006e3e:	1aed      	subeq	r5, r5, r3
 8006e40:	68a3      	ldr	r3, [r4, #8]
 8006e42:	bf0c      	ite	eq
 8006e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e48:	2500      	movne	r5, #0
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	bfc4      	itt	gt
 8006e4e:	1a9b      	subgt	r3, r3, r2
 8006e50:	18ed      	addgt	r5, r5, r3
 8006e52:	2600      	movs	r6, #0
 8006e54:	341a      	adds	r4, #26
 8006e56:	42b5      	cmp	r5, r6
 8006e58:	d11a      	bne.n	8006e90 <_printf_common+0xc8>
 8006e5a:	2000      	movs	r0, #0
 8006e5c:	e008      	b.n	8006e70 <_printf_common+0xa8>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4652      	mov	r2, sl
 8006e62:	4641      	mov	r1, r8
 8006e64:	4638      	mov	r0, r7
 8006e66:	47c8      	blx	r9
 8006e68:	3001      	adds	r0, #1
 8006e6a:	d103      	bne.n	8006e74 <_printf_common+0xac>
 8006e6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e74:	3501      	adds	r5, #1
 8006e76:	e7c6      	b.n	8006e06 <_printf_common+0x3e>
 8006e78:	18e1      	adds	r1, r4, r3
 8006e7a:	1c5a      	adds	r2, r3, #1
 8006e7c:	2030      	movs	r0, #48	@ 0x30
 8006e7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e82:	4422      	add	r2, r4
 8006e84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e8c:	3302      	adds	r3, #2
 8006e8e:	e7c7      	b.n	8006e20 <_printf_common+0x58>
 8006e90:	2301      	movs	r3, #1
 8006e92:	4622      	mov	r2, r4
 8006e94:	4641      	mov	r1, r8
 8006e96:	4638      	mov	r0, r7
 8006e98:	47c8      	blx	r9
 8006e9a:	3001      	adds	r0, #1
 8006e9c:	d0e6      	beq.n	8006e6c <_printf_common+0xa4>
 8006e9e:	3601      	adds	r6, #1
 8006ea0:	e7d9      	b.n	8006e56 <_printf_common+0x8e>
	...

08006ea4 <_printf_i>:
 8006ea4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea8:	7e0f      	ldrb	r7, [r1, #24]
 8006eaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006eac:	2f78      	cmp	r7, #120	@ 0x78
 8006eae:	4691      	mov	r9, r2
 8006eb0:	4680      	mov	r8, r0
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	469a      	mov	sl, r3
 8006eb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006eba:	d807      	bhi.n	8006ecc <_printf_i+0x28>
 8006ebc:	2f62      	cmp	r7, #98	@ 0x62
 8006ebe:	d80a      	bhi.n	8006ed6 <_printf_i+0x32>
 8006ec0:	2f00      	cmp	r7, #0
 8006ec2:	f000 80d2 	beq.w	800706a <_printf_i+0x1c6>
 8006ec6:	2f58      	cmp	r7, #88	@ 0x58
 8006ec8:	f000 80b9 	beq.w	800703e <_printf_i+0x19a>
 8006ecc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ed0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ed4:	e03a      	b.n	8006f4c <_printf_i+0xa8>
 8006ed6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006eda:	2b15      	cmp	r3, #21
 8006edc:	d8f6      	bhi.n	8006ecc <_printf_i+0x28>
 8006ede:	a101      	add	r1, pc, #4	@ (adr r1, 8006ee4 <_printf_i+0x40>)
 8006ee0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ee4:	08006f3d 	.word	0x08006f3d
 8006ee8:	08006f51 	.word	0x08006f51
 8006eec:	08006ecd 	.word	0x08006ecd
 8006ef0:	08006ecd 	.word	0x08006ecd
 8006ef4:	08006ecd 	.word	0x08006ecd
 8006ef8:	08006ecd 	.word	0x08006ecd
 8006efc:	08006f51 	.word	0x08006f51
 8006f00:	08006ecd 	.word	0x08006ecd
 8006f04:	08006ecd 	.word	0x08006ecd
 8006f08:	08006ecd 	.word	0x08006ecd
 8006f0c:	08006ecd 	.word	0x08006ecd
 8006f10:	08007051 	.word	0x08007051
 8006f14:	08006f7b 	.word	0x08006f7b
 8006f18:	0800700b 	.word	0x0800700b
 8006f1c:	08006ecd 	.word	0x08006ecd
 8006f20:	08006ecd 	.word	0x08006ecd
 8006f24:	08007073 	.word	0x08007073
 8006f28:	08006ecd 	.word	0x08006ecd
 8006f2c:	08006f7b 	.word	0x08006f7b
 8006f30:	08006ecd 	.word	0x08006ecd
 8006f34:	08006ecd 	.word	0x08006ecd
 8006f38:	08007013 	.word	0x08007013
 8006f3c:	6833      	ldr	r3, [r6, #0]
 8006f3e:	1d1a      	adds	r2, r3, #4
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6032      	str	r2, [r6, #0]
 8006f44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e09d      	b.n	800708c <_printf_i+0x1e8>
 8006f50:	6833      	ldr	r3, [r6, #0]
 8006f52:	6820      	ldr	r0, [r4, #0]
 8006f54:	1d19      	adds	r1, r3, #4
 8006f56:	6031      	str	r1, [r6, #0]
 8006f58:	0606      	lsls	r6, r0, #24
 8006f5a:	d501      	bpl.n	8006f60 <_printf_i+0xbc>
 8006f5c:	681d      	ldr	r5, [r3, #0]
 8006f5e:	e003      	b.n	8006f68 <_printf_i+0xc4>
 8006f60:	0645      	lsls	r5, r0, #25
 8006f62:	d5fb      	bpl.n	8006f5c <_printf_i+0xb8>
 8006f64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f68:	2d00      	cmp	r5, #0
 8006f6a:	da03      	bge.n	8006f74 <_printf_i+0xd0>
 8006f6c:	232d      	movs	r3, #45	@ 0x2d
 8006f6e:	426d      	negs	r5, r5
 8006f70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f74:	4859      	ldr	r0, [pc, #356]	@ (80070dc <_printf_i+0x238>)
 8006f76:	230a      	movs	r3, #10
 8006f78:	e011      	b.n	8006f9e <_printf_i+0xfa>
 8006f7a:	6821      	ldr	r1, [r4, #0]
 8006f7c:	6833      	ldr	r3, [r6, #0]
 8006f7e:	0608      	lsls	r0, r1, #24
 8006f80:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f84:	d402      	bmi.n	8006f8c <_printf_i+0xe8>
 8006f86:	0649      	lsls	r1, r1, #25
 8006f88:	bf48      	it	mi
 8006f8a:	b2ad      	uxthmi	r5, r5
 8006f8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f8e:	4853      	ldr	r0, [pc, #332]	@ (80070dc <_printf_i+0x238>)
 8006f90:	6033      	str	r3, [r6, #0]
 8006f92:	bf14      	ite	ne
 8006f94:	230a      	movne	r3, #10
 8006f96:	2308      	moveq	r3, #8
 8006f98:	2100      	movs	r1, #0
 8006f9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f9e:	6866      	ldr	r6, [r4, #4]
 8006fa0:	60a6      	str	r6, [r4, #8]
 8006fa2:	2e00      	cmp	r6, #0
 8006fa4:	bfa2      	ittt	ge
 8006fa6:	6821      	ldrge	r1, [r4, #0]
 8006fa8:	f021 0104 	bicge.w	r1, r1, #4
 8006fac:	6021      	strge	r1, [r4, #0]
 8006fae:	b90d      	cbnz	r5, 8006fb4 <_printf_i+0x110>
 8006fb0:	2e00      	cmp	r6, #0
 8006fb2:	d04b      	beq.n	800704c <_printf_i+0x1a8>
 8006fb4:	4616      	mov	r6, r2
 8006fb6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006fba:	fb03 5711 	mls	r7, r3, r1, r5
 8006fbe:	5dc7      	ldrb	r7, [r0, r7]
 8006fc0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fc4:	462f      	mov	r7, r5
 8006fc6:	42bb      	cmp	r3, r7
 8006fc8:	460d      	mov	r5, r1
 8006fca:	d9f4      	bls.n	8006fb6 <_printf_i+0x112>
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d10b      	bne.n	8006fe8 <_printf_i+0x144>
 8006fd0:	6823      	ldr	r3, [r4, #0]
 8006fd2:	07df      	lsls	r7, r3, #31
 8006fd4:	d508      	bpl.n	8006fe8 <_printf_i+0x144>
 8006fd6:	6923      	ldr	r3, [r4, #16]
 8006fd8:	6861      	ldr	r1, [r4, #4]
 8006fda:	4299      	cmp	r1, r3
 8006fdc:	bfde      	ittt	le
 8006fde:	2330      	movle	r3, #48	@ 0x30
 8006fe0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fe4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006fe8:	1b92      	subs	r2, r2, r6
 8006fea:	6122      	str	r2, [r4, #16]
 8006fec:	f8cd a000 	str.w	sl, [sp]
 8006ff0:	464b      	mov	r3, r9
 8006ff2:	aa03      	add	r2, sp, #12
 8006ff4:	4621      	mov	r1, r4
 8006ff6:	4640      	mov	r0, r8
 8006ff8:	f7ff fee6 	bl	8006dc8 <_printf_common>
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	d14a      	bne.n	8007096 <_printf_i+0x1f2>
 8007000:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007004:	b004      	add	sp, #16
 8007006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800700a:	6823      	ldr	r3, [r4, #0]
 800700c:	f043 0320 	orr.w	r3, r3, #32
 8007010:	6023      	str	r3, [r4, #0]
 8007012:	4833      	ldr	r0, [pc, #204]	@ (80070e0 <_printf_i+0x23c>)
 8007014:	2778      	movs	r7, #120	@ 0x78
 8007016:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	6831      	ldr	r1, [r6, #0]
 800701e:	061f      	lsls	r7, r3, #24
 8007020:	f851 5b04 	ldr.w	r5, [r1], #4
 8007024:	d402      	bmi.n	800702c <_printf_i+0x188>
 8007026:	065f      	lsls	r7, r3, #25
 8007028:	bf48      	it	mi
 800702a:	b2ad      	uxthmi	r5, r5
 800702c:	6031      	str	r1, [r6, #0]
 800702e:	07d9      	lsls	r1, r3, #31
 8007030:	bf44      	itt	mi
 8007032:	f043 0320 	orrmi.w	r3, r3, #32
 8007036:	6023      	strmi	r3, [r4, #0]
 8007038:	b11d      	cbz	r5, 8007042 <_printf_i+0x19e>
 800703a:	2310      	movs	r3, #16
 800703c:	e7ac      	b.n	8006f98 <_printf_i+0xf4>
 800703e:	4827      	ldr	r0, [pc, #156]	@ (80070dc <_printf_i+0x238>)
 8007040:	e7e9      	b.n	8007016 <_printf_i+0x172>
 8007042:	6823      	ldr	r3, [r4, #0]
 8007044:	f023 0320 	bic.w	r3, r3, #32
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	e7f6      	b.n	800703a <_printf_i+0x196>
 800704c:	4616      	mov	r6, r2
 800704e:	e7bd      	b.n	8006fcc <_printf_i+0x128>
 8007050:	6833      	ldr	r3, [r6, #0]
 8007052:	6825      	ldr	r5, [r4, #0]
 8007054:	6961      	ldr	r1, [r4, #20]
 8007056:	1d18      	adds	r0, r3, #4
 8007058:	6030      	str	r0, [r6, #0]
 800705a:	062e      	lsls	r6, r5, #24
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	d501      	bpl.n	8007064 <_printf_i+0x1c0>
 8007060:	6019      	str	r1, [r3, #0]
 8007062:	e002      	b.n	800706a <_printf_i+0x1c6>
 8007064:	0668      	lsls	r0, r5, #25
 8007066:	d5fb      	bpl.n	8007060 <_printf_i+0x1bc>
 8007068:	8019      	strh	r1, [r3, #0]
 800706a:	2300      	movs	r3, #0
 800706c:	6123      	str	r3, [r4, #16]
 800706e:	4616      	mov	r6, r2
 8007070:	e7bc      	b.n	8006fec <_printf_i+0x148>
 8007072:	6833      	ldr	r3, [r6, #0]
 8007074:	1d1a      	adds	r2, r3, #4
 8007076:	6032      	str	r2, [r6, #0]
 8007078:	681e      	ldr	r6, [r3, #0]
 800707a:	6862      	ldr	r2, [r4, #4]
 800707c:	2100      	movs	r1, #0
 800707e:	4630      	mov	r0, r6
 8007080:	f7f9 f8a6 	bl	80001d0 <memchr>
 8007084:	b108      	cbz	r0, 800708a <_printf_i+0x1e6>
 8007086:	1b80      	subs	r0, r0, r6
 8007088:	6060      	str	r0, [r4, #4]
 800708a:	6863      	ldr	r3, [r4, #4]
 800708c:	6123      	str	r3, [r4, #16]
 800708e:	2300      	movs	r3, #0
 8007090:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007094:	e7aa      	b.n	8006fec <_printf_i+0x148>
 8007096:	6923      	ldr	r3, [r4, #16]
 8007098:	4632      	mov	r2, r6
 800709a:	4649      	mov	r1, r9
 800709c:	4640      	mov	r0, r8
 800709e:	47d0      	blx	sl
 80070a0:	3001      	adds	r0, #1
 80070a2:	d0ad      	beq.n	8007000 <_printf_i+0x15c>
 80070a4:	6823      	ldr	r3, [r4, #0]
 80070a6:	079b      	lsls	r3, r3, #30
 80070a8:	d413      	bmi.n	80070d2 <_printf_i+0x22e>
 80070aa:	68e0      	ldr	r0, [r4, #12]
 80070ac:	9b03      	ldr	r3, [sp, #12]
 80070ae:	4298      	cmp	r0, r3
 80070b0:	bfb8      	it	lt
 80070b2:	4618      	movlt	r0, r3
 80070b4:	e7a6      	b.n	8007004 <_printf_i+0x160>
 80070b6:	2301      	movs	r3, #1
 80070b8:	4632      	mov	r2, r6
 80070ba:	4649      	mov	r1, r9
 80070bc:	4640      	mov	r0, r8
 80070be:	47d0      	blx	sl
 80070c0:	3001      	adds	r0, #1
 80070c2:	d09d      	beq.n	8007000 <_printf_i+0x15c>
 80070c4:	3501      	adds	r5, #1
 80070c6:	68e3      	ldr	r3, [r4, #12]
 80070c8:	9903      	ldr	r1, [sp, #12]
 80070ca:	1a5b      	subs	r3, r3, r1
 80070cc:	42ab      	cmp	r3, r5
 80070ce:	dcf2      	bgt.n	80070b6 <_printf_i+0x212>
 80070d0:	e7eb      	b.n	80070aa <_printf_i+0x206>
 80070d2:	2500      	movs	r5, #0
 80070d4:	f104 0619 	add.w	r6, r4, #25
 80070d8:	e7f5      	b.n	80070c6 <_printf_i+0x222>
 80070da:	bf00      	nop
 80070dc:	0800a132 	.word	0x0800a132
 80070e0:	0800a143 	.word	0x0800a143

080070e4 <std>:
 80070e4:	2300      	movs	r3, #0
 80070e6:	b510      	push	{r4, lr}
 80070e8:	4604      	mov	r4, r0
 80070ea:	e9c0 3300 	strd	r3, r3, [r0]
 80070ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070f2:	6083      	str	r3, [r0, #8]
 80070f4:	8181      	strh	r1, [r0, #12]
 80070f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80070f8:	81c2      	strh	r2, [r0, #14]
 80070fa:	6183      	str	r3, [r0, #24]
 80070fc:	4619      	mov	r1, r3
 80070fe:	2208      	movs	r2, #8
 8007100:	305c      	adds	r0, #92	@ 0x5c
 8007102:	f000 f921 	bl	8007348 <memset>
 8007106:	4b0d      	ldr	r3, [pc, #52]	@ (800713c <std+0x58>)
 8007108:	6263      	str	r3, [r4, #36]	@ 0x24
 800710a:	4b0d      	ldr	r3, [pc, #52]	@ (8007140 <std+0x5c>)
 800710c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800710e:	4b0d      	ldr	r3, [pc, #52]	@ (8007144 <std+0x60>)
 8007110:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007112:	4b0d      	ldr	r3, [pc, #52]	@ (8007148 <std+0x64>)
 8007114:	6323      	str	r3, [r4, #48]	@ 0x30
 8007116:	4b0d      	ldr	r3, [pc, #52]	@ (800714c <std+0x68>)
 8007118:	6224      	str	r4, [r4, #32]
 800711a:	429c      	cmp	r4, r3
 800711c:	d006      	beq.n	800712c <std+0x48>
 800711e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007122:	4294      	cmp	r4, r2
 8007124:	d002      	beq.n	800712c <std+0x48>
 8007126:	33d0      	adds	r3, #208	@ 0xd0
 8007128:	429c      	cmp	r4, r3
 800712a:	d105      	bne.n	8007138 <std+0x54>
 800712c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007134:	f000 b93e 	b.w	80073b4 <__retarget_lock_init_recursive>
 8007138:	bd10      	pop	{r4, pc}
 800713a:	bf00      	nop
 800713c:	08008ca5 	.word	0x08008ca5
 8007140:	08008cc7 	.word	0x08008cc7
 8007144:	08008cff 	.word	0x08008cff
 8007148:	08008d23 	.word	0x08008d23
 800714c:	20001378 	.word	0x20001378

08007150 <stdio_exit_handler>:
 8007150:	4a02      	ldr	r2, [pc, #8]	@ (800715c <stdio_exit_handler+0xc>)
 8007152:	4903      	ldr	r1, [pc, #12]	@ (8007160 <stdio_exit_handler+0x10>)
 8007154:	4803      	ldr	r0, [pc, #12]	@ (8007164 <stdio_exit_handler+0x14>)
 8007156:	f000 b869 	b.w	800722c <_fwalk_sglue>
 800715a:	bf00      	nop
 800715c:	20000018 	.word	0x20000018
 8007160:	08008539 	.word	0x08008539
 8007164:	20000028 	.word	0x20000028

08007168 <cleanup_stdio>:
 8007168:	6841      	ldr	r1, [r0, #4]
 800716a:	4b0c      	ldr	r3, [pc, #48]	@ (800719c <cleanup_stdio+0x34>)
 800716c:	4299      	cmp	r1, r3
 800716e:	b510      	push	{r4, lr}
 8007170:	4604      	mov	r4, r0
 8007172:	d001      	beq.n	8007178 <cleanup_stdio+0x10>
 8007174:	f001 f9e0 	bl	8008538 <_fflush_r>
 8007178:	68a1      	ldr	r1, [r4, #8]
 800717a:	4b09      	ldr	r3, [pc, #36]	@ (80071a0 <cleanup_stdio+0x38>)
 800717c:	4299      	cmp	r1, r3
 800717e:	d002      	beq.n	8007186 <cleanup_stdio+0x1e>
 8007180:	4620      	mov	r0, r4
 8007182:	f001 f9d9 	bl	8008538 <_fflush_r>
 8007186:	68e1      	ldr	r1, [r4, #12]
 8007188:	4b06      	ldr	r3, [pc, #24]	@ (80071a4 <cleanup_stdio+0x3c>)
 800718a:	4299      	cmp	r1, r3
 800718c:	d004      	beq.n	8007198 <cleanup_stdio+0x30>
 800718e:	4620      	mov	r0, r4
 8007190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007194:	f001 b9d0 	b.w	8008538 <_fflush_r>
 8007198:	bd10      	pop	{r4, pc}
 800719a:	bf00      	nop
 800719c:	20001378 	.word	0x20001378
 80071a0:	200013e0 	.word	0x200013e0
 80071a4:	20001448 	.word	0x20001448

080071a8 <global_stdio_init.part.0>:
 80071a8:	b510      	push	{r4, lr}
 80071aa:	4b0b      	ldr	r3, [pc, #44]	@ (80071d8 <global_stdio_init.part.0+0x30>)
 80071ac:	4c0b      	ldr	r4, [pc, #44]	@ (80071dc <global_stdio_init.part.0+0x34>)
 80071ae:	4a0c      	ldr	r2, [pc, #48]	@ (80071e0 <global_stdio_init.part.0+0x38>)
 80071b0:	601a      	str	r2, [r3, #0]
 80071b2:	4620      	mov	r0, r4
 80071b4:	2200      	movs	r2, #0
 80071b6:	2104      	movs	r1, #4
 80071b8:	f7ff ff94 	bl	80070e4 <std>
 80071bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80071c0:	2201      	movs	r2, #1
 80071c2:	2109      	movs	r1, #9
 80071c4:	f7ff ff8e 	bl	80070e4 <std>
 80071c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071cc:	2202      	movs	r2, #2
 80071ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071d2:	2112      	movs	r1, #18
 80071d4:	f7ff bf86 	b.w	80070e4 <std>
 80071d8:	200014b0 	.word	0x200014b0
 80071dc:	20001378 	.word	0x20001378
 80071e0:	08007151 	.word	0x08007151

080071e4 <__sfp_lock_acquire>:
 80071e4:	4801      	ldr	r0, [pc, #4]	@ (80071ec <__sfp_lock_acquire+0x8>)
 80071e6:	f000 b8e6 	b.w	80073b6 <__retarget_lock_acquire_recursive>
 80071ea:	bf00      	nop
 80071ec:	200014b5 	.word	0x200014b5

080071f0 <__sfp_lock_release>:
 80071f0:	4801      	ldr	r0, [pc, #4]	@ (80071f8 <__sfp_lock_release+0x8>)
 80071f2:	f000 b8e1 	b.w	80073b8 <__retarget_lock_release_recursive>
 80071f6:	bf00      	nop
 80071f8:	200014b5 	.word	0x200014b5

080071fc <__sinit>:
 80071fc:	b510      	push	{r4, lr}
 80071fe:	4604      	mov	r4, r0
 8007200:	f7ff fff0 	bl	80071e4 <__sfp_lock_acquire>
 8007204:	6a23      	ldr	r3, [r4, #32]
 8007206:	b11b      	cbz	r3, 8007210 <__sinit+0x14>
 8007208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800720c:	f7ff bff0 	b.w	80071f0 <__sfp_lock_release>
 8007210:	4b04      	ldr	r3, [pc, #16]	@ (8007224 <__sinit+0x28>)
 8007212:	6223      	str	r3, [r4, #32]
 8007214:	4b04      	ldr	r3, [pc, #16]	@ (8007228 <__sinit+0x2c>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1f5      	bne.n	8007208 <__sinit+0xc>
 800721c:	f7ff ffc4 	bl	80071a8 <global_stdio_init.part.0>
 8007220:	e7f2      	b.n	8007208 <__sinit+0xc>
 8007222:	bf00      	nop
 8007224:	08007169 	.word	0x08007169
 8007228:	200014b0 	.word	0x200014b0

0800722c <_fwalk_sglue>:
 800722c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007230:	4607      	mov	r7, r0
 8007232:	4688      	mov	r8, r1
 8007234:	4614      	mov	r4, r2
 8007236:	2600      	movs	r6, #0
 8007238:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800723c:	f1b9 0901 	subs.w	r9, r9, #1
 8007240:	d505      	bpl.n	800724e <_fwalk_sglue+0x22>
 8007242:	6824      	ldr	r4, [r4, #0]
 8007244:	2c00      	cmp	r4, #0
 8007246:	d1f7      	bne.n	8007238 <_fwalk_sglue+0xc>
 8007248:	4630      	mov	r0, r6
 800724a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800724e:	89ab      	ldrh	r3, [r5, #12]
 8007250:	2b01      	cmp	r3, #1
 8007252:	d907      	bls.n	8007264 <_fwalk_sglue+0x38>
 8007254:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007258:	3301      	adds	r3, #1
 800725a:	d003      	beq.n	8007264 <_fwalk_sglue+0x38>
 800725c:	4629      	mov	r1, r5
 800725e:	4638      	mov	r0, r7
 8007260:	47c0      	blx	r8
 8007262:	4306      	orrs	r6, r0
 8007264:	3568      	adds	r5, #104	@ 0x68
 8007266:	e7e9      	b.n	800723c <_fwalk_sglue+0x10>

08007268 <iprintf>:
 8007268:	b40f      	push	{r0, r1, r2, r3}
 800726a:	b507      	push	{r0, r1, r2, lr}
 800726c:	4906      	ldr	r1, [pc, #24]	@ (8007288 <iprintf+0x20>)
 800726e:	ab04      	add	r3, sp, #16
 8007270:	6808      	ldr	r0, [r1, #0]
 8007272:	f853 2b04 	ldr.w	r2, [r3], #4
 8007276:	6881      	ldr	r1, [r0, #8]
 8007278:	9301      	str	r3, [sp, #4]
 800727a:	f000 ff17 	bl	80080ac <_vfiprintf_r>
 800727e:	b003      	add	sp, #12
 8007280:	f85d eb04 	ldr.w	lr, [sp], #4
 8007284:	b004      	add	sp, #16
 8007286:	4770      	bx	lr
 8007288:	20000024 	.word	0x20000024

0800728c <_puts_r>:
 800728c:	6a03      	ldr	r3, [r0, #32]
 800728e:	b570      	push	{r4, r5, r6, lr}
 8007290:	6884      	ldr	r4, [r0, #8]
 8007292:	4605      	mov	r5, r0
 8007294:	460e      	mov	r6, r1
 8007296:	b90b      	cbnz	r3, 800729c <_puts_r+0x10>
 8007298:	f7ff ffb0 	bl	80071fc <__sinit>
 800729c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800729e:	07db      	lsls	r3, r3, #31
 80072a0:	d405      	bmi.n	80072ae <_puts_r+0x22>
 80072a2:	89a3      	ldrh	r3, [r4, #12]
 80072a4:	0598      	lsls	r0, r3, #22
 80072a6:	d402      	bmi.n	80072ae <_puts_r+0x22>
 80072a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072aa:	f000 f884 	bl	80073b6 <__retarget_lock_acquire_recursive>
 80072ae:	89a3      	ldrh	r3, [r4, #12]
 80072b0:	0719      	lsls	r1, r3, #28
 80072b2:	d502      	bpl.n	80072ba <_puts_r+0x2e>
 80072b4:	6923      	ldr	r3, [r4, #16]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d135      	bne.n	8007326 <_puts_r+0x9a>
 80072ba:	4621      	mov	r1, r4
 80072bc:	4628      	mov	r0, r5
 80072be:	f001 fd73 	bl	8008da8 <__swsetup_r>
 80072c2:	b380      	cbz	r0, 8007326 <_puts_r+0x9a>
 80072c4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80072c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072ca:	07da      	lsls	r2, r3, #31
 80072cc:	d405      	bmi.n	80072da <_puts_r+0x4e>
 80072ce:	89a3      	ldrh	r3, [r4, #12]
 80072d0:	059b      	lsls	r3, r3, #22
 80072d2:	d402      	bmi.n	80072da <_puts_r+0x4e>
 80072d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072d6:	f000 f86f 	bl	80073b8 <__retarget_lock_release_recursive>
 80072da:	4628      	mov	r0, r5
 80072dc:	bd70      	pop	{r4, r5, r6, pc}
 80072de:	2b00      	cmp	r3, #0
 80072e0:	da04      	bge.n	80072ec <_puts_r+0x60>
 80072e2:	69a2      	ldr	r2, [r4, #24]
 80072e4:	429a      	cmp	r2, r3
 80072e6:	dc17      	bgt.n	8007318 <_puts_r+0x8c>
 80072e8:	290a      	cmp	r1, #10
 80072ea:	d015      	beq.n	8007318 <_puts_r+0x8c>
 80072ec:	6823      	ldr	r3, [r4, #0]
 80072ee:	1c5a      	adds	r2, r3, #1
 80072f0:	6022      	str	r2, [r4, #0]
 80072f2:	7019      	strb	r1, [r3, #0]
 80072f4:	68a3      	ldr	r3, [r4, #8]
 80072f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80072fa:	3b01      	subs	r3, #1
 80072fc:	60a3      	str	r3, [r4, #8]
 80072fe:	2900      	cmp	r1, #0
 8007300:	d1ed      	bne.n	80072de <_puts_r+0x52>
 8007302:	2b00      	cmp	r3, #0
 8007304:	da11      	bge.n	800732a <_puts_r+0x9e>
 8007306:	4622      	mov	r2, r4
 8007308:	210a      	movs	r1, #10
 800730a:	4628      	mov	r0, r5
 800730c:	f001 fd0d 	bl	8008d2a <__swbuf_r>
 8007310:	3001      	adds	r0, #1
 8007312:	d0d7      	beq.n	80072c4 <_puts_r+0x38>
 8007314:	250a      	movs	r5, #10
 8007316:	e7d7      	b.n	80072c8 <_puts_r+0x3c>
 8007318:	4622      	mov	r2, r4
 800731a:	4628      	mov	r0, r5
 800731c:	f001 fd05 	bl	8008d2a <__swbuf_r>
 8007320:	3001      	adds	r0, #1
 8007322:	d1e7      	bne.n	80072f4 <_puts_r+0x68>
 8007324:	e7ce      	b.n	80072c4 <_puts_r+0x38>
 8007326:	3e01      	subs	r6, #1
 8007328:	e7e4      	b.n	80072f4 <_puts_r+0x68>
 800732a:	6823      	ldr	r3, [r4, #0]
 800732c:	1c5a      	adds	r2, r3, #1
 800732e:	6022      	str	r2, [r4, #0]
 8007330:	220a      	movs	r2, #10
 8007332:	701a      	strb	r2, [r3, #0]
 8007334:	e7ee      	b.n	8007314 <_puts_r+0x88>
	...

08007338 <puts>:
 8007338:	4b02      	ldr	r3, [pc, #8]	@ (8007344 <puts+0xc>)
 800733a:	4601      	mov	r1, r0
 800733c:	6818      	ldr	r0, [r3, #0]
 800733e:	f7ff bfa5 	b.w	800728c <_puts_r>
 8007342:	bf00      	nop
 8007344:	20000024 	.word	0x20000024

08007348 <memset>:
 8007348:	4402      	add	r2, r0
 800734a:	4603      	mov	r3, r0
 800734c:	4293      	cmp	r3, r2
 800734e:	d100      	bne.n	8007352 <memset+0xa>
 8007350:	4770      	bx	lr
 8007352:	f803 1b01 	strb.w	r1, [r3], #1
 8007356:	e7f9      	b.n	800734c <memset+0x4>

08007358 <_localeconv_r>:
 8007358:	4800      	ldr	r0, [pc, #0]	@ (800735c <_localeconv_r+0x4>)
 800735a:	4770      	bx	lr
 800735c:	20000164 	.word	0x20000164

08007360 <__errno>:
 8007360:	4b01      	ldr	r3, [pc, #4]	@ (8007368 <__errno+0x8>)
 8007362:	6818      	ldr	r0, [r3, #0]
 8007364:	4770      	bx	lr
 8007366:	bf00      	nop
 8007368:	20000024 	.word	0x20000024

0800736c <__libc_init_array>:
 800736c:	b570      	push	{r4, r5, r6, lr}
 800736e:	4d0d      	ldr	r5, [pc, #52]	@ (80073a4 <__libc_init_array+0x38>)
 8007370:	4c0d      	ldr	r4, [pc, #52]	@ (80073a8 <__libc_init_array+0x3c>)
 8007372:	1b64      	subs	r4, r4, r5
 8007374:	10a4      	asrs	r4, r4, #2
 8007376:	2600      	movs	r6, #0
 8007378:	42a6      	cmp	r6, r4
 800737a:	d109      	bne.n	8007390 <__libc_init_array+0x24>
 800737c:	4d0b      	ldr	r5, [pc, #44]	@ (80073ac <__libc_init_array+0x40>)
 800737e:	4c0c      	ldr	r4, [pc, #48]	@ (80073b0 <__libc_init_array+0x44>)
 8007380:	f001 ff6a 	bl	8009258 <_init>
 8007384:	1b64      	subs	r4, r4, r5
 8007386:	10a4      	asrs	r4, r4, #2
 8007388:	2600      	movs	r6, #0
 800738a:	42a6      	cmp	r6, r4
 800738c:	d105      	bne.n	800739a <__libc_init_array+0x2e>
 800738e:	bd70      	pop	{r4, r5, r6, pc}
 8007390:	f855 3b04 	ldr.w	r3, [r5], #4
 8007394:	4798      	blx	r3
 8007396:	3601      	adds	r6, #1
 8007398:	e7ee      	b.n	8007378 <__libc_init_array+0xc>
 800739a:	f855 3b04 	ldr.w	r3, [r5], #4
 800739e:	4798      	blx	r3
 80073a0:	3601      	adds	r6, #1
 80073a2:	e7f2      	b.n	800738a <__libc_init_array+0x1e>
 80073a4:	0800a498 	.word	0x0800a498
 80073a8:	0800a498 	.word	0x0800a498
 80073ac:	0800a498 	.word	0x0800a498
 80073b0:	0800a49c 	.word	0x0800a49c

080073b4 <__retarget_lock_init_recursive>:
 80073b4:	4770      	bx	lr

080073b6 <__retarget_lock_acquire_recursive>:
 80073b6:	4770      	bx	lr

080073b8 <__retarget_lock_release_recursive>:
 80073b8:	4770      	bx	lr

080073ba <quorem>:
 80073ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073be:	6903      	ldr	r3, [r0, #16]
 80073c0:	690c      	ldr	r4, [r1, #16]
 80073c2:	42a3      	cmp	r3, r4
 80073c4:	4607      	mov	r7, r0
 80073c6:	db7e      	blt.n	80074c6 <quorem+0x10c>
 80073c8:	3c01      	subs	r4, #1
 80073ca:	f101 0814 	add.w	r8, r1, #20
 80073ce:	00a3      	lsls	r3, r4, #2
 80073d0:	f100 0514 	add.w	r5, r0, #20
 80073d4:	9300      	str	r3, [sp, #0]
 80073d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073da:	9301      	str	r3, [sp, #4]
 80073dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073e4:	3301      	adds	r3, #1
 80073e6:	429a      	cmp	r2, r3
 80073e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80073f0:	d32e      	bcc.n	8007450 <quorem+0x96>
 80073f2:	f04f 0a00 	mov.w	sl, #0
 80073f6:	46c4      	mov	ip, r8
 80073f8:	46ae      	mov	lr, r5
 80073fa:	46d3      	mov	fp, sl
 80073fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007400:	b298      	uxth	r0, r3
 8007402:	fb06 a000 	mla	r0, r6, r0, sl
 8007406:	0c02      	lsrs	r2, r0, #16
 8007408:	0c1b      	lsrs	r3, r3, #16
 800740a:	fb06 2303 	mla	r3, r6, r3, r2
 800740e:	f8de 2000 	ldr.w	r2, [lr]
 8007412:	b280      	uxth	r0, r0
 8007414:	b292      	uxth	r2, r2
 8007416:	1a12      	subs	r2, r2, r0
 8007418:	445a      	add	r2, fp
 800741a:	f8de 0000 	ldr.w	r0, [lr]
 800741e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007422:	b29b      	uxth	r3, r3
 8007424:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007428:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800742c:	b292      	uxth	r2, r2
 800742e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007432:	45e1      	cmp	r9, ip
 8007434:	f84e 2b04 	str.w	r2, [lr], #4
 8007438:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800743c:	d2de      	bcs.n	80073fc <quorem+0x42>
 800743e:	9b00      	ldr	r3, [sp, #0]
 8007440:	58eb      	ldr	r3, [r5, r3]
 8007442:	b92b      	cbnz	r3, 8007450 <quorem+0x96>
 8007444:	9b01      	ldr	r3, [sp, #4]
 8007446:	3b04      	subs	r3, #4
 8007448:	429d      	cmp	r5, r3
 800744a:	461a      	mov	r2, r3
 800744c:	d32f      	bcc.n	80074ae <quorem+0xf4>
 800744e:	613c      	str	r4, [r7, #16]
 8007450:	4638      	mov	r0, r7
 8007452:	f001 fb1f 	bl	8008a94 <__mcmp>
 8007456:	2800      	cmp	r0, #0
 8007458:	db25      	blt.n	80074a6 <quorem+0xec>
 800745a:	4629      	mov	r1, r5
 800745c:	2000      	movs	r0, #0
 800745e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007462:	f8d1 c000 	ldr.w	ip, [r1]
 8007466:	fa1f fe82 	uxth.w	lr, r2
 800746a:	fa1f f38c 	uxth.w	r3, ip
 800746e:	eba3 030e 	sub.w	r3, r3, lr
 8007472:	4403      	add	r3, r0
 8007474:	0c12      	lsrs	r2, r2, #16
 8007476:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800747a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800747e:	b29b      	uxth	r3, r3
 8007480:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007484:	45c1      	cmp	r9, r8
 8007486:	f841 3b04 	str.w	r3, [r1], #4
 800748a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800748e:	d2e6      	bcs.n	800745e <quorem+0xa4>
 8007490:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007494:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007498:	b922      	cbnz	r2, 80074a4 <quorem+0xea>
 800749a:	3b04      	subs	r3, #4
 800749c:	429d      	cmp	r5, r3
 800749e:	461a      	mov	r2, r3
 80074a0:	d30b      	bcc.n	80074ba <quorem+0x100>
 80074a2:	613c      	str	r4, [r7, #16]
 80074a4:	3601      	adds	r6, #1
 80074a6:	4630      	mov	r0, r6
 80074a8:	b003      	add	sp, #12
 80074aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ae:	6812      	ldr	r2, [r2, #0]
 80074b0:	3b04      	subs	r3, #4
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	d1cb      	bne.n	800744e <quorem+0x94>
 80074b6:	3c01      	subs	r4, #1
 80074b8:	e7c6      	b.n	8007448 <quorem+0x8e>
 80074ba:	6812      	ldr	r2, [r2, #0]
 80074bc:	3b04      	subs	r3, #4
 80074be:	2a00      	cmp	r2, #0
 80074c0:	d1ef      	bne.n	80074a2 <quorem+0xe8>
 80074c2:	3c01      	subs	r4, #1
 80074c4:	e7ea      	b.n	800749c <quorem+0xe2>
 80074c6:	2000      	movs	r0, #0
 80074c8:	e7ee      	b.n	80074a8 <quorem+0xee>
 80074ca:	0000      	movs	r0, r0
 80074cc:	0000      	movs	r0, r0
	...

080074d0 <_dtoa_r>:
 80074d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d4:	69c7      	ldr	r7, [r0, #28]
 80074d6:	b099      	sub	sp, #100	@ 0x64
 80074d8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80074dc:	ec55 4b10 	vmov	r4, r5, d0
 80074e0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80074e2:	9109      	str	r1, [sp, #36]	@ 0x24
 80074e4:	4683      	mov	fp, r0
 80074e6:	920e      	str	r2, [sp, #56]	@ 0x38
 80074e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80074ea:	b97f      	cbnz	r7, 800750c <_dtoa_r+0x3c>
 80074ec:	2010      	movs	r0, #16
 80074ee:	f000 fef5 	bl	80082dc <malloc>
 80074f2:	4602      	mov	r2, r0
 80074f4:	f8cb 001c 	str.w	r0, [fp, #28]
 80074f8:	b920      	cbnz	r0, 8007504 <_dtoa_r+0x34>
 80074fa:	4ba7      	ldr	r3, [pc, #668]	@ (8007798 <_dtoa_r+0x2c8>)
 80074fc:	21ef      	movs	r1, #239	@ 0xef
 80074fe:	48a7      	ldr	r0, [pc, #668]	@ (800779c <_dtoa_r+0x2cc>)
 8007500:	f001 fd90 	bl	8009024 <__assert_func>
 8007504:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007508:	6007      	str	r7, [r0, #0]
 800750a:	60c7      	str	r7, [r0, #12]
 800750c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007510:	6819      	ldr	r1, [r3, #0]
 8007512:	b159      	cbz	r1, 800752c <_dtoa_r+0x5c>
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	604a      	str	r2, [r1, #4]
 8007518:	2301      	movs	r3, #1
 800751a:	4093      	lsls	r3, r2
 800751c:	608b      	str	r3, [r1, #8]
 800751e:	4658      	mov	r0, fp
 8007520:	f001 f87e 	bl	8008620 <_Bfree>
 8007524:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007528:	2200      	movs	r2, #0
 800752a:	601a      	str	r2, [r3, #0]
 800752c:	1e2b      	subs	r3, r5, #0
 800752e:	bfb9      	ittee	lt
 8007530:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007534:	9303      	strlt	r3, [sp, #12]
 8007536:	2300      	movge	r3, #0
 8007538:	6033      	strge	r3, [r6, #0]
 800753a:	9f03      	ldr	r7, [sp, #12]
 800753c:	4b98      	ldr	r3, [pc, #608]	@ (80077a0 <_dtoa_r+0x2d0>)
 800753e:	bfbc      	itt	lt
 8007540:	2201      	movlt	r2, #1
 8007542:	6032      	strlt	r2, [r6, #0]
 8007544:	43bb      	bics	r3, r7
 8007546:	d112      	bne.n	800756e <_dtoa_r+0x9e>
 8007548:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800754a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800754e:	6013      	str	r3, [r2, #0]
 8007550:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007554:	4323      	orrs	r3, r4
 8007556:	f000 854d 	beq.w	8007ff4 <_dtoa_r+0xb24>
 800755a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800755c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80077b4 <_dtoa_r+0x2e4>
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 854f 	beq.w	8008004 <_dtoa_r+0xb34>
 8007566:	f10a 0303 	add.w	r3, sl, #3
 800756a:	f000 bd49 	b.w	8008000 <_dtoa_r+0xb30>
 800756e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007572:	2200      	movs	r2, #0
 8007574:	ec51 0b17 	vmov	r0, r1, d7
 8007578:	2300      	movs	r3, #0
 800757a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800757e:	f7f9 faa3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007582:	4680      	mov	r8, r0
 8007584:	b158      	cbz	r0, 800759e <_dtoa_r+0xce>
 8007586:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007588:	2301      	movs	r3, #1
 800758a:	6013      	str	r3, [r2, #0]
 800758c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800758e:	b113      	cbz	r3, 8007596 <_dtoa_r+0xc6>
 8007590:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007592:	4b84      	ldr	r3, [pc, #528]	@ (80077a4 <_dtoa_r+0x2d4>)
 8007594:	6013      	str	r3, [r2, #0]
 8007596:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80077b8 <_dtoa_r+0x2e8>
 800759a:	f000 bd33 	b.w	8008004 <_dtoa_r+0xb34>
 800759e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80075a2:	aa16      	add	r2, sp, #88	@ 0x58
 80075a4:	a917      	add	r1, sp, #92	@ 0x5c
 80075a6:	4658      	mov	r0, fp
 80075a8:	f001 fb24 	bl	8008bf4 <__d2b>
 80075ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80075b0:	4681      	mov	r9, r0
 80075b2:	2e00      	cmp	r6, #0
 80075b4:	d077      	beq.n	80076a6 <_dtoa_r+0x1d6>
 80075b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075b8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80075bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80075c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80075c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80075cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80075d0:	4619      	mov	r1, r3
 80075d2:	2200      	movs	r2, #0
 80075d4:	4b74      	ldr	r3, [pc, #464]	@ (80077a8 <_dtoa_r+0x2d8>)
 80075d6:	f7f8 fe57 	bl	8000288 <__aeabi_dsub>
 80075da:	a369      	add	r3, pc, #420	@ (adr r3, 8007780 <_dtoa_r+0x2b0>)
 80075dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e0:	f7f9 f80a 	bl	80005f8 <__aeabi_dmul>
 80075e4:	a368      	add	r3, pc, #416	@ (adr r3, 8007788 <_dtoa_r+0x2b8>)
 80075e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ea:	f7f8 fe4f 	bl	800028c <__adddf3>
 80075ee:	4604      	mov	r4, r0
 80075f0:	4630      	mov	r0, r6
 80075f2:	460d      	mov	r5, r1
 80075f4:	f7f8 ff96 	bl	8000524 <__aeabi_i2d>
 80075f8:	a365      	add	r3, pc, #404	@ (adr r3, 8007790 <_dtoa_r+0x2c0>)
 80075fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fe:	f7f8 fffb 	bl	80005f8 <__aeabi_dmul>
 8007602:	4602      	mov	r2, r0
 8007604:	460b      	mov	r3, r1
 8007606:	4620      	mov	r0, r4
 8007608:	4629      	mov	r1, r5
 800760a:	f7f8 fe3f 	bl	800028c <__adddf3>
 800760e:	4604      	mov	r4, r0
 8007610:	460d      	mov	r5, r1
 8007612:	f7f9 faa1 	bl	8000b58 <__aeabi_d2iz>
 8007616:	2200      	movs	r2, #0
 8007618:	4607      	mov	r7, r0
 800761a:	2300      	movs	r3, #0
 800761c:	4620      	mov	r0, r4
 800761e:	4629      	mov	r1, r5
 8007620:	f7f9 fa5c 	bl	8000adc <__aeabi_dcmplt>
 8007624:	b140      	cbz	r0, 8007638 <_dtoa_r+0x168>
 8007626:	4638      	mov	r0, r7
 8007628:	f7f8 ff7c 	bl	8000524 <__aeabi_i2d>
 800762c:	4622      	mov	r2, r4
 800762e:	462b      	mov	r3, r5
 8007630:	f7f9 fa4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007634:	b900      	cbnz	r0, 8007638 <_dtoa_r+0x168>
 8007636:	3f01      	subs	r7, #1
 8007638:	2f16      	cmp	r7, #22
 800763a:	d851      	bhi.n	80076e0 <_dtoa_r+0x210>
 800763c:	4b5b      	ldr	r3, [pc, #364]	@ (80077ac <_dtoa_r+0x2dc>)
 800763e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007646:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800764a:	f7f9 fa47 	bl	8000adc <__aeabi_dcmplt>
 800764e:	2800      	cmp	r0, #0
 8007650:	d048      	beq.n	80076e4 <_dtoa_r+0x214>
 8007652:	3f01      	subs	r7, #1
 8007654:	2300      	movs	r3, #0
 8007656:	9312      	str	r3, [sp, #72]	@ 0x48
 8007658:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800765a:	1b9b      	subs	r3, r3, r6
 800765c:	1e5a      	subs	r2, r3, #1
 800765e:	bf44      	itt	mi
 8007660:	f1c3 0801 	rsbmi	r8, r3, #1
 8007664:	2300      	movmi	r3, #0
 8007666:	9208      	str	r2, [sp, #32]
 8007668:	bf54      	ite	pl
 800766a:	f04f 0800 	movpl.w	r8, #0
 800766e:	9308      	strmi	r3, [sp, #32]
 8007670:	2f00      	cmp	r7, #0
 8007672:	db39      	blt.n	80076e8 <_dtoa_r+0x218>
 8007674:	9b08      	ldr	r3, [sp, #32]
 8007676:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007678:	443b      	add	r3, r7
 800767a:	9308      	str	r3, [sp, #32]
 800767c:	2300      	movs	r3, #0
 800767e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007682:	2b09      	cmp	r3, #9
 8007684:	d864      	bhi.n	8007750 <_dtoa_r+0x280>
 8007686:	2b05      	cmp	r3, #5
 8007688:	bfc4      	itt	gt
 800768a:	3b04      	subgt	r3, #4
 800768c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800768e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007690:	f1a3 0302 	sub.w	r3, r3, #2
 8007694:	bfcc      	ite	gt
 8007696:	2400      	movgt	r4, #0
 8007698:	2401      	movle	r4, #1
 800769a:	2b03      	cmp	r3, #3
 800769c:	d863      	bhi.n	8007766 <_dtoa_r+0x296>
 800769e:	e8df f003 	tbb	[pc, r3]
 80076a2:	372a      	.short	0x372a
 80076a4:	5535      	.short	0x5535
 80076a6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80076aa:	441e      	add	r6, r3
 80076ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80076b0:	2b20      	cmp	r3, #32
 80076b2:	bfc1      	itttt	gt
 80076b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80076b8:	409f      	lslgt	r7, r3
 80076ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80076be:	fa24 f303 	lsrgt.w	r3, r4, r3
 80076c2:	bfd6      	itet	le
 80076c4:	f1c3 0320 	rsble	r3, r3, #32
 80076c8:	ea47 0003 	orrgt.w	r0, r7, r3
 80076cc:	fa04 f003 	lslle.w	r0, r4, r3
 80076d0:	f7f8 ff18 	bl	8000504 <__aeabi_ui2d>
 80076d4:	2201      	movs	r2, #1
 80076d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076da:	3e01      	subs	r6, #1
 80076dc:	9214      	str	r2, [sp, #80]	@ 0x50
 80076de:	e777      	b.n	80075d0 <_dtoa_r+0x100>
 80076e0:	2301      	movs	r3, #1
 80076e2:	e7b8      	b.n	8007656 <_dtoa_r+0x186>
 80076e4:	9012      	str	r0, [sp, #72]	@ 0x48
 80076e6:	e7b7      	b.n	8007658 <_dtoa_r+0x188>
 80076e8:	427b      	negs	r3, r7
 80076ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80076ec:	2300      	movs	r3, #0
 80076ee:	eba8 0807 	sub.w	r8, r8, r7
 80076f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80076f4:	e7c4      	b.n	8007680 <_dtoa_r+0x1b0>
 80076f6:	2300      	movs	r3, #0
 80076f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	dc35      	bgt.n	800776c <_dtoa_r+0x29c>
 8007700:	2301      	movs	r3, #1
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	9307      	str	r3, [sp, #28]
 8007706:	461a      	mov	r2, r3
 8007708:	920e      	str	r2, [sp, #56]	@ 0x38
 800770a:	e00b      	b.n	8007724 <_dtoa_r+0x254>
 800770c:	2301      	movs	r3, #1
 800770e:	e7f3      	b.n	80076f8 <_dtoa_r+0x228>
 8007710:	2300      	movs	r3, #0
 8007712:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007714:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007716:	18fb      	adds	r3, r7, r3
 8007718:	9300      	str	r3, [sp, #0]
 800771a:	3301      	adds	r3, #1
 800771c:	2b01      	cmp	r3, #1
 800771e:	9307      	str	r3, [sp, #28]
 8007720:	bfb8      	it	lt
 8007722:	2301      	movlt	r3, #1
 8007724:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007728:	2100      	movs	r1, #0
 800772a:	2204      	movs	r2, #4
 800772c:	f102 0514 	add.w	r5, r2, #20
 8007730:	429d      	cmp	r5, r3
 8007732:	d91f      	bls.n	8007774 <_dtoa_r+0x2a4>
 8007734:	6041      	str	r1, [r0, #4]
 8007736:	4658      	mov	r0, fp
 8007738:	f000 ff32 	bl	80085a0 <_Balloc>
 800773c:	4682      	mov	sl, r0
 800773e:	2800      	cmp	r0, #0
 8007740:	d13c      	bne.n	80077bc <_dtoa_r+0x2ec>
 8007742:	4b1b      	ldr	r3, [pc, #108]	@ (80077b0 <_dtoa_r+0x2e0>)
 8007744:	4602      	mov	r2, r0
 8007746:	f240 11af 	movw	r1, #431	@ 0x1af
 800774a:	e6d8      	b.n	80074fe <_dtoa_r+0x2e>
 800774c:	2301      	movs	r3, #1
 800774e:	e7e0      	b.n	8007712 <_dtoa_r+0x242>
 8007750:	2401      	movs	r4, #1
 8007752:	2300      	movs	r3, #0
 8007754:	9309      	str	r3, [sp, #36]	@ 0x24
 8007756:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007758:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800775c:	9300      	str	r3, [sp, #0]
 800775e:	9307      	str	r3, [sp, #28]
 8007760:	2200      	movs	r2, #0
 8007762:	2312      	movs	r3, #18
 8007764:	e7d0      	b.n	8007708 <_dtoa_r+0x238>
 8007766:	2301      	movs	r3, #1
 8007768:	930b      	str	r3, [sp, #44]	@ 0x2c
 800776a:	e7f5      	b.n	8007758 <_dtoa_r+0x288>
 800776c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	9307      	str	r3, [sp, #28]
 8007772:	e7d7      	b.n	8007724 <_dtoa_r+0x254>
 8007774:	3101      	adds	r1, #1
 8007776:	0052      	lsls	r2, r2, #1
 8007778:	e7d8      	b.n	800772c <_dtoa_r+0x25c>
 800777a:	bf00      	nop
 800777c:	f3af 8000 	nop.w
 8007780:	636f4361 	.word	0x636f4361
 8007784:	3fd287a7 	.word	0x3fd287a7
 8007788:	8b60c8b3 	.word	0x8b60c8b3
 800778c:	3fc68a28 	.word	0x3fc68a28
 8007790:	509f79fb 	.word	0x509f79fb
 8007794:	3fd34413 	.word	0x3fd34413
 8007798:	0800a161 	.word	0x0800a161
 800779c:	0800a178 	.word	0x0800a178
 80077a0:	7ff00000 	.word	0x7ff00000
 80077a4:	0800a131 	.word	0x0800a131
 80077a8:	3ff80000 	.word	0x3ff80000
 80077ac:	0800a280 	.word	0x0800a280
 80077b0:	0800a1d0 	.word	0x0800a1d0
 80077b4:	0800a15d 	.word	0x0800a15d
 80077b8:	0800a130 	.word	0x0800a130
 80077bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80077c0:	6018      	str	r0, [r3, #0]
 80077c2:	9b07      	ldr	r3, [sp, #28]
 80077c4:	2b0e      	cmp	r3, #14
 80077c6:	f200 80a4 	bhi.w	8007912 <_dtoa_r+0x442>
 80077ca:	2c00      	cmp	r4, #0
 80077cc:	f000 80a1 	beq.w	8007912 <_dtoa_r+0x442>
 80077d0:	2f00      	cmp	r7, #0
 80077d2:	dd33      	ble.n	800783c <_dtoa_r+0x36c>
 80077d4:	4bad      	ldr	r3, [pc, #692]	@ (8007a8c <_dtoa_r+0x5bc>)
 80077d6:	f007 020f 	and.w	r2, r7, #15
 80077da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077de:	ed93 7b00 	vldr	d7, [r3]
 80077e2:	05f8      	lsls	r0, r7, #23
 80077e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80077e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077ec:	d516      	bpl.n	800781c <_dtoa_r+0x34c>
 80077ee:	4ba8      	ldr	r3, [pc, #672]	@ (8007a90 <_dtoa_r+0x5c0>)
 80077f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077f8:	f7f9 f828 	bl	800084c <__aeabi_ddiv>
 80077fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007800:	f004 040f 	and.w	r4, r4, #15
 8007804:	2603      	movs	r6, #3
 8007806:	4da2      	ldr	r5, [pc, #648]	@ (8007a90 <_dtoa_r+0x5c0>)
 8007808:	b954      	cbnz	r4, 8007820 <_dtoa_r+0x350>
 800780a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800780e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007812:	f7f9 f81b 	bl	800084c <__aeabi_ddiv>
 8007816:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800781a:	e028      	b.n	800786e <_dtoa_r+0x39e>
 800781c:	2602      	movs	r6, #2
 800781e:	e7f2      	b.n	8007806 <_dtoa_r+0x336>
 8007820:	07e1      	lsls	r1, r4, #31
 8007822:	d508      	bpl.n	8007836 <_dtoa_r+0x366>
 8007824:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007828:	e9d5 2300 	ldrd	r2, r3, [r5]
 800782c:	f7f8 fee4 	bl	80005f8 <__aeabi_dmul>
 8007830:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007834:	3601      	adds	r6, #1
 8007836:	1064      	asrs	r4, r4, #1
 8007838:	3508      	adds	r5, #8
 800783a:	e7e5      	b.n	8007808 <_dtoa_r+0x338>
 800783c:	f000 80d2 	beq.w	80079e4 <_dtoa_r+0x514>
 8007840:	427c      	negs	r4, r7
 8007842:	4b92      	ldr	r3, [pc, #584]	@ (8007a8c <_dtoa_r+0x5bc>)
 8007844:	4d92      	ldr	r5, [pc, #584]	@ (8007a90 <_dtoa_r+0x5c0>)
 8007846:	f004 020f 	and.w	r2, r4, #15
 800784a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800784e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007852:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007856:	f7f8 fecf 	bl	80005f8 <__aeabi_dmul>
 800785a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800785e:	1124      	asrs	r4, r4, #4
 8007860:	2300      	movs	r3, #0
 8007862:	2602      	movs	r6, #2
 8007864:	2c00      	cmp	r4, #0
 8007866:	f040 80b2 	bne.w	80079ce <_dtoa_r+0x4fe>
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1d3      	bne.n	8007816 <_dtoa_r+0x346>
 800786e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007870:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 80b7 	beq.w	80079e8 <_dtoa_r+0x518>
 800787a:	4b86      	ldr	r3, [pc, #536]	@ (8007a94 <_dtoa_r+0x5c4>)
 800787c:	2200      	movs	r2, #0
 800787e:	4620      	mov	r0, r4
 8007880:	4629      	mov	r1, r5
 8007882:	f7f9 f92b 	bl	8000adc <__aeabi_dcmplt>
 8007886:	2800      	cmp	r0, #0
 8007888:	f000 80ae 	beq.w	80079e8 <_dtoa_r+0x518>
 800788c:	9b07      	ldr	r3, [sp, #28]
 800788e:	2b00      	cmp	r3, #0
 8007890:	f000 80aa 	beq.w	80079e8 <_dtoa_r+0x518>
 8007894:	9b00      	ldr	r3, [sp, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	dd37      	ble.n	800790a <_dtoa_r+0x43a>
 800789a:	1e7b      	subs	r3, r7, #1
 800789c:	9304      	str	r3, [sp, #16]
 800789e:	4620      	mov	r0, r4
 80078a0:	4b7d      	ldr	r3, [pc, #500]	@ (8007a98 <_dtoa_r+0x5c8>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	4629      	mov	r1, r5
 80078a6:	f7f8 fea7 	bl	80005f8 <__aeabi_dmul>
 80078aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078ae:	9c00      	ldr	r4, [sp, #0]
 80078b0:	3601      	adds	r6, #1
 80078b2:	4630      	mov	r0, r6
 80078b4:	f7f8 fe36 	bl	8000524 <__aeabi_i2d>
 80078b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078bc:	f7f8 fe9c 	bl	80005f8 <__aeabi_dmul>
 80078c0:	4b76      	ldr	r3, [pc, #472]	@ (8007a9c <_dtoa_r+0x5cc>)
 80078c2:	2200      	movs	r2, #0
 80078c4:	f7f8 fce2 	bl	800028c <__adddf3>
 80078c8:	4605      	mov	r5, r0
 80078ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80078ce:	2c00      	cmp	r4, #0
 80078d0:	f040 808d 	bne.w	80079ee <_dtoa_r+0x51e>
 80078d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078d8:	4b71      	ldr	r3, [pc, #452]	@ (8007aa0 <_dtoa_r+0x5d0>)
 80078da:	2200      	movs	r2, #0
 80078dc:	f7f8 fcd4 	bl	8000288 <__aeabi_dsub>
 80078e0:	4602      	mov	r2, r0
 80078e2:	460b      	mov	r3, r1
 80078e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078e8:	462a      	mov	r2, r5
 80078ea:	4633      	mov	r3, r6
 80078ec:	f7f9 f914 	bl	8000b18 <__aeabi_dcmpgt>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	f040 828b 	bne.w	8007e0c <_dtoa_r+0x93c>
 80078f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078fa:	462a      	mov	r2, r5
 80078fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007900:	f7f9 f8ec 	bl	8000adc <__aeabi_dcmplt>
 8007904:	2800      	cmp	r0, #0
 8007906:	f040 8128 	bne.w	8007b5a <_dtoa_r+0x68a>
 800790a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800790e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007912:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007914:	2b00      	cmp	r3, #0
 8007916:	f2c0 815a 	blt.w	8007bce <_dtoa_r+0x6fe>
 800791a:	2f0e      	cmp	r7, #14
 800791c:	f300 8157 	bgt.w	8007bce <_dtoa_r+0x6fe>
 8007920:	4b5a      	ldr	r3, [pc, #360]	@ (8007a8c <_dtoa_r+0x5bc>)
 8007922:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007926:	ed93 7b00 	vldr	d7, [r3]
 800792a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800792c:	2b00      	cmp	r3, #0
 800792e:	ed8d 7b00 	vstr	d7, [sp]
 8007932:	da03      	bge.n	800793c <_dtoa_r+0x46c>
 8007934:	9b07      	ldr	r3, [sp, #28]
 8007936:	2b00      	cmp	r3, #0
 8007938:	f340 8101 	ble.w	8007b3e <_dtoa_r+0x66e>
 800793c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007940:	4656      	mov	r6, sl
 8007942:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007946:	4620      	mov	r0, r4
 8007948:	4629      	mov	r1, r5
 800794a:	f7f8 ff7f 	bl	800084c <__aeabi_ddiv>
 800794e:	f7f9 f903 	bl	8000b58 <__aeabi_d2iz>
 8007952:	4680      	mov	r8, r0
 8007954:	f7f8 fde6 	bl	8000524 <__aeabi_i2d>
 8007958:	e9dd 2300 	ldrd	r2, r3, [sp]
 800795c:	f7f8 fe4c 	bl	80005f8 <__aeabi_dmul>
 8007960:	4602      	mov	r2, r0
 8007962:	460b      	mov	r3, r1
 8007964:	4620      	mov	r0, r4
 8007966:	4629      	mov	r1, r5
 8007968:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800796c:	f7f8 fc8c 	bl	8000288 <__aeabi_dsub>
 8007970:	f806 4b01 	strb.w	r4, [r6], #1
 8007974:	9d07      	ldr	r5, [sp, #28]
 8007976:	eba6 040a 	sub.w	r4, r6, sl
 800797a:	42a5      	cmp	r5, r4
 800797c:	4602      	mov	r2, r0
 800797e:	460b      	mov	r3, r1
 8007980:	f040 8117 	bne.w	8007bb2 <_dtoa_r+0x6e2>
 8007984:	f7f8 fc82 	bl	800028c <__adddf3>
 8007988:	e9dd 2300 	ldrd	r2, r3, [sp]
 800798c:	4604      	mov	r4, r0
 800798e:	460d      	mov	r5, r1
 8007990:	f7f9 f8c2 	bl	8000b18 <__aeabi_dcmpgt>
 8007994:	2800      	cmp	r0, #0
 8007996:	f040 80f9 	bne.w	8007b8c <_dtoa_r+0x6bc>
 800799a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800799e:	4620      	mov	r0, r4
 80079a0:	4629      	mov	r1, r5
 80079a2:	f7f9 f891 	bl	8000ac8 <__aeabi_dcmpeq>
 80079a6:	b118      	cbz	r0, 80079b0 <_dtoa_r+0x4e0>
 80079a8:	f018 0f01 	tst.w	r8, #1
 80079ac:	f040 80ee 	bne.w	8007b8c <_dtoa_r+0x6bc>
 80079b0:	4649      	mov	r1, r9
 80079b2:	4658      	mov	r0, fp
 80079b4:	f000 fe34 	bl	8008620 <_Bfree>
 80079b8:	2300      	movs	r3, #0
 80079ba:	7033      	strb	r3, [r6, #0]
 80079bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80079be:	3701      	adds	r7, #1
 80079c0:	601f      	str	r7, [r3, #0]
 80079c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f000 831d 	beq.w	8008004 <_dtoa_r+0xb34>
 80079ca:	601e      	str	r6, [r3, #0]
 80079cc:	e31a      	b.n	8008004 <_dtoa_r+0xb34>
 80079ce:	07e2      	lsls	r2, r4, #31
 80079d0:	d505      	bpl.n	80079de <_dtoa_r+0x50e>
 80079d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079d6:	f7f8 fe0f 	bl	80005f8 <__aeabi_dmul>
 80079da:	3601      	adds	r6, #1
 80079dc:	2301      	movs	r3, #1
 80079de:	1064      	asrs	r4, r4, #1
 80079e0:	3508      	adds	r5, #8
 80079e2:	e73f      	b.n	8007864 <_dtoa_r+0x394>
 80079e4:	2602      	movs	r6, #2
 80079e6:	e742      	b.n	800786e <_dtoa_r+0x39e>
 80079e8:	9c07      	ldr	r4, [sp, #28]
 80079ea:	9704      	str	r7, [sp, #16]
 80079ec:	e761      	b.n	80078b2 <_dtoa_r+0x3e2>
 80079ee:	4b27      	ldr	r3, [pc, #156]	@ (8007a8c <_dtoa_r+0x5bc>)
 80079f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079fa:	4454      	add	r4, sl
 80079fc:	2900      	cmp	r1, #0
 80079fe:	d053      	beq.n	8007aa8 <_dtoa_r+0x5d8>
 8007a00:	4928      	ldr	r1, [pc, #160]	@ (8007aa4 <_dtoa_r+0x5d4>)
 8007a02:	2000      	movs	r0, #0
 8007a04:	f7f8 ff22 	bl	800084c <__aeabi_ddiv>
 8007a08:	4633      	mov	r3, r6
 8007a0a:	462a      	mov	r2, r5
 8007a0c:	f7f8 fc3c 	bl	8000288 <__aeabi_dsub>
 8007a10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a14:	4656      	mov	r6, sl
 8007a16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a1a:	f7f9 f89d 	bl	8000b58 <__aeabi_d2iz>
 8007a1e:	4605      	mov	r5, r0
 8007a20:	f7f8 fd80 	bl	8000524 <__aeabi_i2d>
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a2c:	f7f8 fc2c 	bl	8000288 <__aeabi_dsub>
 8007a30:	3530      	adds	r5, #48	@ 0x30
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a3a:	f806 5b01 	strb.w	r5, [r6], #1
 8007a3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a42:	f7f9 f84b 	bl	8000adc <__aeabi_dcmplt>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	d171      	bne.n	8007b2e <_dtoa_r+0x65e>
 8007a4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a4e:	4911      	ldr	r1, [pc, #68]	@ (8007a94 <_dtoa_r+0x5c4>)
 8007a50:	2000      	movs	r0, #0
 8007a52:	f7f8 fc19 	bl	8000288 <__aeabi_dsub>
 8007a56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a5a:	f7f9 f83f 	bl	8000adc <__aeabi_dcmplt>
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	f040 8095 	bne.w	8007b8e <_dtoa_r+0x6be>
 8007a64:	42a6      	cmp	r6, r4
 8007a66:	f43f af50 	beq.w	800790a <_dtoa_r+0x43a>
 8007a6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a98 <_dtoa_r+0x5c8>)
 8007a70:	2200      	movs	r2, #0
 8007a72:	f7f8 fdc1 	bl	80005f8 <__aeabi_dmul>
 8007a76:	4b08      	ldr	r3, [pc, #32]	@ (8007a98 <_dtoa_r+0x5c8>)
 8007a78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a82:	f7f8 fdb9 	bl	80005f8 <__aeabi_dmul>
 8007a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a8a:	e7c4      	b.n	8007a16 <_dtoa_r+0x546>
 8007a8c:	0800a280 	.word	0x0800a280
 8007a90:	0800a258 	.word	0x0800a258
 8007a94:	3ff00000 	.word	0x3ff00000
 8007a98:	40240000 	.word	0x40240000
 8007a9c:	401c0000 	.word	0x401c0000
 8007aa0:	40140000 	.word	0x40140000
 8007aa4:	3fe00000 	.word	0x3fe00000
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	4628      	mov	r0, r5
 8007aac:	f7f8 fda4 	bl	80005f8 <__aeabi_dmul>
 8007ab0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ab4:	9415      	str	r4, [sp, #84]	@ 0x54
 8007ab6:	4656      	mov	r6, sl
 8007ab8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007abc:	f7f9 f84c 	bl	8000b58 <__aeabi_d2iz>
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	f7f8 fd2f 	bl	8000524 <__aeabi_i2d>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	460b      	mov	r3, r1
 8007aca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ace:	f7f8 fbdb 	bl	8000288 <__aeabi_dsub>
 8007ad2:	3530      	adds	r5, #48	@ 0x30
 8007ad4:	f806 5b01 	strb.w	r5, [r6], #1
 8007ad8:	4602      	mov	r2, r0
 8007ada:	460b      	mov	r3, r1
 8007adc:	42a6      	cmp	r6, r4
 8007ade:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ae2:	f04f 0200 	mov.w	r2, #0
 8007ae6:	d124      	bne.n	8007b32 <_dtoa_r+0x662>
 8007ae8:	4bac      	ldr	r3, [pc, #688]	@ (8007d9c <_dtoa_r+0x8cc>)
 8007aea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007aee:	f7f8 fbcd 	bl	800028c <__adddf3>
 8007af2:	4602      	mov	r2, r0
 8007af4:	460b      	mov	r3, r1
 8007af6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007afa:	f7f9 f80d 	bl	8000b18 <__aeabi_dcmpgt>
 8007afe:	2800      	cmp	r0, #0
 8007b00:	d145      	bne.n	8007b8e <_dtoa_r+0x6be>
 8007b02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b06:	49a5      	ldr	r1, [pc, #660]	@ (8007d9c <_dtoa_r+0x8cc>)
 8007b08:	2000      	movs	r0, #0
 8007b0a:	f7f8 fbbd 	bl	8000288 <__aeabi_dsub>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b16:	f7f8 ffe1 	bl	8000adc <__aeabi_dcmplt>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	f43f aef5 	beq.w	800790a <_dtoa_r+0x43a>
 8007b20:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007b22:	1e73      	subs	r3, r6, #1
 8007b24:	9315      	str	r3, [sp, #84]	@ 0x54
 8007b26:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b2a:	2b30      	cmp	r3, #48	@ 0x30
 8007b2c:	d0f8      	beq.n	8007b20 <_dtoa_r+0x650>
 8007b2e:	9f04      	ldr	r7, [sp, #16]
 8007b30:	e73e      	b.n	80079b0 <_dtoa_r+0x4e0>
 8007b32:	4b9b      	ldr	r3, [pc, #620]	@ (8007da0 <_dtoa_r+0x8d0>)
 8007b34:	f7f8 fd60 	bl	80005f8 <__aeabi_dmul>
 8007b38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b3c:	e7bc      	b.n	8007ab8 <_dtoa_r+0x5e8>
 8007b3e:	d10c      	bne.n	8007b5a <_dtoa_r+0x68a>
 8007b40:	4b98      	ldr	r3, [pc, #608]	@ (8007da4 <_dtoa_r+0x8d4>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b48:	f7f8 fd56 	bl	80005f8 <__aeabi_dmul>
 8007b4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b50:	f7f8 ffd8 	bl	8000b04 <__aeabi_dcmpge>
 8007b54:	2800      	cmp	r0, #0
 8007b56:	f000 8157 	beq.w	8007e08 <_dtoa_r+0x938>
 8007b5a:	2400      	movs	r4, #0
 8007b5c:	4625      	mov	r5, r4
 8007b5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b60:	43db      	mvns	r3, r3
 8007b62:	9304      	str	r3, [sp, #16]
 8007b64:	4656      	mov	r6, sl
 8007b66:	2700      	movs	r7, #0
 8007b68:	4621      	mov	r1, r4
 8007b6a:	4658      	mov	r0, fp
 8007b6c:	f000 fd58 	bl	8008620 <_Bfree>
 8007b70:	2d00      	cmp	r5, #0
 8007b72:	d0dc      	beq.n	8007b2e <_dtoa_r+0x65e>
 8007b74:	b12f      	cbz	r7, 8007b82 <_dtoa_r+0x6b2>
 8007b76:	42af      	cmp	r7, r5
 8007b78:	d003      	beq.n	8007b82 <_dtoa_r+0x6b2>
 8007b7a:	4639      	mov	r1, r7
 8007b7c:	4658      	mov	r0, fp
 8007b7e:	f000 fd4f 	bl	8008620 <_Bfree>
 8007b82:	4629      	mov	r1, r5
 8007b84:	4658      	mov	r0, fp
 8007b86:	f000 fd4b 	bl	8008620 <_Bfree>
 8007b8a:	e7d0      	b.n	8007b2e <_dtoa_r+0x65e>
 8007b8c:	9704      	str	r7, [sp, #16]
 8007b8e:	4633      	mov	r3, r6
 8007b90:	461e      	mov	r6, r3
 8007b92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b96:	2a39      	cmp	r2, #57	@ 0x39
 8007b98:	d107      	bne.n	8007baa <_dtoa_r+0x6da>
 8007b9a:	459a      	cmp	sl, r3
 8007b9c:	d1f8      	bne.n	8007b90 <_dtoa_r+0x6c0>
 8007b9e:	9a04      	ldr	r2, [sp, #16]
 8007ba0:	3201      	adds	r2, #1
 8007ba2:	9204      	str	r2, [sp, #16]
 8007ba4:	2230      	movs	r2, #48	@ 0x30
 8007ba6:	f88a 2000 	strb.w	r2, [sl]
 8007baa:	781a      	ldrb	r2, [r3, #0]
 8007bac:	3201      	adds	r2, #1
 8007bae:	701a      	strb	r2, [r3, #0]
 8007bb0:	e7bd      	b.n	8007b2e <_dtoa_r+0x65e>
 8007bb2:	4b7b      	ldr	r3, [pc, #492]	@ (8007da0 <_dtoa_r+0x8d0>)
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f7f8 fd1f 	bl	80005f8 <__aeabi_dmul>
 8007bba:	2200      	movs	r2, #0
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	460d      	mov	r5, r1
 8007bc2:	f7f8 ff81 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	f43f aebb 	beq.w	8007942 <_dtoa_r+0x472>
 8007bcc:	e6f0      	b.n	80079b0 <_dtoa_r+0x4e0>
 8007bce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007bd0:	2a00      	cmp	r2, #0
 8007bd2:	f000 80db 	beq.w	8007d8c <_dtoa_r+0x8bc>
 8007bd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bd8:	2a01      	cmp	r2, #1
 8007bda:	f300 80bf 	bgt.w	8007d5c <_dtoa_r+0x88c>
 8007bde:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007be0:	2a00      	cmp	r2, #0
 8007be2:	f000 80b7 	beq.w	8007d54 <_dtoa_r+0x884>
 8007be6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007bea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007bec:	4646      	mov	r6, r8
 8007bee:	9a08      	ldr	r2, [sp, #32]
 8007bf0:	2101      	movs	r1, #1
 8007bf2:	441a      	add	r2, r3
 8007bf4:	4658      	mov	r0, fp
 8007bf6:	4498      	add	r8, r3
 8007bf8:	9208      	str	r2, [sp, #32]
 8007bfa:	f000 fdc5 	bl	8008788 <__i2b>
 8007bfe:	4605      	mov	r5, r0
 8007c00:	b15e      	cbz	r6, 8007c1a <_dtoa_r+0x74a>
 8007c02:	9b08      	ldr	r3, [sp, #32]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	dd08      	ble.n	8007c1a <_dtoa_r+0x74a>
 8007c08:	42b3      	cmp	r3, r6
 8007c0a:	9a08      	ldr	r2, [sp, #32]
 8007c0c:	bfa8      	it	ge
 8007c0e:	4633      	movge	r3, r6
 8007c10:	eba8 0803 	sub.w	r8, r8, r3
 8007c14:	1af6      	subs	r6, r6, r3
 8007c16:	1ad3      	subs	r3, r2, r3
 8007c18:	9308      	str	r3, [sp, #32]
 8007c1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c1c:	b1f3      	cbz	r3, 8007c5c <_dtoa_r+0x78c>
 8007c1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 80b7 	beq.w	8007d94 <_dtoa_r+0x8c4>
 8007c26:	b18c      	cbz	r4, 8007c4c <_dtoa_r+0x77c>
 8007c28:	4629      	mov	r1, r5
 8007c2a:	4622      	mov	r2, r4
 8007c2c:	4658      	mov	r0, fp
 8007c2e:	f000 fe6b 	bl	8008908 <__pow5mult>
 8007c32:	464a      	mov	r2, r9
 8007c34:	4601      	mov	r1, r0
 8007c36:	4605      	mov	r5, r0
 8007c38:	4658      	mov	r0, fp
 8007c3a:	f000 fdbb 	bl	80087b4 <__multiply>
 8007c3e:	4649      	mov	r1, r9
 8007c40:	9004      	str	r0, [sp, #16]
 8007c42:	4658      	mov	r0, fp
 8007c44:	f000 fcec 	bl	8008620 <_Bfree>
 8007c48:	9b04      	ldr	r3, [sp, #16]
 8007c4a:	4699      	mov	r9, r3
 8007c4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c4e:	1b1a      	subs	r2, r3, r4
 8007c50:	d004      	beq.n	8007c5c <_dtoa_r+0x78c>
 8007c52:	4649      	mov	r1, r9
 8007c54:	4658      	mov	r0, fp
 8007c56:	f000 fe57 	bl	8008908 <__pow5mult>
 8007c5a:	4681      	mov	r9, r0
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	4658      	mov	r0, fp
 8007c60:	f000 fd92 	bl	8008788 <__i2b>
 8007c64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c66:	4604      	mov	r4, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	f000 81cf 	beq.w	800800c <_dtoa_r+0xb3c>
 8007c6e:	461a      	mov	r2, r3
 8007c70:	4601      	mov	r1, r0
 8007c72:	4658      	mov	r0, fp
 8007c74:	f000 fe48 	bl	8008908 <__pow5mult>
 8007c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	f300 8095 	bgt.w	8007dac <_dtoa_r+0x8dc>
 8007c82:	9b02      	ldr	r3, [sp, #8]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f040 8087 	bne.w	8007d98 <_dtoa_r+0x8c8>
 8007c8a:	9b03      	ldr	r3, [sp, #12]
 8007c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f040 8089 	bne.w	8007da8 <_dtoa_r+0x8d8>
 8007c96:	9b03      	ldr	r3, [sp, #12]
 8007c98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c9c:	0d1b      	lsrs	r3, r3, #20
 8007c9e:	051b      	lsls	r3, r3, #20
 8007ca0:	b12b      	cbz	r3, 8007cae <_dtoa_r+0x7de>
 8007ca2:	9b08      	ldr	r3, [sp, #32]
 8007ca4:	3301      	adds	r3, #1
 8007ca6:	9308      	str	r3, [sp, #32]
 8007ca8:	f108 0801 	add.w	r8, r8, #1
 8007cac:	2301      	movs	r3, #1
 8007cae:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f000 81b0 	beq.w	8008018 <_dtoa_r+0xb48>
 8007cb8:	6923      	ldr	r3, [r4, #16]
 8007cba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007cbe:	6918      	ldr	r0, [r3, #16]
 8007cc0:	f000 fd16 	bl	80086f0 <__hi0bits>
 8007cc4:	f1c0 0020 	rsb	r0, r0, #32
 8007cc8:	9b08      	ldr	r3, [sp, #32]
 8007cca:	4418      	add	r0, r3
 8007ccc:	f010 001f 	ands.w	r0, r0, #31
 8007cd0:	d077      	beq.n	8007dc2 <_dtoa_r+0x8f2>
 8007cd2:	f1c0 0320 	rsb	r3, r0, #32
 8007cd6:	2b04      	cmp	r3, #4
 8007cd8:	dd6b      	ble.n	8007db2 <_dtoa_r+0x8e2>
 8007cda:	9b08      	ldr	r3, [sp, #32]
 8007cdc:	f1c0 001c 	rsb	r0, r0, #28
 8007ce0:	4403      	add	r3, r0
 8007ce2:	4480      	add	r8, r0
 8007ce4:	4406      	add	r6, r0
 8007ce6:	9308      	str	r3, [sp, #32]
 8007ce8:	f1b8 0f00 	cmp.w	r8, #0
 8007cec:	dd05      	ble.n	8007cfa <_dtoa_r+0x82a>
 8007cee:	4649      	mov	r1, r9
 8007cf0:	4642      	mov	r2, r8
 8007cf2:	4658      	mov	r0, fp
 8007cf4:	f000 fe62 	bl	80089bc <__lshift>
 8007cf8:	4681      	mov	r9, r0
 8007cfa:	9b08      	ldr	r3, [sp, #32]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	dd05      	ble.n	8007d0c <_dtoa_r+0x83c>
 8007d00:	4621      	mov	r1, r4
 8007d02:	461a      	mov	r2, r3
 8007d04:	4658      	mov	r0, fp
 8007d06:	f000 fe59 	bl	80089bc <__lshift>
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d059      	beq.n	8007dc6 <_dtoa_r+0x8f6>
 8007d12:	4621      	mov	r1, r4
 8007d14:	4648      	mov	r0, r9
 8007d16:	f000 febd 	bl	8008a94 <__mcmp>
 8007d1a:	2800      	cmp	r0, #0
 8007d1c:	da53      	bge.n	8007dc6 <_dtoa_r+0x8f6>
 8007d1e:	1e7b      	subs	r3, r7, #1
 8007d20:	9304      	str	r3, [sp, #16]
 8007d22:	4649      	mov	r1, r9
 8007d24:	2300      	movs	r3, #0
 8007d26:	220a      	movs	r2, #10
 8007d28:	4658      	mov	r0, fp
 8007d2a:	f000 fc9b 	bl	8008664 <__multadd>
 8007d2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d30:	4681      	mov	r9, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	f000 8172 	beq.w	800801c <_dtoa_r+0xb4c>
 8007d38:	2300      	movs	r3, #0
 8007d3a:	4629      	mov	r1, r5
 8007d3c:	220a      	movs	r2, #10
 8007d3e:	4658      	mov	r0, fp
 8007d40:	f000 fc90 	bl	8008664 <__multadd>
 8007d44:	9b00      	ldr	r3, [sp, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	4605      	mov	r5, r0
 8007d4a:	dc67      	bgt.n	8007e1c <_dtoa_r+0x94c>
 8007d4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	dc41      	bgt.n	8007dd6 <_dtoa_r+0x906>
 8007d52:	e063      	b.n	8007e1c <_dtoa_r+0x94c>
 8007d54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d5a:	e746      	b.n	8007bea <_dtoa_r+0x71a>
 8007d5c:	9b07      	ldr	r3, [sp, #28]
 8007d5e:	1e5c      	subs	r4, r3, #1
 8007d60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d62:	42a3      	cmp	r3, r4
 8007d64:	bfbf      	itttt	lt
 8007d66:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007d68:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007d6a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007d6c:	1ae3      	sublt	r3, r4, r3
 8007d6e:	bfb4      	ite	lt
 8007d70:	18d2      	addlt	r2, r2, r3
 8007d72:	1b1c      	subge	r4, r3, r4
 8007d74:	9b07      	ldr	r3, [sp, #28]
 8007d76:	bfbc      	itt	lt
 8007d78:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007d7a:	2400      	movlt	r4, #0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	bfb5      	itete	lt
 8007d80:	eba8 0603 	sublt.w	r6, r8, r3
 8007d84:	9b07      	ldrge	r3, [sp, #28]
 8007d86:	2300      	movlt	r3, #0
 8007d88:	4646      	movge	r6, r8
 8007d8a:	e730      	b.n	8007bee <_dtoa_r+0x71e>
 8007d8c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d8e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007d90:	4646      	mov	r6, r8
 8007d92:	e735      	b.n	8007c00 <_dtoa_r+0x730>
 8007d94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d96:	e75c      	b.n	8007c52 <_dtoa_r+0x782>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e788      	b.n	8007cae <_dtoa_r+0x7de>
 8007d9c:	3fe00000 	.word	0x3fe00000
 8007da0:	40240000 	.word	0x40240000
 8007da4:	40140000 	.word	0x40140000
 8007da8:	9b02      	ldr	r3, [sp, #8]
 8007daa:	e780      	b.n	8007cae <_dtoa_r+0x7de>
 8007dac:	2300      	movs	r3, #0
 8007dae:	930a      	str	r3, [sp, #40]	@ 0x28
 8007db0:	e782      	b.n	8007cb8 <_dtoa_r+0x7e8>
 8007db2:	d099      	beq.n	8007ce8 <_dtoa_r+0x818>
 8007db4:	9a08      	ldr	r2, [sp, #32]
 8007db6:	331c      	adds	r3, #28
 8007db8:	441a      	add	r2, r3
 8007dba:	4498      	add	r8, r3
 8007dbc:	441e      	add	r6, r3
 8007dbe:	9208      	str	r2, [sp, #32]
 8007dc0:	e792      	b.n	8007ce8 <_dtoa_r+0x818>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	e7f6      	b.n	8007db4 <_dtoa_r+0x8e4>
 8007dc6:	9b07      	ldr	r3, [sp, #28]
 8007dc8:	9704      	str	r7, [sp, #16]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	dc20      	bgt.n	8007e10 <_dtoa_r+0x940>
 8007dce:	9300      	str	r3, [sp, #0]
 8007dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd2:	2b02      	cmp	r3, #2
 8007dd4:	dd1e      	ble.n	8007e14 <_dtoa_r+0x944>
 8007dd6:	9b00      	ldr	r3, [sp, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f47f aec0 	bne.w	8007b5e <_dtoa_r+0x68e>
 8007dde:	4621      	mov	r1, r4
 8007de0:	2205      	movs	r2, #5
 8007de2:	4658      	mov	r0, fp
 8007de4:	f000 fc3e 	bl	8008664 <__multadd>
 8007de8:	4601      	mov	r1, r0
 8007dea:	4604      	mov	r4, r0
 8007dec:	4648      	mov	r0, r9
 8007dee:	f000 fe51 	bl	8008a94 <__mcmp>
 8007df2:	2800      	cmp	r0, #0
 8007df4:	f77f aeb3 	ble.w	8007b5e <_dtoa_r+0x68e>
 8007df8:	4656      	mov	r6, sl
 8007dfa:	2331      	movs	r3, #49	@ 0x31
 8007dfc:	f806 3b01 	strb.w	r3, [r6], #1
 8007e00:	9b04      	ldr	r3, [sp, #16]
 8007e02:	3301      	adds	r3, #1
 8007e04:	9304      	str	r3, [sp, #16]
 8007e06:	e6ae      	b.n	8007b66 <_dtoa_r+0x696>
 8007e08:	9c07      	ldr	r4, [sp, #28]
 8007e0a:	9704      	str	r7, [sp, #16]
 8007e0c:	4625      	mov	r5, r4
 8007e0e:	e7f3      	b.n	8007df8 <_dtoa_r+0x928>
 8007e10:	9b07      	ldr	r3, [sp, #28]
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	f000 8104 	beq.w	8008024 <_dtoa_r+0xb54>
 8007e1c:	2e00      	cmp	r6, #0
 8007e1e:	dd05      	ble.n	8007e2c <_dtoa_r+0x95c>
 8007e20:	4629      	mov	r1, r5
 8007e22:	4632      	mov	r2, r6
 8007e24:	4658      	mov	r0, fp
 8007e26:	f000 fdc9 	bl	80089bc <__lshift>
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d05a      	beq.n	8007ee8 <_dtoa_r+0xa18>
 8007e32:	6869      	ldr	r1, [r5, #4]
 8007e34:	4658      	mov	r0, fp
 8007e36:	f000 fbb3 	bl	80085a0 <_Balloc>
 8007e3a:	4606      	mov	r6, r0
 8007e3c:	b928      	cbnz	r0, 8007e4a <_dtoa_r+0x97a>
 8007e3e:	4b84      	ldr	r3, [pc, #528]	@ (8008050 <_dtoa_r+0xb80>)
 8007e40:	4602      	mov	r2, r0
 8007e42:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e46:	f7ff bb5a 	b.w	80074fe <_dtoa_r+0x2e>
 8007e4a:	692a      	ldr	r2, [r5, #16]
 8007e4c:	3202      	adds	r2, #2
 8007e4e:	0092      	lsls	r2, r2, #2
 8007e50:	f105 010c 	add.w	r1, r5, #12
 8007e54:	300c      	adds	r0, #12
 8007e56:	f001 f8d7 	bl	8009008 <memcpy>
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	4631      	mov	r1, r6
 8007e5e:	4658      	mov	r0, fp
 8007e60:	f000 fdac 	bl	80089bc <__lshift>
 8007e64:	f10a 0301 	add.w	r3, sl, #1
 8007e68:	9307      	str	r3, [sp, #28]
 8007e6a:	9b00      	ldr	r3, [sp, #0]
 8007e6c:	4453      	add	r3, sl
 8007e6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e70:	9b02      	ldr	r3, [sp, #8]
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	462f      	mov	r7, r5
 8007e78:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e7a:	4605      	mov	r5, r0
 8007e7c:	9b07      	ldr	r3, [sp, #28]
 8007e7e:	4621      	mov	r1, r4
 8007e80:	3b01      	subs	r3, #1
 8007e82:	4648      	mov	r0, r9
 8007e84:	9300      	str	r3, [sp, #0]
 8007e86:	f7ff fa98 	bl	80073ba <quorem>
 8007e8a:	4639      	mov	r1, r7
 8007e8c:	9002      	str	r0, [sp, #8]
 8007e8e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007e92:	4648      	mov	r0, r9
 8007e94:	f000 fdfe 	bl	8008a94 <__mcmp>
 8007e98:	462a      	mov	r2, r5
 8007e9a:	9008      	str	r0, [sp, #32]
 8007e9c:	4621      	mov	r1, r4
 8007e9e:	4658      	mov	r0, fp
 8007ea0:	f000 fe14 	bl	8008acc <__mdiff>
 8007ea4:	68c2      	ldr	r2, [r0, #12]
 8007ea6:	4606      	mov	r6, r0
 8007ea8:	bb02      	cbnz	r2, 8007eec <_dtoa_r+0xa1c>
 8007eaa:	4601      	mov	r1, r0
 8007eac:	4648      	mov	r0, r9
 8007eae:	f000 fdf1 	bl	8008a94 <__mcmp>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	4631      	mov	r1, r6
 8007eb6:	4658      	mov	r0, fp
 8007eb8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007eba:	f000 fbb1 	bl	8008620 <_Bfree>
 8007ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ec0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ec2:	9e07      	ldr	r6, [sp, #28]
 8007ec4:	ea43 0102 	orr.w	r1, r3, r2
 8007ec8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007eca:	4319      	orrs	r1, r3
 8007ecc:	d110      	bne.n	8007ef0 <_dtoa_r+0xa20>
 8007ece:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007ed2:	d029      	beq.n	8007f28 <_dtoa_r+0xa58>
 8007ed4:	9b08      	ldr	r3, [sp, #32]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	dd02      	ble.n	8007ee0 <_dtoa_r+0xa10>
 8007eda:	9b02      	ldr	r3, [sp, #8]
 8007edc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ee0:	9b00      	ldr	r3, [sp, #0]
 8007ee2:	f883 8000 	strb.w	r8, [r3]
 8007ee6:	e63f      	b.n	8007b68 <_dtoa_r+0x698>
 8007ee8:	4628      	mov	r0, r5
 8007eea:	e7bb      	b.n	8007e64 <_dtoa_r+0x994>
 8007eec:	2201      	movs	r2, #1
 8007eee:	e7e1      	b.n	8007eb4 <_dtoa_r+0x9e4>
 8007ef0:	9b08      	ldr	r3, [sp, #32]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	db04      	blt.n	8007f00 <_dtoa_r+0xa30>
 8007ef6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ef8:	430b      	orrs	r3, r1
 8007efa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007efc:	430b      	orrs	r3, r1
 8007efe:	d120      	bne.n	8007f42 <_dtoa_r+0xa72>
 8007f00:	2a00      	cmp	r2, #0
 8007f02:	dded      	ble.n	8007ee0 <_dtoa_r+0xa10>
 8007f04:	4649      	mov	r1, r9
 8007f06:	2201      	movs	r2, #1
 8007f08:	4658      	mov	r0, fp
 8007f0a:	f000 fd57 	bl	80089bc <__lshift>
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4681      	mov	r9, r0
 8007f12:	f000 fdbf 	bl	8008a94 <__mcmp>
 8007f16:	2800      	cmp	r0, #0
 8007f18:	dc03      	bgt.n	8007f22 <_dtoa_r+0xa52>
 8007f1a:	d1e1      	bne.n	8007ee0 <_dtoa_r+0xa10>
 8007f1c:	f018 0f01 	tst.w	r8, #1
 8007f20:	d0de      	beq.n	8007ee0 <_dtoa_r+0xa10>
 8007f22:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f26:	d1d8      	bne.n	8007eda <_dtoa_r+0xa0a>
 8007f28:	9a00      	ldr	r2, [sp, #0]
 8007f2a:	2339      	movs	r3, #57	@ 0x39
 8007f2c:	7013      	strb	r3, [r2, #0]
 8007f2e:	4633      	mov	r3, r6
 8007f30:	461e      	mov	r6, r3
 8007f32:	3b01      	subs	r3, #1
 8007f34:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f38:	2a39      	cmp	r2, #57	@ 0x39
 8007f3a:	d052      	beq.n	8007fe2 <_dtoa_r+0xb12>
 8007f3c:	3201      	adds	r2, #1
 8007f3e:	701a      	strb	r2, [r3, #0]
 8007f40:	e612      	b.n	8007b68 <_dtoa_r+0x698>
 8007f42:	2a00      	cmp	r2, #0
 8007f44:	dd07      	ble.n	8007f56 <_dtoa_r+0xa86>
 8007f46:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f4a:	d0ed      	beq.n	8007f28 <_dtoa_r+0xa58>
 8007f4c:	9a00      	ldr	r2, [sp, #0]
 8007f4e:	f108 0301 	add.w	r3, r8, #1
 8007f52:	7013      	strb	r3, [r2, #0]
 8007f54:	e608      	b.n	8007b68 <_dtoa_r+0x698>
 8007f56:	9b07      	ldr	r3, [sp, #28]
 8007f58:	9a07      	ldr	r2, [sp, #28]
 8007f5a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007f5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d028      	beq.n	8007fb6 <_dtoa_r+0xae6>
 8007f64:	4649      	mov	r1, r9
 8007f66:	2300      	movs	r3, #0
 8007f68:	220a      	movs	r2, #10
 8007f6a:	4658      	mov	r0, fp
 8007f6c:	f000 fb7a 	bl	8008664 <__multadd>
 8007f70:	42af      	cmp	r7, r5
 8007f72:	4681      	mov	r9, r0
 8007f74:	f04f 0300 	mov.w	r3, #0
 8007f78:	f04f 020a 	mov.w	r2, #10
 8007f7c:	4639      	mov	r1, r7
 8007f7e:	4658      	mov	r0, fp
 8007f80:	d107      	bne.n	8007f92 <_dtoa_r+0xac2>
 8007f82:	f000 fb6f 	bl	8008664 <__multadd>
 8007f86:	4607      	mov	r7, r0
 8007f88:	4605      	mov	r5, r0
 8007f8a:	9b07      	ldr	r3, [sp, #28]
 8007f8c:	3301      	adds	r3, #1
 8007f8e:	9307      	str	r3, [sp, #28]
 8007f90:	e774      	b.n	8007e7c <_dtoa_r+0x9ac>
 8007f92:	f000 fb67 	bl	8008664 <__multadd>
 8007f96:	4629      	mov	r1, r5
 8007f98:	4607      	mov	r7, r0
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	220a      	movs	r2, #10
 8007f9e:	4658      	mov	r0, fp
 8007fa0:	f000 fb60 	bl	8008664 <__multadd>
 8007fa4:	4605      	mov	r5, r0
 8007fa6:	e7f0      	b.n	8007f8a <_dtoa_r+0xaba>
 8007fa8:	9b00      	ldr	r3, [sp, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	bfcc      	ite	gt
 8007fae:	461e      	movgt	r6, r3
 8007fb0:	2601      	movle	r6, #1
 8007fb2:	4456      	add	r6, sl
 8007fb4:	2700      	movs	r7, #0
 8007fb6:	4649      	mov	r1, r9
 8007fb8:	2201      	movs	r2, #1
 8007fba:	4658      	mov	r0, fp
 8007fbc:	f000 fcfe 	bl	80089bc <__lshift>
 8007fc0:	4621      	mov	r1, r4
 8007fc2:	4681      	mov	r9, r0
 8007fc4:	f000 fd66 	bl	8008a94 <__mcmp>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	dcb0      	bgt.n	8007f2e <_dtoa_r+0xa5e>
 8007fcc:	d102      	bne.n	8007fd4 <_dtoa_r+0xb04>
 8007fce:	f018 0f01 	tst.w	r8, #1
 8007fd2:	d1ac      	bne.n	8007f2e <_dtoa_r+0xa5e>
 8007fd4:	4633      	mov	r3, r6
 8007fd6:	461e      	mov	r6, r3
 8007fd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fdc:	2a30      	cmp	r2, #48	@ 0x30
 8007fde:	d0fa      	beq.n	8007fd6 <_dtoa_r+0xb06>
 8007fe0:	e5c2      	b.n	8007b68 <_dtoa_r+0x698>
 8007fe2:	459a      	cmp	sl, r3
 8007fe4:	d1a4      	bne.n	8007f30 <_dtoa_r+0xa60>
 8007fe6:	9b04      	ldr	r3, [sp, #16]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	9304      	str	r3, [sp, #16]
 8007fec:	2331      	movs	r3, #49	@ 0x31
 8007fee:	f88a 3000 	strb.w	r3, [sl]
 8007ff2:	e5b9      	b.n	8007b68 <_dtoa_r+0x698>
 8007ff4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ff6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008054 <_dtoa_r+0xb84>
 8007ffa:	b11b      	cbz	r3, 8008004 <_dtoa_r+0xb34>
 8007ffc:	f10a 0308 	add.w	r3, sl, #8
 8008000:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	4650      	mov	r0, sl
 8008006:	b019      	add	sp, #100	@ 0x64
 8008008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800800c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800800e:	2b01      	cmp	r3, #1
 8008010:	f77f ae37 	ble.w	8007c82 <_dtoa_r+0x7b2>
 8008014:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008016:	930a      	str	r3, [sp, #40]	@ 0x28
 8008018:	2001      	movs	r0, #1
 800801a:	e655      	b.n	8007cc8 <_dtoa_r+0x7f8>
 800801c:	9b00      	ldr	r3, [sp, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	f77f aed6 	ble.w	8007dd0 <_dtoa_r+0x900>
 8008024:	4656      	mov	r6, sl
 8008026:	4621      	mov	r1, r4
 8008028:	4648      	mov	r0, r9
 800802a:	f7ff f9c6 	bl	80073ba <quorem>
 800802e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008032:	f806 8b01 	strb.w	r8, [r6], #1
 8008036:	9b00      	ldr	r3, [sp, #0]
 8008038:	eba6 020a 	sub.w	r2, r6, sl
 800803c:	4293      	cmp	r3, r2
 800803e:	ddb3      	ble.n	8007fa8 <_dtoa_r+0xad8>
 8008040:	4649      	mov	r1, r9
 8008042:	2300      	movs	r3, #0
 8008044:	220a      	movs	r2, #10
 8008046:	4658      	mov	r0, fp
 8008048:	f000 fb0c 	bl	8008664 <__multadd>
 800804c:	4681      	mov	r9, r0
 800804e:	e7ea      	b.n	8008026 <_dtoa_r+0xb56>
 8008050:	0800a1d0 	.word	0x0800a1d0
 8008054:	0800a154 	.word	0x0800a154

08008058 <__sfputc_r>:
 8008058:	6893      	ldr	r3, [r2, #8]
 800805a:	3b01      	subs	r3, #1
 800805c:	2b00      	cmp	r3, #0
 800805e:	b410      	push	{r4}
 8008060:	6093      	str	r3, [r2, #8]
 8008062:	da08      	bge.n	8008076 <__sfputc_r+0x1e>
 8008064:	6994      	ldr	r4, [r2, #24]
 8008066:	42a3      	cmp	r3, r4
 8008068:	db01      	blt.n	800806e <__sfputc_r+0x16>
 800806a:	290a      	cmp	r1, #10
 800806c:	d103      	bne.n	8008076 <__sfputc_r+0x1e>
 800806e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008072:	f000 be5a 	b.w	8008d2a <__swbuf_r>
 8008076:	6813      	ldr	r3, [r2, #0]
 8008078:	1c58      	adds	r0, r3, #1
 800807a:	6010      	str	r0, [r2, #0]
 800807c:	7019      	strb	r1, [r3, #0]
 800807e:	4608      	mov	r0, r1
 8008080:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008084:	4770      	bx	lr

08008086 <__sfputs_r>:
 8008086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008088:	4606      	mov	r6, r0
 800808a:	460f      	mov	r7, r1
 800808c:	4614      	mov	r4, r2
 800808e:	18d5      	adds	r5, r2, r3
 8008090:	42ac      	cmp	r4, r5
 8008092:	d101      	bne.n	8008098 <__sfputs_r+0x12>
 8008094:	2000      	movs	r0, #0
 8008096:	e007      	b.n	80080a8 <__sfputs_r+0x22>
 8008098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800809c:	463a      	mov	r2, r7
 800809e:	4630      	mov	r0, r6
 80080a0:	f7ff ffda 	bl	8008058 <__sfputc_r>
 80080a4:	1c43      	adds	r3, r0, #1
 80080a6:	d1f3      	bne.n	8008090 <__sfputs_r+0xa>
 80080a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080ac <_vfiprintf_r>:
 80080ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b0:	460d      	mov	r5, r1
 80080b2:	b09d      	sub	sp, #116	@ 0x74
 80080b4:	4614      	mov	r4, r2
 80080b6:	4698      	mov	r8, r3
 80080b8:	4606      	mov	r6, r0
 80080ba:	b118      	cbz	r0, 80080c4 <_vfiprintf_r+0x18>
 80080bc:	6a03      	ldr	r3, [r0, #32]
 80080be:	b90b      	cbnz	r3, 80080c4 <_vfiprintf_r+0x18>
 80080c0:	f7ff f89c 	bl	80071fc <__sinit>
 80080c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080c6:	07d9      	lsls	r1, r3, #31
 80080c8:	d405      	bmi.n	80080d6 <_vfiprintf_r+0x2a>
 80080ca:	89ab      	ldrh	r3, [r5, #12]
 80080cc:	059a      	lsls	r2, r3, #22
 80080ce:	d402      	bmi.n	80080d6 <_vfiprintf_r+0x2a>
 80080d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080d2:	f7ff f970 	bl	80073b6 <__retarget_lock_acquire_recursive>
 80080d6:	89ab      	ldrh	r3, [r5, #12]
 80080d8:	071b      	lsls	r3, r3, #28
 80080da:	d501      	bpl.n	80080e0 <_vfiprintf_r+0x34>
 80080dc:	692b      	ldr	r3, [r5, #16]
 80080de:	b99b      	cbnz	r3, 8008108 <_vfiprintf_r+0x5c>
 80080e0:	4629      	mov	r1, r5
 80080e2:	4630      	mov	r0, r6
 80080e4:	f000 fe60 	bl	8008da8 <__swsetup_r>
 80080e8:	b170      	cbz	r0, 8008108 <_vfiprintf_r+0x5c>
 80080ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080ec:	07dc      	lsls	r4, r3, #31
 80080ee:	d504      	bpl.n	80080fa <_vfiprintf_r+0x4e>
 80080f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080f4:	b01d      	add	sp, #116	@ 0x74
 80080f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080fa:	89ab      	ldrh	r3, [r5, #12]
 80080fc:	0598      	lsls	r0, r3, #22
 80080fe:	d4f7      	bmi.n	80080f0 <_vfiprintf_r+0x44>
 8008100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008102:	f7ff f959 	bl	80073b8 <__retarget_lock_release_recursive>
 8008106:	e7f3      	b.n	80080f0 <_vfiprintf_r+0x44>
 8008108:	2300      	movs	r3, #0
 800810a:	9309      	str	r3, [sp, #36]	@ 0x24
 800810c:	2320      	movs	r3, #32
 800810e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008112:	f8cd 800c 	str.w	r8, [sp, #12]
 8008116:	2330      	movs	r3, #48	@ 0x30
 8008118:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80082c8 <_vfiprintf_r+0x21c>
 800811c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008120:	f04f 0901 	mov.w	r9, #1
 8008124:	4623      	mov	r3, r4
 8008126:	469a      	mov	sl, r3
 8008128:	f813 2b01 	ldrb.w	r2, [r3], #1
 800812c:	b10a      	cbz	r2, 8008132 <_vfiprintf_r+0x86>
 800812e:	2a25      	cmp	r2, #37	@ 0x25
 8008130:	d1f9      	bne.n	8008126 <_vfiprintf_r+0x7a>
 8008132:	ebba 0b04 	subs.w	fp, sl, r4
 8008136:	d00b      	beq.n	8008150 <_vfiprintf_r+0xa4>
 8008138:	465b      	mov	r3, fp
 800813a:	4622      	mov	r2, r4
 800813c:	4629      	mov	r1, r5
 800813e:	4630      	mov	r0, r6
 8008140:	f7ff ffa1 	bl	8008086 <__sfputs_r>
 8008144:	3001      	adds	r0, #1
 8008146:	f000 80a7 	beq.w	8008298 <_vfiprintf_r+0x1ec>
 800814a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800814c:	445a      	add	r2, fp
 800814e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008150:	f89a 3000 	ldrb.w	r3, [sl]
 8008154:	2b00      	cmp	r3, #0
 8008156:	f000 809f 	beq.w	8008298 <_vfiprintf_r+0x1ec>
 800815a:	2300      	movs	r3, #0
 800815c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008160:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008164:	f10a 0a01 	add.w	sl, sl, #1
 8008168:	9304      	str	r3, [sp, #16]
 800816a:	9307      	str	r3, [sp, #28]
 800816c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008170:	931a      	str	r3, [sp, #104]	@ 0x68
 8008172:	4654      	mov	r4, sl
 8008174:	2205      	movs	r2, #5
 8008176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800817a:	4853      	ldr	r0, [pc, #332]	@ (80082c8 <_vfiprintf_r+0x21c>)
 800817c:	f7f8 f828 	bl	80001d0 <memchr>
 8008180:	9a04      	ldr	r2, [sp, #16]
 8008182:	b9d8      	cbnz	r0, 80081bc <_vfiprintf_r+0x110>
 8008184:	06d1      	lsls	r1, r2, #27
 8008186:	bf44      	itt	mi
 8008188:	2320      	movmi	r3, #32
 800818a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800818e:	0713      	lsls	r3, r2, #28
 8008190:	bf44      	itt	mi
 8008192:	232b      	movmi	r3, #43	@ 0x2b
 8008194:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008198:	f89a 3000 	ldrb.w	r3, [sl]
 800819c:	2b2a      	cmp	r3, #42	@ 0x2a
 800819e:	d015      	beq.n	80081cc <_vfiprintf_r+0x120>
 80081a0:	9a07      	ldr	r2, [sp, #28]
 80081a2:	4654      	mov	r4, sl
 80081a4:	2000      	movs	r0, #0
 80081a6:	f04f 0c0a 	mov.w	ip, #10
 80081aa:	4621      	mov	r1, r4
 80081ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081b0:	3b30      	subs	r3, #48	@ 0x30
 80081b2:	2b09      	cmp	r3, #9
 80081b4:	d94b      	bls.n	800824e <_vfiprintf_r+0x1a2>
 80081b6:	b1b0      	cbz	r0, 80081e6 <_vfiprintf_r+0x13a>
 80081b8:	9207      	str	r2, [sp, #28]
 80081ba:	e014      	b.n	80081e6 <_vfiprintf_r+0x13a>
 80081bc:	eba0 0308 	sub.w	r3, r0, r8
 80081c0:	fa09 f303 	lsl.w	r3, r9, r3
 80081c4:	4313      	orrs	r3, r2
 80081c6:	9304      	str	r3, [sp, #16]
 80081c8:	46a2      	mov	sl, r4
 80081ca:	e7d2      	b.n	8008172 <_vfiprintf_r+0xc6>
 80081cc:	9b03      	ldr	r3, [sp, #12]
 80081ce:	1d19      	adds	r1, r3, #4
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	9103      	str	r1, [sp, #12]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	bfbb      	ittet	lt
 80081d8:	425b      	neglt	r3, r3
 80081da:	f042 0202 	orrlt.w	r2, r2, #2
 80081de:	9307      	strge	r3, [sp, #28]
 80081e0:	9307      	strlt	r3, [sp, #28]
 80081e2:	bfb8      	it	lt
 80081e4:	9204      	strlt	r2, [sp, #16]
 80081e6:	7823      	ldrb	r3, [r4, #0]
 80081e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80081ea:	d10a      	bne.n	8008202 <_vfiprintf_r+0x156>
 80081ec:	7863      	ldrb	r3, [r4, #1]
 80081ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80081f0:	d132      	bne.n	8008258 <_vfiprintf_r+0x1ac>
 80081f2:	9b03      	ldr	r3, [sp, #12]
 80081f4:	1d1a      	adds	r2, r3, #4
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	9203      	str	r2, [sp, #12]
 80081fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081fe:	3402      	adds	r4, #2
 8008200:	9305      	str	r3, [sp, #20]
 8008202:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082d8 <_vfiprintf_r+0x22c>
 8008206:	7821      	ldrb	r1, [r4, #0]
 8008208:	2203      	movs	r2, #3
 800820a:	4650      	mov	r0, sl
 800820c:	f7f7 ffe0 	bl	80001d0 <memchr>
 8008210:	b138      	cbz	r0, 8008222 <_vfiprintf_r+0x176>
 8008212:	9b04      	ldr	r3, [sp, #16]
 8008214:	eba0 000a 	sub.w	r0, r0, sl
 8008218:	2240      	movs	r2, #64	@ 0x40
 800821a:	4082      	lsls	r2, r0
 800821c:	4313      	orrs	r3, r2
 800821e:	3401      	adds	r4, #1
 8008220:	9304      	str	r3, [sp, #16]
 8008222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008226:	4829      	ldr	r0, [pc, #164]	@ (80082cc <_vfiprintf_r+0x220>)
 8008228:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800822c:	2206      	movs	r2, #6
 800822e:	f7f7 ffcf 	bl	80001d0 <memchr>
 8008232:	2800      	cmp	r0, #0
 8008234:	d03f      	beq.n	80082b6 <_vfiprintf_r+0x20a>
 8008236:	4b26      	ldr	r3, [pc, #152]	@ (80082d0 <_vfiprintf_r+0x224>)
 8008238:	bb1b      	cbnz	r3, 8008282 <_vfiprintf_r+0x1d6>
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	3307      	adds	r3, #7
 800823e:	f023 0307 	bic.w	r3, r3, #7
 8008242:	3308      	adds	r3, #8
 8008244:	9303      	str	r3, [sp, #12]
 8008246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008248:	443b      	add	r3, r7
 800824a:	9309      	str	r3, [sp, #36]	@ 0x24
 800824c:	e76a      	b.n	8008124 <_vfiprintf_r+0x78>
 800824e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008252:	460c      	mov	r4, r1
 8008254:	2001      	movs	r0, #1
 8008256:	e7a8      	b.n	80081aa <_vfiprintf_r+0xfe>
 8008258:	2300      	movs	r3, #0
 800825a:	3401      	adds	r4, #1
 800825c:	9305      	str	r3, [sp, #20]
 800825e:	4619      	mov	r1, r3
 8008260:	f04f 0c0a 	mov.w	ip, #10
 8008264:	4620      	mov	r0, r4
 8008266:	f810 2b01 	ldrb.w	r2, [r0], #1
 800826a:	3a30      	subs	r2, #48	@ 0x30
 800826c:	2a09      	cmp	r2, #9
 800826e:	d903      	bls.n	8008278 <_vfiprintf_r+0x1cc>
 8008270:	2b00      	cmp	r3, #0
 8008272:	d0c6      	beq.n	8008202 <_vfiprintf_r+0x156>
 8008274:	9105      	str	r1, [sp, #20]
 8008276:	e7c4      	b.n	8008202 <_vfiprintf_r+0x156>
 8008278:	fb0c 2101 	mla	r1, ip, r1, r2
 800827c:	4604      	mov	r4, r0
 800827e:	2301      	movs	r3, #1
 8008280:	e7f0      	b.n	8008264 <_vfiprintf_r+0x1b8>
 8008282:	ab03      	add	r3, sp, #12
 8008284:	9300      	str	r3, [sp, #0]
 8008286:	462a      	mov	r2, r5
 8008288:	4b12      	ldr	r3, [pc, #72]	@ (80082d4 <_vfiprintf_r+0x228>)
 800828a:	a904      	add	r1, sp, #16
 800828c:	4630      	mov	r0, r6
 800828e:	f7fe fb71 	bl	8006974 <_printf_float>
 8008292:	4607      	mov	r7, r0
 8008294:	1c78      	adds	r0, r7, #1
 8008296:	d1d6      	bne.n	8008246 <_vfiprintf_r+0x19a>
 8008298:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800829a:	07d9      	lsls	r1, r3, #31
 800829c:	d405      	bmi.n	80082aa <_vfiprintf_r+0x1fe>
 800829e:	89ab      	ldrh	r3, [r5, #12]
 80082a0:	059a      	lsls	r2, r3, #22
 80082a2:	d402      	bmi.n	80082aa <_vfiprintf_r+0x1fe>
 80082a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082a6:	f7ff f887 	bl	80073b8 <__retarget_lock_release_recursive>
 80082aa:	89ab      	ldrh	r3, [r5, #12]
 80082ac:	065b      	lsls	r3, r3, #25
 80082ae:	f53f af1f 	bmi.w	80080f0 <_vfiprintf_r+0x44>
 80082b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082b4:	e71e      	b.n	80080f4 <_vfiprintf_r+0x48>
 80082b6:	ab03      	add	r3, sp, #12
 80082b8:	9300      	str	r3, [sp, #0]
 80082ba:	462a      	mov	r2, r5
 80082bc:	4b05      	ldr	r3, [pc, #20]	@ (80082d4 <_vfiprintf_r+0x228>)
 80082be:	a904      	add	r1, sp, #16
 80082c0:	4630      	mov	r0, r6
 80082c2:	f7fe fdef 	bl	8006ea4 <_printf_i>
 80082c6:	e7e4      	b.n	8008292 <_vfiprintf_r+0x1e6>
 80082c8:	0800a1e1 	.word	0x0800a1e1
 80082cc:	0800a1eb 	.word	0x0800a1eb
 80082d0:	08006975 	.word	0x08006975
 80082d4:	08008087 	.word	0x08008087
 80082d8:	0800a1e7 	.word	0x0800a1e7

080082dc <malloc>:
 80082dc:	4b02      	ldr	r3, [pc, #8]	@ (80082e8 <malloc+0xc>)
 80082de:	4601      	mov	r1, r0
 80082e0:	6818      	ldr	r0, [r3, #0]
 80082e2:	f000 b825 	b.w	8008330 <_malloc_r>
 80082e6:	bf00      	nop
 80082e8:	20000024 	.word	0x20000024

080082ec <sbrk_aligned>:
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	4e0f      	ldr	r6, [pc, #60]	@ (800832c <sbrk_aligned+0x40>)
 80082f0:	460c      	mov	r4, r1
 80082f2:	6831      	ldr	r1, [r6, #0]
 80082f4:	4605      	mov	r5, r0
 80082f6:	b911      	cbnz	r1, 80082fe <sbrk_aligned+0x12>
 80082f8:	f000 fe64 	bl	8008fc4 <_sbrk_r>
 80082fc:	6030      	str	r0, [r6, #0]
 80082fe:	4621      	mov	r1, r4
 8008300:	4628      	mov	r0, r5
 8008302:	f000 fe5f 	bl	8008fc4 <_sbrk_r>
 8008306:	1c43      	adds	r3, r0, #1
 8008308:	d103      	bne.n	8008312 <sbrk_aligned+0x26>
 800830a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800830e:	4620      	mov	r0, r4
 8008310:	bd70      	pop	{r4, r5, r6, pc}
 8008312:	1cc4      	adds	r4, r0, #3
 8008314:	f024 0403 	bic.w	r4, r4, #3
 8008318:	42a0      	cmp	r0, r4
 800831a:	d0f8      	beq.n	800830e <sbrk_aligned+0x22>
 800831c:	1a21      	subs	r1, r4, r0
 800831e:	4628      	mov	r0, r5
 8008320:	f000 fe50 	bl	8008fc4 <_sbrk_r>
 8008324:	3001      	adds	r0, #1
 8008326:	d1f2      	bne.n	800830e <sbrk_aligned+0x22>
 8008328:	e7ef      	b.n	800830a <sbrk_aligned+0x1e>
 800832a:	bf00      	nop
 800832c:	200014b8 	.word	0x200014b8

08008330 <_malloc_r>:
 8008330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008334:	1ccd      	adds	r5, r1, #3
 8008336:	f025 0503 	bic.w	r5, r5, #3
 800833a:	3508      	adds	r5, #8
 800833c:	2d0c      	cmp	r5, #12
 800833e:	bf38      	it	cc
 8008340:	250c      	movcc	r5, #12
 8008342:	2d00      	cmp	r5, #0
 8008344:	4606      	mov	r6, r0
 8008346:	db01      	blt.n	800834c <_malloc_r+0x1c>
 8008348:	42a9      	cmp	r1, r5
 800834a:	d904      	bls.n	8008356 <_malloc_r+0x26>
 800834c:	230c      	movs	r3, #12
 800834e:	6033      	str	r3, [r6, #0]
 8008350:	2000      	movs	r0, #0
 8008352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008356:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800842c <_malloc_r+0xfc>
 800835a:	f000 f915 	bl	8008588 <__malloc_lock>
 800835e:	f8d8 3000 	ldr.w	r3, [r8]
 8008362:	461c      	mov	r4, r3
 8008364:	bb44      	cbnz	r4, 80083b8 <_malloc_r+0x88>
 8008366:	4629      	mov	r1, r5
 8008368:	4630      	mov	r0, r6
 800836a:	f7ff ffbf 	bl	80082ec <sbrk_aligned>
 800836e:	1c43      	adds	r3, r0, #1
 8008370:	4604      	mov	r4, r0
 8008372:	d158      	bne.n	8008426 <_malloc_r+0xf6>
 8008374:	f8d8 4000 	ldr.w	r4, [r8]
 8008378:	4627      	mov	r7, r4
 800837a:	2f00      	cmp	r7, #0
 800837c:	d143      	bne.n	8008406 <_malloc_r+0xd6>
 800837e:	2c00      	cmp	r4, #0
 8008380:	d04b      	beq.n	800841a <_malloc_r+0xea>
 8008382:	6823      	ldr	r3, [r4, #0]
 8008384:	4639      	mov	r1, r7
 8008386:	4630      	mov	r0, r6
 8008388:	eb04 0903 	add.w	r9, r4, r3
 800838c:	f000 fe1a 	bl	8008fc4 <_sbrk_r>
 8008390:	4581      	cmp	r9, r0
 8008392:	d142      	bne.n	800841a <_malloc_r+0xea>
 8008394:	6821      	ldr	r1, [r4, #0]
 8008396:	1a6d      	subs	r5, r5, r1
 8008398:	4629      	mov	r1, r5
 800839a:	4630      	mov	r0, r6
 800839c:	f7ff ffa6 	bl	80082ec <sbrk_aligned>
 80083a0:	3001      	adds	r0, #1
 80083a2:	d03a      	beq.n	800841a <_malloc_r+0xea>
 80083a4:	6823      	ldr	r3, [r4, #0]
 80083a6:	442b      	add	r3, r5
 80083a8:	6023      	str	r3, [r4, #0]
 80083aa:	f8d8 3000 	ldr.w	r3, [r8]
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	bb62      	cbnz	r2, 800840c <_malloc_r+0xdc>
 80083b2:	f8c8 7000 	str.w	r7, [r8]
 80083b6:	e00f      	b.n	80083d8 <_malloc_r+0xa8>
 80083b8:	6822      	ldr	r2, [r4, #0]
 80083ba:	1b52      	subs	r2, r2, r5
 80083bc:	d420      	bmi.n	8008400 <_malloc_r+0xd0>
 80083be:	2a0b      	cmp	r2, #11
 80083c0:	d917      	bls.n	80083f2 <_malloc_r+0xc2>
 80083c2:	1961      	adds	r1, r4, r5
 80083c4:	42a3      	cmp	r3, r4
 80083c6:	6025      	str	r5, [r4, #0]
 80083c8:	bf18      	it	ne
 80083ca:	6059      	strne	r1, [r3, #4]
 80083cc:	6863      	ldr	r3, [r4, #4]
 80083ce:	bf08      	it	eq
 80083d0:	f8c8 1000 	streq.w	r1, [r8]
 80083d4:	5162      	str	r2, [r4, r5]
 80083d6:	604b      	str	r3, [r1, #4]
 80083d8:	4630      	mov	r0, r6
 80083da:	f000 f8db 	bl	8008594 <__malloc_unlock>
 80083de:	f104 000b 	add.w	r0, r4, #11
 80083e2:	1d23      	adds	r3, r4, #4
 80083e4:	f020 0007 	bic.w	r0, r0, #7
 80083e8:	1ac2      	subs	r2, r0, r3
 80083ea:	bf1c      	itt	ne
 80083ec:	1a1b      	subne	r3, r3, r0
 80083ee:	50a3      	strne	r3, [r4, r2]
 80083f0:	e7af      	b.n	8008352 <_malloc_r+0x22>
 80083f2:	6862      	ldr	r2, [r4, #4]
 80083f4:	42a3      	cmp	r3, r4
 80083f6:	bf0c      	ite	eq
 80083f8:	f8c8 2000 	streq.w	r2, [r8]
 80083fc:	605a      	strne	r2, [r3, #4]
 80083fe:	e7eb      	b.n	80083d8 <_malloc_r+0xa8>
 8008400:	4623      	mov	r3, r4
 8008402:	6864      	ldr	r4, [r4, #4]
 8008404:	e7ae      	b.n	8008364 <_malloc_r+0x34>
 8008406:	463c      	mov	r4, r7
 8008408:	687f      	ldr	r7, [r7, #4]
 800840a:	e7b6      	b.n	800837a <_malloc_r+0x4a>
 800840c:	461a      	mov	r2, r3
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	42a3      	cmp	r3, r4
 8008412:	d1fb      	bne.n	800840c <_malloc_r+0xdc>
 8008414:	2300      	movs	r3, #0
 8008416:	6053      	str	r3, [r2, #4]
 8008418:	e7de      	b.n	80083d8 <_malloc_r+0xa8>
 800841a:	230c      	movs	r3, #12
 800841c:	6033      	str	r3, [r6, #0]
 800841e:	4630      	mov	r0, r6
 8008420:	f000 f8b8 	bl	8008594 <__malloc_unlock>
 8008424:	e794      	b.n	8008350 <_malloc_r+0x20>
 8008426:	6005      	str	r5, [r0, #0]
 8008428:	e7d6      	b.n	80083d8 <_malloc_r+0xa8>
 800842a:	bf00      	nop
 800842c:	200014bc 	.word	0x200014bc

08008430 <__sflush_r>:
 8008430:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008438:	0716      	lsls	r6, r2, #28
 800843a:	4605      	mov	r5, r0
 800843c:	460c      	mov	r4, r1
 800843e:	d454      	bmi.n	80084ea <__sflush_r+0xba>
 8008440:	684b      	ldr	r3, [r1, #4]
 8008442:	2b00      	cmp	r3, #0
 8008444:	dc02      	bgt.n	800844c <__sflush_r+0x1c>
 8008446:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008448:	2b00      	cmp	r3, #0
 800844a:	dd48      	ble.n	80084de <__sflush_r+0xae>
 800844c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800844e:	2e00      	cmp	r6, #0
 8008450:	d045      	beq.n	80084de <__sflush_r+0xae>
 8008452:	2300      	movs	r3, #0
 8008454:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008458:	682f      	ldr	r7, [r5, #0]
 800845a:	6a21      	ldr	r1, [r4, #32]
 800845c:	602b      	str	r3, [r5, #0]
 800845e:	d030      	beq.n	80084c2 <__sflush_r+0x92>
 8008460:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008462:	89a3      	ldrh	r3, [r4, #12]
 8008464:	0759      	lsls	r1, r3, #29
 8008466:	d505      	bpl.n	8008474 <__sflush_r+0x44>
 8008468:	6863      	ldr	r3, [r4, #4]
 800846a:	1ad2      	subs	r2, r2, r3
 800846c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800846e:	b10b      	cbz	r3, 8008474 <__sflush_r+0x44>
 8008470:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008472:	1ad2      	subs	r2, r2, r3
 8008474:	2300      	movs	r3, #0
 8008476:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008478:	6a21      	ldr	r1, [r4, #32]
 800847a:	4628      	mov	r0, r5
 800847c:	47b0      	blx	r6
 800847e:	1c43      	adds	r3, r0, #1
 8008480:	89a3      	ldrh	r3, [r4, #12]
 8008482:	d106      	bne.n	8008492 <__sflush_r+0x62>
 8008484:	6829      	ldr	r1, [r5, #0]
 8008486:	291d      	cmp	r1, #29
 8008488:	d82b      	bhi.n	80084e2 <__sflush_r+0xb2>
 800848a:	4a2a      	ldr	r2, [pc, #168]	@ (8008534 <__sflush_r+0x104>)
 800848c:	410a      	asrs	r2, r1
 800848e:	07d6      	lsls	r6, r2, #31
 8008490:	d427      	bmi.n	80084e2 <__sflush_r+0xb2>
 8008492:	2200      	movs	r2, #0
 8008494:	6062      	str	r2, [r4, #4]
 8008496:	04d9      	lsls	r1, r3, #19
 8008498:	6922      	ldr	r2, [r4, #16]
 800849a:	6022      	str	r2, [r4, #0]
 800849c:	d504      	bpl.n	80084a8 <__sflush_r+0x78>
 800849e:	1c42      	adds	r2, r0, #1
 80084a0:	d101      	bne.n	80084a6 <__sflush_r+0x76>
 80084a2:	682b      	ldr	r3, [r5, #0]
 80084a4:	b903      	cbnz	r3, 80084a8 <__sflush_r+0x78>
 80084a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80084a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084aa:	602f      	str	r7, [r5, #0]
 80084ac:	b1b9      	cbz	r1, 80084de <__sflush_r+0xae>
 80084ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084b2:	4299      	cmp	r1, r3
 80084b4:	d002      	beq.n	80084bc <__sflush_r+0x8c>
 80084b6:	4628      	mov	r0, r5
 80084b8:	f000 fde6 	bl	8009088 <_free_r>
 80084bc:	2300      	movs	r3, #0
 80084be:	6363      	str	r3, [r4, #52]	@ 0x34
 80084c0:	e00d      	b.n	80084de <__sflush_r+0xae>
 80084c2:	2301      	movs	r3, #1
 80084c4:	4628      	mov	r0, r5
 80084c6:	47b0      	blx	r6
 80084c8:	4602      	mov	r2, r0
 80084ca:	1c50      	adds	r0, r2, #1
 80084cc:	d1c9      	bne.n	8008462 <__sflush_r+0x32>
 80084ce:	682b      	ldr	r3, [r5, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d0c6      	beq.n	8008462 <__sflush_r+0x32>
 80084d4:	2b1d      	cmp	r3, #29
 80084d6:	d001      	beq.n	80084dc <__sflush_r+0xac>
 80084d8:	2b16      	cmp	r3, #22
 80084da:	d11e      	bne.n	800851a <__sflush_r+0xea>
 80084dc:	602f      	str	r7, [r5, #0]
 80084de:	2000      	movs	r0, #0
 80084e0:	e022      	b.n	8008528 <__sflush_r+0xf8>
 80084e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084e6:	b21b      	sxth	r3, r3
 80084e8:	e01b      	b.n	8008522 <__sflush_r+0xf2>
 80084ea:	690f      	ldr	r7, [r1, #16]
 80084ec:	2f00      	cmp	r7, #0
 80084ee:	d0f6      	beq.n	80084de <__sflush_r+0xae>
 80084f0:	0793      	lsls	r3, r2, #30
 80084f2:	680e      	ldr	r6, [r1, #0]
 80084f4:	bf08      	it	eq
 80084f6:	694b      	ldreq	r3, [r1, #20]
 80084f8:	600f      	str	r7, [r1, #0]
 80084fa:	bf18      	it	ne
 80084fc:	2300      	movne	r3, #0
 80084fe:	eba6 0807 	sub.w	r8, r6, r7
 8008502:	608b      	str	r3, [r1, #8]
 8008504:	f1b8 0f00 	cmp.w	r8, #0
 8008508:	dde9      	ble.n	80084de <__sflush_r+0xae>
 800850a:	6a21      	ldr	r1, [r4, #32]
 800850c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800850e:	4643      	mov	r3, r8
 8008510:	463a      	mov	r2, r7
 8008512:	4628      	mov	r0, r5
 8008514:	47b0      	blx	r6
 8008516:	2800      	cmp	r0, #0
 8008518:	dc08      	bgt.n	800852c <__sflush_r+0xfc>
 800851a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800851e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008522:	81a3      	strh	r3, [r4, #12]
 8008524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800852c:	4407      	add	r7, r0
 800852e:	eba8 0800 	sub.w	r8, r8, r0
 8008532:	e7e7      	b.n	8008504 <__sflush_r+0xd4>
 8008534:	dfbffffe 	.word	0xdfbffffe

08008538 <_fflush_r>:
 8008538:	b538      	push	{r3, r4, r5, lr}
 800853a:	690b      	ldr	r3, [r1, #16]
 800853c:	4605      	mov	r5, r0
 800853e:	460c      	mov	r4, r1
 8008540:	b913      	cbnz	r3, 8008548 <_fflush_r+0x10>
 8008542:	2500      	movs	r5, #0
 8008544:	4628      	mov	r0, r5
 8008546:	bd38      	pop	{r3, r4, r5, pc}
 8008548:	b118      	cbz	r0, 8008552 <_fflush_r+0x1a>
 800854a:	6a03      	ldr	r3, [r0, #32]
 800854c:	b90b      	cbnz	r3, 8008552 <_fflush_r+0x1a>
 800854e:	f7fe fe55 	bl	80071fc <__sinit>
 8008552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d0f3      	beq.n	8008542 <_fflush_r+0xa>
 800855a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800855c:	07d0      	lsls	r0, r2, #31
 800855e:	d404      	bmi.n	800856a <_fflush_r+0x32>
 8008560:	0599      	lsls	r1, r3, #22
 8008562:	d402      	bmi.n	800856a <_fflush_r+0x32>
 8008564:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008566:	f7fe ff26 	bl	80073b6 <__retarget_lock_acquire_recursive>
 800856a:	4628      	mov	r0, r5
 800856c:	4621      	mov	r1, r4
 800856e:	f7ff ff5f 	bl	8008430 <__sflush_r>
 8008572:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008574:	07da      	lsls	r2, r3, #31
 8008576:	4605      	mov	r5, r0
 8008578:	d4e4      	bmi.n	8008544 <_fflush_r+0xc>
 800857a:	89a3      	ldrh	r3, [r4, #12]
 800857c:	059b      	lsls	r3, r3, #22
 800857e:	d4e1      	bmi.n	8008544 <_fflush_r+0xc>
 8008580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008582:	f7fe ff19 	bl	80073b8 <__retarget_lock_release_recursive>
 8008586:	e7dd      	b.n	8008544 <_fflush_r+0xc>

08008588 <__malloc_lock>:
 8008588:	4801      	ldr	r0, [pc, #4]	@ (8008590 <__malloc_lock+0x8>)
 800858a:	f7fe bf14 	b.w	80073b6 <__retarget_lock_acquire_recursive>
 800858e:	bf00      	nop
 8008590:	200014b4 	.word	0x200014b4

08008594 <__malloc_unlock>:
 8008594:	4801      	ldr	r0, [pc, #4]	@ (800859c <__malloc_unlock+0x8>)
 8008596:	f7fe bf0f 	b.w	80073b8 <__retarget_lock_release_recursive>
 800859a:	bf00      	nop
 800859c:	200014b4 	.word	0x200014b4

080085a0 <_Balloc>:
 80085a0:	b570      	push	{r4, r5, r6, lr}
 80085a2:	69c6      	ldr	r6, [r0, #28]
 80085a4:	4604      	mov	r4, r0
 80085a6:	460d      	mov	r5, r1
 80085a8:	b976      	cbnz	r6, 80085c8 <_Balloc+0x28>
 80085aa:	2010      	movs	r0, #16
 80085ac:	f7ff fe96 	bl	80082dc <malloc>
 80085b0:	4602      	mov	r2, r0
 80085b2:	61e0      	str	r0, [r4, #28]
 80085b4:	b920      	cbnz	r0, 80085c0 <_Balloc+0x20>
 80085b6:	4b18      	ldr	r3, [pc, #96]	@ (8008618 <_Balloc+0x78>)
 80085b8:	4818      	ldr	r0, [pc, #96]	@ (800861c <_Balloc+0x7c>)
 80085ba:	216b      	movs	r1, #107	@ 0x6b
 80085bc:	f000 fd32 	bl	8009024 <__assert_func>
 80085c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085c4:	6006      	str	r6, [r0, #0]
 80085c6:	60c6      	str	r6, [r0, #12]
 80085c8:	69e6      	ldr	r6, [r4, #28]
 80085ca:	68f3      	ldr	r3, [r6, #12]
 80085cc:	b183      	cbz	r3, 80085f0 <_Balloc+0x50>
 80085ce:	69e3      	ldr	r3, [r4, #28]
 80085d0:	68db      	ldr	r3, [r3, #12]
 80085d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80085d6:	b9b8      	cbnz	r0, 8008608 <_Balloc+0x68>
 80085d8:	2101      	movs	r1, #1
 80085da:	fa01 f605 	lsl.w	r6, r1, r5
 80085de:	1d72      	adds	r2, r6, #5
 80085e0:	0092      	lsls	r2, r2, #2
 80085e2:	4620      	mov	r0, r4
 80085e4:	f000 fd3c 	bl	8009060 <_calloc_r>
 80085e8:	b160      	cbz	r0, 8008604 <_Balloc+0x64>
 80085ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80085ee:	e00e      	b.n	800860e <_Balloc+0x6e>
 80085f0:	2221      	movs	r2, #33	@ 0x21
 80085f2:	2104      	movs	r1, #4
 80085f4:	4620      	mov	r0, r4
 80085f6:	f000 fd33 	bl	8009060 <_calloc_r>
 80085fa:	69e3      	ldr	r3, [r4, #28]
 80085fc:	60f0      	str	r0, [r6, #12]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1e4      	bne.n	80085ce <_Balloc+0x2e>
 8008604:	2000      	movs	r0, #0
 8008606:	bd70      	pop	{r4, r5, r6, pc}
 8008608:	6802      	ldr	r2, [r0, #0]
 800860a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800860e:	2300      	movs	r3, #0
 8008610:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008614:	e7f7      	b.n	8008606 <_Balloc+0x66>
 8008616:	bf00      	nop
 8008618:	0800a161 	.word	0x0800a161
 800861c:	0800a1f2 	.word	0x0800a1f2

08008620 <_Bfree>:
 8008620:	b570      	push	{r4, r5, r6, lr}
 8008622:	69c6      	ldr	r6, [r0, #28]
 8008624:	4605      	mov	r5, r0
 8008626:	460c      	mov	r4, r1
 8008628:	b976      	cbnz	r6, 8008648 <_Bfree+0x28>
 800862a:	2010      	movs	r0, #16
 800862c:	f7ff fe56 	bl	80082dc <malloc>
 8008630:	4602      	mov	r2, r0
 8008632:	61e8      	str	r0, [r5, #28]
 8008634:	b920      	cbnz	r0, 8008640 <_Bfree+0x20>
 8008636:	4b09      	ldr	r3, [pc, #36]	@ (800865c <_Bfree+0x3c>)
 8008638:	4809      	ldr	r0, [pc, #36]	@ (8008660 <_Bfree+0x40>)
 800863a:	218f      	movs	r1, #143	@ 0x8f
 800863c:	f000 fcf2 	bl	8009024 <__assert_func>
 8008640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008644:	6006      	str	r6, [r0, #0]
 8008646:	60c6      	str	r6, [r0, #12]
 8008648:	b13c      	cbz	r4, 800865a <_Bfree+0x3a>
 800864a:	69eb      	ldr	r3, [r5, #28]
 800864c:	6862      	ldr	r2, [r4, #4]
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008654:	6021      	str	r1, [r4, #0]
 8008656:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800865a:	bd70      	pop	{r4, r5, r6, pc}
 800865c:	0800a161 	.word	0x0800a161
 8008660:	0800a1f2 	.word	0x0800a1f2

08008664 <__multadd>:
 8008664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008668:	690d      	ldr	r5, [r1, #16]
 800866a:	4607      	mov	r7, r0
 800866c:	460c      	mov	r4, r1
 800866e:	461e      	mov	r6, r3
 8008670:	f101 0c14 	add.w	ip, r1, #20
 8008674:	2000      	movs	r0, #0
 8008676:	f8dc 3000 	ldr.w	r3, [ip]
 800867a:	b299      	uxth	r1, r3
 800867c:	fb02 6101 	mla	r1, r2, r1, r6
 8008680:	0c1e      	lsrs	r6, r3, #16
 8008682:	0c0b      	lsrs	r3, r1, #16
 8008684:	fb02 3306 	mla	r3, r2, r6, r3
 8008688:	b289      	uxth	r1, r1
 800868a:	3001      	adds	r0, #1
 800868c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008690:	4285      	cmp	r5, r0
 8008692:	f84c 1b04 	str.w	r1, [ip], #4
 8008696:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800869a:	dcec      	bgt.n	8008676 <__multadd+0x12>
 800869c:	b30e      	cbz	r6, 80086e2 <__multadd+0x7e>
 800869e:	68a3      	ldr	r3, [r4, #8]
 80086a0:	42ab      	cmp	r3, r5
 80086a2:	dc19      	bgt.n	80086d8 <__multadd+0x74>
 80086a4:	6861      	ldr	r1, [r4, #4]
 80086a6:	4638      	mov	r0, r7
 80086a8:	3101      	adds	r1, #1
 80086aa:	f7ff ff79 	bl	80085a0 <_Balloc>
 80086ae:	4680      	mov	r8, r0
 80086b0:	b928      	cbnz	r0, 80086be <__multadd+0x5a>
 80086b2:	4602      	mov	r2, r0
 80086b4:	4b0c      	ldr	r3, [pc, #48]	@ (80086e8 <__multadd+0x84>)
 80086b6:	480d      	ldr	r0, [pc, #52]	@ (80086ec <__multadd+0x88>)
 80086b8:	21ba      	movs	r1, #186	@ 0xba
 80086ba:	f000 fcb3 	bl	8009024 <__assert_func>
 80086be:	6922      	ldr	r2, [r4, #16]
 80086c0:	3202      	adds	r2, #2
 80086c2:	f104 010c 	add.w	r1, r4, #12
 80086c6:	0092      	lsls	r2, r2, #2
 80086c8:	300c      	adds	r0, #12
 80086ca:	f000 fc9d 	bl	8009008 <memcpy>
 80086ce:	4621      	mov	r1, r4
 80086d0:	4638      	mov	r0, r7
 80086d2:	f7ff ffa5 	bl	8008620 <_Bfree>
 80086d6:	4644      	mov	r4, r8
 80086d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80086dc:	3501      	adds	r5, #1
 80086de:	615e      	str	r6, [r3, #20]
 80086e0:	6125      	str	r5, [r4, #16]
 80086e2:	4620      	mov	r0, r4
 80086e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086e8:	0800a1d0 	.word	0x0800a1d0
 80086ec:	0800a1f2 	.word	0x0800a1f2

080086f0 <__hi0bits>:
 80086f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80086f4:	4603      	mov	r3, r0
 80086f6:	bf36      	itet	cc
 80086f8:	0403      	lslcc	r3, r0, #16
 80086fa:	2000      	movcs	r0, #0
 80086fc:	2010      	movcc	r0, #16
 80086fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008702:	bf3c      	itt	cc
 8008704:	021b      	lslcc	r3, r3, #8
 8008706:	3008      	addcc	r0, #8
 8008708:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800870c:	bf3c      	itt	cc
 800870e:	011b      	lslcc	r3, r3, #4
 8008710:	3004      	addcc	r0, #4
 8008712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008716:	bf3c      	itt	cc
 8008718:	009b      	lslcc	r3, r3, #2
 800871a:	3002      	addcc	r0, #2
 800871c:	2b00      	cmp	r3, #0
 800871e:	db05      	blt.n	800872c <__hi0bits+0x3c>
 8008720:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008724:	f100 0001 	add.w	r0, r0, #1
 8008728:	bf08      	it	eq
 800872a:	2020      	moveq	r0, #32
 800872c:	4770      	bx	lr

0800872e <__lo0bits>:
 800872e:	6803      	ldr	r3, [r0, #0]
 8008730:	4602      	mov	r2, r0
 8008732:	f013 0007 	ands.w	r0, r3, #7
 8008736:	d00b      	beq.n	8008750 <__lo0bits+0x22>
 8008738:	07d9      	lsls	r1, r3, #31
 800873a:	d421      	bmi.n	8008780 <__lo0bits+0x52>
 800873c:	0798      	lsls	r0, r3, #30
 800873e:	bf49      	itett	mi
 8008740:	085b      	lsrmi	r3, r3, #1
 8008742:	089b      	lsrpl	r3, r3, #2
 8008744:	2001      	movmi	r0, #1
 8008746:	6013      	strmi	r3, [r2, #0]
 8008748:	bf5c      	itt	pl
 800874a:	6013      	strpl	r3, [r2, #0]
 800874c:	2002      	movpl	r0, #2
 800874e:	4770      	bx	lr
 8008750:	b299      	uxth	r1, r3
 8008752:	b909      	cbnz	r1, 8008758 <__lo0bits+0x2a>
 8008754:	0c1b      	lsrs	r3, r3, #16
 8008756:	2010      	movs	r0, #16
 8008758:	b2d9      	uxtb	r1, r3
 800875a:	b909      	cbnz	r1, 8008760 <__lo0bits+0x32>
 800875c:	3008      	adds	r0, #8
 800875e:	0a1b      	lsrs	r3, r3, #8
 8008760:	0719      	lsls	r1, r3, #28
 8008762:	bf04      	itt	eq
 8008764:	091b      	lsreq	r3, r3, #4
 8008766:	3004      	addeq	r0, #4
 8008768:	0799      	lsls	r1, r3, #30
 800876a:	bf04      	itt	eq
 800876c:	089b      	lsreq	r3, r3, #2
 800876e:	3002      	addeq	r0, #2
 8008770:	07d9      	lsls	r1, r3, #31
 8008772:	d403      	bmi.n	800877c <__lo0bits+0x4e>
 8008774:	085b      	lsrs	r3, r3, #1
 8008776:	f100 0001 	add.w	r0, r0, #1
 800877a:	d003      	beq.n	8008784 <__lo0bits+0x56>
 800877c:	6013      	str	r3, [r2, #0]
 800877e:	4770      	bx	lr
 8008780:	2000      	movs	r0, #0
 8008782:	4770      	bx	lr
 8008784:	2020      	movs	r0, #32
 8008786:	4770      	bx	lr

08008788 <__i2b>:
 8008788:	b510      	push	{r4, lr}
 800878a:	460c      	mov	r4, r1
 800878c:	2101      	movs	r1, #1
 800878e:	f7ff ff07 	bl	80085a0 <_Balloc>
 8008792:	4602      	mov	r2, r0
 8008794:	b928      	cbnz	r0, 80087a2 <__i2b+0x1a>
 8008796:	4b05      	ldr	r3, [pc, #20]	@ (80087ac <__i2b+0x24>)
 8008798:	4805      	ldr	r0, [pc, #20]	@ (80087b0 <__i2b+0x28>)
 800879a:	f240 1145 	movw	r1, #325	@ 0x145
 800879e:	f000 fc41 	bl	8009024 <__assert_func>
 80087a2:	2301      	movs	r3, #1
 80087a4:	6144      	str	r4, [r0, #20]
 80087a6:	6103      	str	r3, [r0, #16]
 80087a8:	bd10      	pop	{r4, pc}
 80087aa:	bf00      	nop
 80087ac:	0800a1d0 	.word	0x0800a1d0
 80087b0:	0800a1f2 	.word	0x0800a1f2

080087b4 <__multiply>:
 80087b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b8:	4614      	mov	r4, r2
 80087ba:	690a      	ldr	r2, [r1, #16]
 80087bc:	6923      	ldr	r3, [r4, #16]
 80087be:	429a      	cmp	r2, r3
 80087c0:	bfa8      	it	ge
 80087c2:	4623      	movge	r3, r4
 80087c4:	460f      	mov	r7, r1
 80087c6:	bfa4      	itt	ge
 80087c8:	460c      	movge	r4, r1
 80087ca:	461f      	movge	r7, r3
 80087cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80087d0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80087d4:	68a3      	ldr	r3, [r4, #8]
 80087d6:	6861      	ldr	r1, [r4, #4]
 80087d8:	eb0a 0609 	add.w	r6, sl, r9
 80087dc:	42b3      	cmp	r3, r6
 80087de:	b085      	sub	sp, #20
 80087e0:	bfb8      	it	lt
 80087e2:	3101      	addlt	r1, #1
 80087e4:	f7ff fedc 	bl	80085a0 <_Balloc>
 80087e8:	b930      	cbnz	r0, 80087f8 <__multiply+0x44>
 80087ea:	4602      	mov	r2, r0
 80087ec:	4b44      	ldr	r3, [pc, #272]	@ (8008900 <__multiply+0x14c>)
 80087ee:	4845      	ldr	r0, [pc, #276]	@ (8008904 <__multiply+0x150>)
 80087f0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80087f4:	f000 fc16 	bl	8009024 <__assert_func>
 80087f8:	f100 0514 	add.w	r5, r0, #20
 80087fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008800:	462b      	mov	r3, r5
 8008802:	2200      	movs	r2, #0
 8008804:	4543      	cmp	r3, r8
 8008806:	d321      	bcc.n	800884c <__multiply+0x98>
 8008808:	f107 0114 	add.w	r1, r7, #20
 800880c:	f104 0214 	add.w	r2, r4, #20
 8008810:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008814:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008818:	9302      	str	r3, [sp, #8]
 800881a:	1b13      	subs	r3, r2, r4
 800881c:	3b15      	subs	r3, #21
 800881e:	f023 0303 	bic.w	r3, r3, #3
 8008822:	3304      	adds	r3, #4
 8008824:	f104 0715 	add.w	r7, r4, #21
 8008828:	42ba      	cmp	r2, r7
 800882a:	bf38      	it	cc
 800882c:	2304      	movcc	r3, #4
 800882e:	9301      	str	r3, [sp, #4]
 8008830:	9b02      	ldr	r3, [sp, #8]
 8008832:	9103      	str	r1, [sp, #12]
 8008834:	428b      	cmp	r3, r1
 8008836:	d80c      	bhi.n	8008852 <__multiply+0x9e>
 8008838:	2e00      	cmp	r6, #0
 800883a:	dd03      	ble.n	8008844 <__multiply+0x90>
 800883c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008840:	2b00      	cmp	r3, #0
 8008842:	d05b      	beq.n	80088fc <__multiply+0x148>
 8008844:	6106      	str	r6, [r0, #16]
 8008846:	b005      	add	sp, #20
 8008848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800884c:	f843 2b04 	str.w	r2, [r3], #4
 8008850:	e7d8      	b.n	8008804 <__multiply+0x50>
 8008852:	f8b1 a000 	ldrh.w	sl, [r1]
 8008856:	f1ba 0f00 	cmp.w	sl, #0
 800885a:	d024      	beq.n	80088a6 <__multiply+0xf2>
 800885c:	f104 0e14 	add.w	lr, r4, #20
 8008860:	46a9      	mov	r9, r5
 8008862:	f04f 0c00 	mov.w	ip, #0
 8008866:	f85e 7b04 	ldr.w	r7, [lr], #4
 800886a:	f8d9 3000 	ldr.w	r3, [r9]
 800886e:	fa1f fb87 	uxth.w	fp, r7
 8008872:	b29b      	uxth	r3, r3
 8008874:	fb0a 330b 	mla	r3, sl, fp, r3
 8008878:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800887c:	f8d9 7000 	ldr.w	r7, [r9]
 8008880:	4463      	add	r3, ip
 8008882:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008886:	fb0a c70b 	mla	r7, sl, fp, ip
 800888a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800888e:	b29b      	uxth	r3, r3
 8008890:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008894:	4572      	cmp	r2, lr
 8008896:	f849 3b04 	str.w	r3, [r9], #4
 800889a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800889e:	d8e2      	bhi.n	8008866 <__multiply+0xb2>
 80088a0:	9b01      	ldr	r3, [sp, #4]
 80088a2:	f845 c003 	str.w	ip, [r5, r3]
 80088a6:	9b03      	ldr	r3, [sp, #12]
 80088a8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80088ac:	3104      	adds	r1, #4
 80088ae:	f1b9 0f00 	cmp.w	r9, #0
 80088b2:	d021      	beq.n	80088f8 <__multiply+0x144>
 80088b4:	682b      	ldr	r3, [r5, #0]
 80088b6:	f104 0c14 	add.w	ip, r4, #20
 80088ba:	46ae      	mov	lr, r5
 80088bc:	f04f 0a00 	mov.w	sl, #0
 80088c0:	f8bc b000 	ldrh.w	fp, [ip]
 80088c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80088c8:	fb09 770b 	mla	r7, r9, fp, r7
 80088cc:	4457      	add	r7, sl
 80088ce:	b29b      	uxth	r3, r3
 80088d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80088d4:	f84e 3b04 	str.w	r3, [lr], #4
 80088d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088e0:	f8be 3000 	ldrh.w	r3, [lr]
 80088e4:	fb09 330a 	mla	r3, r9, sl, r3
 80088e8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80088ec:	4562      	cmp	r2, ip
 80088ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088f2:	d8e5      	bhi.n	80088c0 <__multiply+0x10c>
 80088f4:	9f01      	ldr	r7, [sp, #4]
 80088f6:	51eb      	str	r3, [r5, r7]
 80088f8:	3504      	adds	r5, #4
 80088fa:	e799      	b.n	8008830 <__multiply+0x7c>
 80088fc:	3e01      	subs	r6, #1
 80088fe:	e79b      	b.n	8008838 <__multiply+0x84>
 8008900:	0800a1d0 	.word	0x0800a1d0
 8008904:	0800a1f2 	.word	0x0800a1f2

08008908 <__pow5mult>:
 8008908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800890c:	4615      	mov	r5, r2
 800890e:	f012 0203 	ands.w	r2, r2, #3
 8008912:	4607      	mov	r7, r0
 8008914:	460e      	mov	r6, r1
 8008916:	d007      	beq.n	8008928 <__pow5mult+0x20>
 8008918:	4c25      	ldr	r4, [pc, #148]	@ (80089b0 <__pow5mult+0xa8>)
 800891a:	3a01      	subs	r2, #1
 800891c:	2300      	movs	r3, #0
 800891e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008922:	f7ff fe9f 	bl	8008664 <__multadd>
 8008926:	4606      	mov	r6, r0
 8008928:	10ad      	asrs	r5, r5, #2
 800892a:	d03d      	beq.n	80089a8 <__pow5mult+0xa0>
 800892c:	69fc      	ldr	r4, [r7, #28]
 800892e:	b97c      	cbnz	r4, 8008950 <__pow5mult+0x48>
 8008930:	2010      	movs	r0, #16
 8008932:	f7ff fcd3 	bl	80082dc <malloc>
 8008936:	4602      	mov	r2, r0
 8008938:	61f8      	str	r0, [r7, #28]
 800893a:	b928      	cbnz	r0, 8008948 <__pow5mult+0x40>
 800893c:	4b1d      	ldr	r3, [pc, #116]	@ (80089b4 <__pow5mult+0xac>)
 800893e:	481e      	ldr	r0, [pc, #120]	@ (80089b8 <__pow5mult+0xb0>)
 8008940:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008944:	f000 fb6e 	bl	8009024 <__assert_func>
 8008948:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800894c:	6004      	str	r4, [r0, #0]
 800894e:	60c4      	str	r4, [r0, #12]
 8008950:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008954:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008958:	b94c      	cbnz	r4, 800896e <__pow5mult+0x66>
 800895a:	f240 2171 	movw	r1, #625	@ 0x271
 800895e:	4638      	mov	r0, r7
 8008960:	f7ff ff12 	bl	8008788 <__i2b>
 8008964:	2300      	movs	r3, #0
 8008966:	f8c8 0008 	str.w	r0, [r8, #8]
 800896a:	4604      	mov	r4, r0
 800896c:	6003      	str	r3, [r0, #0]
 800896e:	f04f 0900 	mov.w	r9, #0
 8008972:	07eb      	lsls	r3, r5, #31
 8008974:	d50a      	bpl.n	800898c <__pow5mult+0x84>
 8008976:	4631      	mov	r1, r6
 8008978:	4622      	mov	r2, r4
 800897a:	4638      	mov	r0, r7
 800897c:	f7ff ff1a 	bl	80087b4 <__multiply>
 8008980:	4631      	mov	r1, r6
 8008982:	4680      	mov	r8, r0
 8008984:	4638      	mov	r0, r7
 8008986:	f7ff fe4b 	bl	8008620 <_Bfree>
 800898a:	4646      	mov	r6, r8
 800898c:	106d      	asrs	r5, r5, #1
 800898e:	d00b      	beq.n	80089a8 <__pow5mult+0xa0>
 8008990:	6820      	ldr	r0, [r4, #0]
 8008992:	b938      	cbnz	r0, 80089a4 <__pow5mult+0x9c>
 8008994:	4622      	mov	r2, r4
 8008996:	4621      	mov	r1, r4
 8008998:	4638      	mov	r0, r7
 800899a:	f7ff ff0b 	bl	80087b4 <__multiply>
 800899e:	6020      	str	r0, [r4, #0]
 80089a0:	f8c0 9000 	str.w	r9, [r0]
 80089a4:	4604      	mov	r4, r0
 80089a6:	e7e4      	b.n	8008972 <__pow5mult+0x6a>
 80089a8:	4630      	mov	r0, r6
 80089aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089ae:	bf00      	nop
 80089b0:	0800a24c 	.word	0x0800a24c
 80089b4:	0800a161 	.word	0x0800a161
 80089b8:	0800a1f2 	.word	0x0800a1f2

080089bc <__lshift>:
 80089bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089c0:	460c      	mov	r4, r1
 80089c2:	6849      	ldr	r1, [r1, #4]
 80089c4:	6923      	ldr	r3, [r4, #16]
 80089c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089ca:	68a3      	ldr	r3, [r4, #8]
 80089cc:	4607      	mov	r7, r0
 80089ce:	4691      	mov	r9, r2
 80089d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089d4:	f108 0601 	add.w	r6, r8, #1
 80089d8:	42b3      	cmp	r3, r6
 80089da:	db0b      	blt.n	80089f4 <__lshift+0x38>
 80089dc:	4638      	mov	r0, r7
 80089de:	f7ff fddf 	bl	80085a0 <_Balloc>
 80089e2:	4605      	mov	r5, r0
 80089e4:	b948      	cbnz	r0, 80089fa <__lshift+0x3e>
 80089e6:	4602      	mov	r2, r0
 80089e8:	4b28      	ldr	r3, [pc, #160]	@ (8008a8c <__lshift+0xd0>)
 80089ea:	4829      	ldr	r0, [pc, #164]	@ (8008a90 <__lshift+0xd4>)
 80089ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80089f0:	f000 fb18 	bl	8009024 <__assert_func>
 80089f4:	3101      	adds	r1, #1
 80089f6:	005b      	lsls	r3, r3, #1
 80089f8:	e7ee      	b.n	80089d8 <__lshift+0x1c>
 80089fa:	2300      	movs	r3, #0
 80089fc:	f100 0114 	add.w	r1, r0, #20
 8008a00:	f100 0210 	add.w	r2, r0, #16
 8008a04:	4618      	mov	r0, r3
 8008a06:	4553      	cmp	r3, sl
 8008a08:	db33      	blt.n	8008a72 <__lshift+0xb6>
 8008a0a:	6920      	ldr	r0, [r4, #16]
 8008a0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a10:	f104 0314 	add.w	r3, r4, #20
 8008a14:	f019 091f 	ands.w	r9, r9, #31
 8008a18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008a20:	d02b      	beq.n	8008a7a <__lshift+0xbe>
 8008a22:	f1c9 0e20 	rsb	lr, r9, #32
 8008a26:	468a      	mov	sl, r1
 8008a28:	2200      	movs	r2, #0
 8008a2a:	6818      	ldr	r0, [r3, #0]
 8008a2c:	fa00 f009 	lsl.w	r0, r0, r9
 8008a30:	4310      	orrs	r0, r2
 8008a32:	f84a 0b04 	str.w	r0, [sl], #4
 8008a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a3a:	459c      	cmp	ip, r3
 8008a3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a40:	d8f3      	bhi.n	8008a2a <__lshift+0x6e>
 8008a42:	ebac 0304 	sub.w	r3, ip, r4
 8008a46:	3b15      	subs	r3, #21
 8008a48:	f023 0303 	bic.w	r3, r3, #3
 8008a4c:	3304      	adds	r3, #4
 8008a4e:	f104 0015 	add.w	r0, r4, #21
 8008a52:	4584      	cmp	ip, r0
 8008a54:	bf38      	it	cc
 8008a56:	2304      	movcc	r3, #4
 8008a58:	50ca      	str	r2, [r1, r3]
 8008a5a:	b10a      	cbz	r2, 8008a60 <__lshift+0xa4>
 8008a5c:	f108 0602 	add.w	r6, r8, #2
 8008a60:	3e01      	subs	r6, #1
 8008a62:	4638      	mov	r0, r7
 8008a64:	612e      	str	r6, [r5, #16]
 8008a66:	4621      	mov	r1, r4
 8008a68:	f7ff fdda 	bl	8008620 <_Bfree>
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a72:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a76:	3301      	adds	r3, #1
 8008a78:	e7c5      	b.n	8008a06 <__lshift+0x4a>
 8008a7a:	3904      	subs	r1, #4
 8008a7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a80:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a84:	459c      	cmp	ip, r3
 8008a86:	d8f9      	bhi.n	8008a7c <__lshift+0xc0>
 8008a88:	e7ea      	b.n	8008a60 <__lshift+0xa4>
 8008a8a:	bf00      	nop
 8008a8c:	0800a1d0 	.word	0x0800a1d0
 8008a90:	0800a1f2 	.word	0x0800a1f2

08008a94 <__mcmp>:
 8008a94:	690a      	ldr	r2, [r1, #16]
 8008a96:	4603      	mov	r3, r0
 8008a98:	6900      	ldr	r0, [r0, #16]
 8008a9a:	1a80      	subs	r0, r0, r2
 8008a9c:	b530      	push	{r4, r5, lr}
 8008a9e:	d10e      	bne.n	8008abe <__mcmp+0x2a>
 8008aa0:	3314      	adds	r3, #20
 8008aa2:	3114      	adds	r1, #20
 8008aa4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008aa8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008aac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ab0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ab4:	4295      	cmp	r5, r2
 8008ab6:	d003      	beq.n	8008ac0 <__mcmp+0x2c>
 8008ab8:	d205      	bcs.n	8008ac6 <__mcmp+0x32>
 8008aba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008abe:	bd30      	pop	{r4, r5, pc}
 8008ac0:	42a3      	cmp	r3, r4
 8008ac2:	d3f3      	bcc.n	8008aac <__mcmp+0x18>
 8008ac4:	e7fb      	b.n	8008abe <__mcmp+0x2a>
 8008ac6:	2001      	movs	r0, #1
 8008ac8:	e7f9      	b.n	8008abe <__mcmp+0x2a>
	...

08008acc <__mdiff>:
 8008acc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ad0:	4689      	mov	r9, r1
 8008ad2:	4606      	mov	r6, r0
 8008ad4:	4611      	mov	r1, r2
 8008ad6:	4648      	mov	r0, r9
 8008ad8:	4614      	mov	r4, r2
 8008ada:	f7ff ffdb 	bl	8008a94 <__mcmp>
 8008ade:	1e05      	subs	r5, r0, #0
 8008ae0:	d112      	bne.n	8008b08 <__mdiff+0x3c>
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	4630      	mov	r0, r6
 8008ae6:	f7ff fd5b 	bl	80085a0 <_Balloc>
 8008aea:	4602      	mov	r2, r0
 8008aec:	b928      	cbnz	r0, 8008afa <__mdiff+0x2e>
 8008aee:	4b3f      	ldr	r3, [pc, #252]	@ (8008bec <__mdiff+0x120>)
 8008af0:	f240 2137 	movw	r1, #567	@ 0x237
 8008af4:	483e      	ldr	r0, [pc, #248]	@ (8008bf0 <__mdiff+0x124>)
 8008af6:	f000 fa95 	bl	8009024 <__assert_func>
 8008afa:	2301      	movs	r3, #1
 8008afc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008b00:	4610      	mov	r0, r2
 8008b02:	b003      	add	sp, #12
 8008b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b08:	bfbc      	itt	lt
 8008b0a:	464b      	movlt	r3, r9
 8008b0c:	46a1      	movlt	r9, r4
 8008b0e:	4630      	mov	r0, r6
 8008b10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b14:	bfba      	itte	lt
 8008b16:	461c      	movlt	r4, r3
 8008b18:	2501      	movlt	r5, #1
 8008b1a:	2500      	movge	r5, #0
 8008b1c:	f7ff fd40 	bl	80085a0 <_Balloc>
 8008b20:	4602      	mov	r2, r0
 8008b22:	b918      	cbnz	r0, 8008b2c <__mdiff+0x60>
 8008b24:	4b31      	ldr	r3, [pc, #196]	@ (8008bec <__mdiff+0x120>)
 8008b26:	f240 2145 	movw	r1, #581	@ 0x245
 8008b2a:	e7e3      	b.n	8008af4 <__mdiff+0x28>
 8008b2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b30:	6926      	ldr	r6, [r4, #16]
 8008b32:	60c5      	str	r5, [r0, #12]
 8008b34:	f109 0310 	add.w	r3, r9, #16
 8008b38:	f109 0514 	add.w	r5, r9, #20
 8008b3c:	f104 0e14 	add.w	lr, r4, #20
 8008b40:	f100 0b14 	add.w	fp, r0, #20
 8008b44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008b48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008b4c:	9301      	str	r3, [sp, #4]
 8008b4e:	46d9      	mov	r9, fp
 8008b50:	f04f 0c00 	mov.w	ip, #0
 8008b54:	9b01      	ldr	r3, [sp, #4]
 8008b56:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008b5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008b5e:	9301      	str	r3, [sp, #4]
 8008b60:	fa1f f38a 	uxth.w	r3, sl
 8008b64:	4619      	mov	r1, r3
 8008b66:	b283      	uxth	r3, r0
 8008b68:	1acb      	subs	r3, r1, r3
 8008b6a:	0c00      	lsrs	r0, r0, #16
 8008b6c:	4463      	add	r3, ip
 8008b6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008b72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008b7c:	4576      	cmp	r6, lr
 8008b7e:	f849 3b04 	str.w	r3, [r9], #4
 8008b82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b86:	d8e5      	bhi.n	8008b54 <__mdiff+0x88>
 8008b88:	1b33      	subs	r3, r6, r4
 8008b8a:	3b15      	subs	r3, #21
 8008b8c:	f023 0303 	bic.w	r3, r3, #3
 8008b90:	3415      	adds	r4, #21
 8008b92:	3304      	adds	r3, #4
 8008b94:	42a6      	cmp	r6, r4
 8008b96:	bf38      	it	cc
 8008b98:	2304      	movcc	r3, #4
 8008b9a:	441d      	add	r5, r3
 8008b9c:	445b      	add	r3, fp
 8008b9e:	461e      	mov	r6, r3
 8008ba0:	462c      	mov	r4, r5
 8008ba2:	4544      	cmp	r4, r8
 8008ba4:	d30e      	bcc.n	8008bc4 <__mdiff+0xf8>
 8008ba6:	f108 0103 	add.w	r1, r8, #3
 8008baa:	1b49      	subs	r1, r1, r5
 8008bac:	f021 0103 	bic.w	r1, r1, #3
 8008bb0:	3d03      	subs	r5, #3
 8008bb2:	45a8      	cmp	r8, r5
 8008bb4:	bf38      	it	cc
 8008bb6:	2100      	movcc	r1, #0
 8008bb8:	440b      	add	r3, r1
 8008bba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008bbe:	b191      	cbz	r1, 8008be6 <__mdiff+0x11a>
 8008bc0:	6117      	str	r7, [r2, #16]
 8008bc2:	e79d      	b.n	8008b00 <__mdiff+0x34>
 8008bc4:	f854 1b04 	ldr.w	r1, [r4], #4
 8008bc8:	46e6      	mov	lr, ip
 8008bca:	0c08      	lsrs	r0, r1, #16
 8008bcc:	fa1c fc81 	uxtah	ip, ip, r1
 8008bd0:	4471      	add	r1, lr
 8008bd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008bd6:	b289      	uxth	r1, r1
 8008bd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008bdc:	f846 1b04 	str.w	r1, [r6], #4
 8008be0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008be4:	e7dd      	b.n	8008ba2 <__mdiff+0xd6>
 8008be6:	3f01      	subs	r7, #1
 8008be8:	e7e7      	b.n	8008bba <__mdiff+0xee>
 8008bea:	bf00      	nop
 8008bec:	0800a1d0 	.word	0x0800a1d0
 8008bf0:	0800a1f2 	.word	0x0800a1f2

08008bf4 <__d2b>:
 8008bf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008bf8:	460f      	mov	r7, r1
 8008bfa:	2101      	movs	r1, #1
 8008bfc:	ec59 8b10 	vmov	r8, r9, d0
 8008c00:	4616      	mov	r6, r2
 8008c02:	f7ff fccd 	bl	80085a0 <_Balloc>
 8008c06:	4604      	mov	r4, r0
 8008c08:	b930      	cbnz	r0, 8008c18 <__d2b+0x24>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	4b23      	ldr	r3, [pc, #140]	@ (8008c9c <__d2b+0xa8>)
 8008c0e:	4824      	ldr	r0, [pc, #144]	@ (8008ca0 <__d2b+0xac>)
 8008c10:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c14:	f000 fa06 	bl	8009024 <__assert_func>
 8008c18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008c1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c20:	b10d      	cbz	r5, 8008c26 <__d2b+0x32>
 8008c22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c26:	9301      	str	r3, [sp, #4]
 8008c28:	f1b8 0300 	subs.w	r3, r8, #0
 8008c2c:	d023      	beq.n	8008c76 <__d2b+0x82>
 8008c2e:	4668      	mov	r0, sp
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	f7ff fd7c 	bl	800872e <__lo0bits>
 8008c36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008c3a:	b1d0      	cbz	r0, 8008c72 <__d2b+0x7e>
 8008c3c:	f1c0 0320 	rsb	r3, r0, #32
 8008c40:	fa02 f303 	lsl.w	r3, r2, r3
 8008c44:	430b      	orrs	r3, r1
 8008c46:	40c2      	lsrs	r2, r0
 8008c48:	6163      	str	r3, [r4, #20]
 8008c4a:	9201      	str	r2, [sp, #4]
 8008c4c:	9b01      	ldr	r3, [sp, #4]
 8008c4e:	61a3      	str	r3, [r4, #24]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	bf0c      	ite	eq
 8008c54:	2201      	moveq	r2, #1
 8008c56:	2202      	movne	r2, #2
 8008c58:	6122      	str	r2, [r4, #16]
 8008c5a:	b1a5      	cbz	r5, 8008c86 <__d2b+0x92>
 8008c5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008c60:	4405      	add	r5, r0
 8008c62:	603d      	str	r5, [r7, #0]
 8008c64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008c68:	6030      	str	r0, [r6, #0]
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	b003      	add	sp, #12
 8008c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c72:	6161      	str	r1, [r4, #20]
 8008c74:	e7ea      	b.n	8008c4c <__d2b+0x58>
 8008c76:	a801      	add	r0, sp, #4
 8008c78:	f7ff fd59 	bl	800872e <__lo0bits>
 8008c7c:	9b01      	ldr	r3, [sp, #4]
 8008c7e:	6163      	str	r3, [r4, #20]
 8008c80:	3020      	adds	r0, #32
 8008c82:	2201      	movs	r2, #1
 8008c84:	e7e8      	b.n	8008c58 <__d2b+0x64>
 8008c86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008c8e:	6038      	str	r0, [r7, #0]
 8008c90:	6918      	ldr	r0, [r3, #16]
 8008c92:	f7ff fd2d 	bl	80086f0 <__hi0bits>
 8008c96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c9a:	e7e5      	b.n	8008c68 <__d2b+0x74>
 8008c9c:	0800a1d0 	.word	0x0800a1d0
 8008ca0:	0800a1f2 	.word	0x0800a1f2

08008ca4 <__sread>:
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cac:	f000 f978 	bl	8008fa0 <_read_r>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	bfab      	itete	ge
 8008cb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008cb6:	89a3      	ldrhlt	r3, [r4, #12]
 8008cb8:	181b      	addge	r3, r3, r0
 8008cba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008cbe:	bfac      	ite	ge
 8008cc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008cc2:	81a3      	strhlt	r3, [r4, #12]
 8008cc4:	bd10      	pop	{r4, pc}

08008cc6 <__swrite>:
 8008cc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cca:	461f      	mov	r7, r3
 8008ccc:	898b      	ldrh	r3, [r1, #12]
 8008cce:	05db      	lsls	r3, r3, #23
 8008cd0:	4605      	mov	r5, r0
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	4616      	mov	r6, r2
 8008cd6:	d505      	bpl.n	8008ce4 <__swrite+0x1e>
 8008cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cdc:	2302      	movs	r3, #2
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f000 f94c 	bl	8008f7c <_lseek_r>
 8008ce4:	89a3      	ldrh	r3, [r4, #12]
 8008ce6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008cee:	81a3      	strh	r3, [r4, #12]
 8008cf0:	4632      	mov	r2, r6
 8008cf2:	463b      	mov	r3, r7
 8008cf4:	4628      	mov	r0, r5
 8008cf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008cfa:	f000 b973 	b.w	8008fe4 <_write_r>

08008cfe <__sseek>:
 8008cfe:	b510      	push	{r4, lr}
 8008d00:	460c      	mov	r4, r1
 8008d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d06:	f000 f939 	bl	8008f7c <_lseek_r>
 8008d0a:	1c43      	adds	r3, r0, #1
 8008d0c:	89a3      	ldrh	r3, [r4, #12]
 8008d0e:	bf15      	itete	ne
 8008d10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008d12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008d16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008d1a:	81a3      	strheq	r3, [r4, #12]
 8008d1c:	bf18      	it	ne
 8008d1e:	81a3      	strhne	r3, [r4, #12]
 8008d20:	bd10      	pop	{r4, pc}

08008d22 <__sclose>:
 8008d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d26:	f000 b8f7 	b.w	8008f18 <_close_r>

08008d2a <__swbuf_r>:
 8008d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2c:	460e      	mov	r6, r1
 8008d2e:	4614      	mov	r4, r2
 8008d30:	4605      	mov	r5, r0
 8008d32:	b118      	cbz	r0, 8008d3c <__swbuf_r+0x12>
 8008d34:	6a03      	ldr	r3, [r0, #32]
 8008d36:	b90b      	cbnz	r3, 8008d3c <__swbuf_r+0x12>
 8008d38:	f7fe fa60 	bl	80071fc <__sinit>
 8008d3c:	69a3      	ldr	r3, [r4, #24]
 8008d3e:	60a3      	str	r3, [r4, #8]
 8008d40:	89a3      	ldrh	r3, [r4, #12]
 8008d42:	071a      	lsls	r2, r3, #28
 8008d44:	d501      	bpl.n	8008d4a <__swbuf_r+0x20>
 8008d46:	6923      	ldr	r3, [r4, #16]
 8008d48:	b943      	cbnz	r3, 8008d5c <__swbuf_r+0x32>
 8008d4a:	4621      	mov	r1, r4
 8008d4c:	4628      	mov	r0, r5
 8008d4e:	f000 f82b 	bl	8008da8 <__swsetup_r>
 8008d52:	b118      	cbz	r0, 8008d5c <__swbuf_r+0x32>
 8008d54:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008d58:	4638      	mov	r0, r7
 8008d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d5c:	6823      	ldr	r3, [r4, #0]
 8008d5e:	6922      	ldr	r2, [r4, #16]
 8008d60:	1a98      	subs	r0, r3, r2
 8008d62:	6963      	ldr	r3, [r4, #20]
 8008d64:	b2f6      	uxtb	r6, r6
 8008d66:	4283      	cmp	r3, r0
 8008d68:	4637      	mov	r7, r6
 8008d6a:	dc05      	bgt.n	8008d78 <__swbuf_r+0x4e>
 8008d6c:	4621      	mov	r1, r4
 8008d6e:	4628      	mov	r0, r5
 8008d70:	f7ff fbe2 	bl	8008538 <_fflush_r>
 8008d74:	2800      	cmp	r0, #0
 8008d76:	d1ed      	bne.n	8008d54 <__swbuf_r+0x2a>
 8008d78:	68a3      	ldr	r3, [r4, #8]
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	60a3      	str	r3, [r4, #8]
 8008d7e:	6823      	ldr	r3, [r4, #0]
 8008d80:	1c5a      	adds	r2, r3, #1
 8008d82:	6022      	str	r2, [r4, #0]
 8008d84:	701e      	strb	r6, [r3, #0]
 8008d86:	6962      	ldr	r2, [r4, #20]
 8008d88:	1c43      	adds	r3, r0, #1
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d004      	beq.n	8008d98 <__swbuf_r+0x6e>
 8008d8e:	89a3      	ldrh	r3, [r4, #12]
 8008d90:	07db      	lsls	r3, r3, #31
 8008d92:	d5e1      	bpl.n	8008d58 <__swbuf_r+0x2e>
 8008d94:	2e0a      	cmp	r6, #10
 8008d96:	d1df      	bne.n	8008d58 <__swbuf_r+0x2e>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	f7ff fbcc 	bl	8008538 <_fflush_r>
 8008da0:	2800      	cmp	r0, #0
 8008da2:	d0d9      	beq.n	8008d58 <__swbuf_r+0x2e>
 8008da4:	e7d6      	b.n	8008d54 <__swbuf_r+0x2a>
	...

08008da8 <__swsetup_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	4b29      	ldr	r3, [pc, #164]	@ (8008e50 <__swsetup_r+0xa8>)
 8008dac:	4605      	mov	r5, r0
 8008dae:	6818      	ldr	r0, [r3, #0]
 8008db0:	460c      	mov	r4, r1
 8008db2:	b118      	cbz	r0, 8008dbc <__swsetup_r+0x14>
 8008db4:	6a03      	ldr	r3, [r0, #32]
 8008db6:	b90b      	cbnz	r3, 8008dbc <__swsetup_r+0x14>
 8008db8:	f7fe fa20 	bl	80071fc <__sinit>
 8008dbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dc0:	0719      	lsls	r1, r3, #28
 8008dc2:	d422      	bmi.n	8008e0a <__swsetup_r+0x62>
 8008dc4:	06da      	lsls	r2, r3, #27
 8008dc6:	d407      	bmi.n	8008dd8 <__swsetup_r+0x30>
 8008dc8:	2209      	movs	r2, #9
 8008dca:	602a      	str	r2, [r5, #0]
 8008dcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dd0:	81a3      	strh	r3, [r4, #12]
 8008dd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008dd6:	e033      	b.n	8008e40 <__swsetup_r+0x98>
 8008dd8:	0758      	lsls	r0, r3, #29
 8008dda:	d512      	bpl.n	8008e02 <__swsetup_r+0x5a>
 8008ddc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008dde:	b141      	cbz	r1, 8008df2 <__swsetup_r+0x4a>
 8008de0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008de4:	4299      	cmp	r1, r3
 8008de6:	d002      	beq.n	8008dee <__swsetup_r+0x46>
 8008de8:	4628      	mov	r0, r5
 8008dea:	f000 f94d 	bl	8009088 <_free_r>
 8008dee:	2300      	movs	r3, #0
 8008df0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008df2:	89a3      	ldrh	r3, [r4, #12]
 8008df4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008df8:	81a3      	strh	r3, [r4, #12]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	6063      	str	r3, [r4, #4]
 8008dfe:	6923      	ldr	r3, [r4, #16]
 8008e00:	6023      	str	r3, [r4, #0]
 8008e02:	89a3      	ldrh	r3, [r4, #12]
 8008e04:	f043 0308 	orr.w	r3, r3, #8
 8008e08:	81a3      	strh	r3, [r4, #12]
 8008e0a:	6923      	ldr	r3, [r4, #16]
 8008e0c:	b94b      	cbnz	r3, 8008e22 <__swsetup_r+0x7a>
 8008e0e:	89a3      	ldrh	r3, [r4, #12]
 8008e10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e18:	d003      	beq.n	8008e22 <__swsetup_r+0x7a>
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	f000 f83f 	bl	8008ea0 <__smakebuf_r>
 8008e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e26:	f013 0201 	ands.w	r2, r3, #1
 8008e2a:	d00a      	beq.n	8008e42 <__swsetup_r+0x9a>
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	60a2      	str	r2, [r4, #8]
 8008e30:	6962      	ldr	r2, [r4, #20]
 8008e32:	4252      	negs	r2, r2
 8008e34:	61a2      	str	r2, [r4, #24]
 8008e36:	6922      	ldr	r2, [r4, #16]
 8008e38:	b942      	cbnz	r2, 8008e4c <__swsetup_r+0xa4>
 8008e3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e3e:	d1c5      	bne.n	8008dcc <__swsetup_r+0x24>
 8008e40:	bd38      	pop	{r3, r4, r5, pc}
 8008e42:	0799      	lsls	r1, r3, #30
 8008e44:	bf58      	it	pl
 8008e46:	6962      	ldrpl	r2, [r4, #20]
 8008e48:	60a2      	str	r2, [r4, #8]
 8008e4a:	e7f4      	b.n	8008e36 <__swsetup_r+0x8e>
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	e7f7      	b.n	8008e40 <__swsetup_r+0x98>
 8008e50:	20000024 	.word	0x20000024

08008e54 <__swhatbuf_r>:
 8008e54:	b570      	push	{r4, r5, r6, lr}
 8008e56:	460c      	mov	r4, r1
 8008e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e5c:	2900      	cmp	r1, #0
 8008e5e:	b096      	sub	sp, #88	@ 0x58
 8008e60:	4615      	mov	r5, r2
 8008e62:	461e      	mov	r6, r3
 8008e64:	da0d      	bge.n	8008e82 <__swhatbuf_r+0x2e>
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e6c:	f04f 0100 	mov.w	r1, #0
 8008e70:	bf14      	ite	ne
 8008e72:	2340      	movne	r3, #64	@ 0x40
 8008e74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e78:	2000      	movs	r0, #0
 8008e7a:	6031      	str	r1, [r6, #0]
 8008e7c:	602b      	str	r3, [r5, #0]
 8008e7e:	b016      	add	sp, #88	@ 0x58
 8008e80:	bd70      	pop	{r4, r5, r6, pc}
 8008e82:	466a      	mov	r2, sp
 8008e84:	f000 f858 	bl	8008f38 <_fstat_r>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	dbec      	blt.n	8008e66 <__swhatbuf_r+0x12>
 8008e8c:	9901      	ldr	r1, [sp, #4]
 8008e8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e96:	4259      	negs	r1, r3
 8008e98:	4159      	adcs	r1, r3
 8008e9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e9e:	e7eb      	b.n	8008e78 <__swhatbuf_r+0x24>

08008ea0 <__smakebuf_r>:
 8008ea0:	898b      	ldrh	r3, [r1, #12]
 8008ea2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ea4:	079d      	lsls	r5, r3, #30
 8008ea6:	4606      	mov	r6, r0
 8008ea8:	460c      	mov	r4, r1
 8008eaa:	d507      	bpl.n	8008ebc <__smakebuf_r+0x1c>
 8008eac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008eb0:	6023      	str	r3, [r4, #0]
 8008eb2:	6123      	str	r3, [r4, #16]
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	6163      	str	r3, [r4, #20]
 8008eb8:	b003      	add	sp, #12
 8008eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ebc:	ab01      	add	r3, sp, #4
 8008ebe:	466a      	mov	r2, sp
 8008ec0:	f7ff ffc8 	bl	8008e54 <__swhatbuf_r>
 8008ec4:	9f00      	ldr	r7, [sp, #0]
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	4639      	mov	r1, r7
 8008eca:	4630      	mov	r0, r6
 8008ecc:	f7ff fa30 	bl	8008330 <_malloc_r>
 8008ed0:	b948      	cbnz	r0, 8008ee6 <__smakebuf_r+0x46>
 8008ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ed6:	059a      	lsls	r2, r3, #22
 8008ed8:	d4ee      	bmi.n	8008eb8 <__smakebuf_r+0x18>
 8008eda:	f023 0303 	bic.w	r3, r3, #3
 8008ede:	f043 0302 	orr.w	r3, r3, #2
 8008ee2:	81a3      	strh	r3, [r4, #12]
 8008ee4:	e7e2      	b.n	8008eac <__smakebuf_r+0xc>
 8008ee6:	89a3      	ldrh	r3, [r4, #12]
 8008ee8:	6020      	str	r0, [r4, #0]
 8008eea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eee:	81a3      	strh	r3, [r4, #12]
 8008ef0:	9b01      	ldr	r3, [sp, #4]
 8008ef2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008ef6:	b15b      	cbz	r3, 8008f10 <__smakebuf_r+0x70>
 8008ef8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008efc:	4630      	mov	r0, r6
 8008efe:	f000 f82d 	bl	8008f5c <_isatty_r>
 8008f02:	b128      	cbz	r0, 8008f10 <__smakebuf_r+0x70>
 8008f04:	89a3      	ldrh	r3, [r4, #12]
 8008f06:	f023 0303 	bic.w	r3, r3, #3
 8008f0a:	f043 0301 	orr.w	r3, r3, #1
 8008f0e:	81a3      	strh	r3, [r4, #12]
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	431d      	orrs	r5, r3
 8008f14:	81a5      	strh	r5, [r4, #12]
 8008f16:	e7cf      	b.n	8008eb8 <__smakebuf_r+0x18>

08008f18 <_close_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4d06      	ldr	r5, [pc, #24]	@ (8008f34 <_close_r+0x1c>)
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	4604      	mov	r4, r0
 8008f20:	4608      	mov	r0, r1
 8008f22:	602b      	str	r3, [r5, #0]
 8008f24:	f7f9 f992 	bl	800224c <_close>
 8008f28:	1c43      	adds	r3, r0, #1
 8008f2a:	d102      	bne.n	8008f32 <_close_r+0x1a>
 8008f2c:	682b      	ldr	r3, [r5, #0]
 8008f2e:	b103      	cbz	r3, 8008f32 <_close_r+0x1a>
 8008f30:	6023      	str	r3, [r4, #0]
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	200014c0 	.word	0x200014c0

08008f38 <_fstat_r>:
 8008f38:	b538      	push	{r3, r4, r5, lr}
 8008f3a:	4d07      	ldr	r5, [pc, #28]	@ (8008f58 <_fstat_r+0x20>)
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	4604      	mov	r4, r0
 8008f40:	4608      	mov	r0, r1
 8008f42:	4611      	mov	r1, r2
 8008f44:	602b      	str	r3, [r5, #0]
 8008f46:	f7f9 f98d 	bl	8002264 <_fstat>
 8008f4a:	1c43      	adds	r3, r0, #1
 8008f4c:	d102      	bne.n	8008f54 <_fstat_r+0x1c>
 8008f4e:	682b      	ldr	r3, [r5, #0]
 8008f50:	b103      	cbz	r3, 8008f54 <_fstat_r+0x1c>
 8008f52:	6023      	str	r3, [r4, #0]
 8008f54:	bd38      	pop	{r3, r4, r5, pc}
 8008f56:	bf00      	nop
 8008f58:	200014c0 	.word	0x200014c0

08008f5c <_isatty_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	4d06      	ldr	r5, [pc, #24]	@ (8008f78 <_isatty_r+0x1c>)
 8008f60:	2300      	movs	r3, #0
 8008f62:	4604      	mov	r4, r0
 8008f64:	4608      	mov	r0, r1
 8008f66:	602b      	str	r3, [r5, #0]
 8008f68:	f7f9 f98c 	bl	8002284 <_isatty>
 8008f6c:	1c43      	adds	r3, r0, #1
 8008f6e:	d102      	bne.n	8008f76 <_isatty_r+0x1a>
 8008f70:	682b      	ldr	r3, [r5, #0]
 8008f72:	b103      	cbz	r3, 8008f76 <_isatty_r+0x1a>
 8008f74:	6023      	str	r3, [r4, #0]
 8008f76:	bd38      	pop	{r3, r4, r5, pc}
 8008f78:	200014c0 	.word	0x200014c0

08008f7c <_lseek_r>:
 8008f7c:	b538      	push	{r3, r4, r5, lr}
 8008f7e:	4d07      	ldr	r5, [pc, #28]	@ (8008f9c <_lseek_r+0x20>)
 8008f80:	4604      	mov	r4, r0
 8008f82:	4608      	mov	r0, r1
 8008f84:	4611      	mov	r1, r2
 8008f86:	2200      	movs	r2, #0
 8008f88:	602a      	str	r2, [r5, #0]
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	f7f9 f985 	bl	800229a <_lseek>
 8008f90:	1c43      	adds	r3, r0, #1
 8008f92:	d102      	bne.n	8008f9a <_lseek_r+0x1e>
 8008f94:	682b      	ldr	r3, [r5, #0]
 8008f96:	b103      	cbz	r3, 8008f9a <_lseek_r+0x1e>
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	bd38      	pop	{r3, r4, r5, pc}
 8008f9c:	200014c0 	.word	0x200014c0

08008fa0 <_read_r>:
 8008fa0:	b538      	push	{r3, r4, r5, lr}
 8008fa2:	4d07      	ldr	r5, [pc, #28]	@ (8008fc0 <_read_r+0x20>)
 8008fa4:	4604      	mov	r4, r0
 8008fa6:	4608      	mov	r0, r1
 8008fa8:	4611      	mov	r1, r2
 8008faa:	2200      	movs	r2, #0
 8008fac:	602a      	str	r2, [r5, #0]
 8008fae:	461a      	mov	r2, r3
 8008fb0:	f7f9 f913 	bl	80021da <_read>
 8008fb4:	1c43      	adds	r3, r0, #1
 8008fb6:	d102      	bne.n	8008fbe <_read_r+0x1e>
 8008fb8:	682b      	ldr	r3, [r5, #0]
 8008fba:	b103      	cbz	r3, 8008fbe <_read_r+0x1e>
 8008fbc:	6023      	str	r3, [r4, #0]
 8008fbe:	bd38      	pop	{r3, r4, r5, pc}
 8008fc0:	200014c0 	.word	0x200014c0

08008fc4 <_sbrk_r>:
 8008fc4:	b538      	push	{r3, r4, r5, lr}
 8008fc6:	4d06      	ldr	r5, [pc, #24]	@ (8008fe0 <_sbrk_r+0x1c>)
 8008fc8:	2300      	movs	r3, #0
 8008fca:	4604      	mov	r4, r0
 8008fcc:	4608      	mov	r0, r1
 8008fce:	602b      	str	r3, [r5, #0]
 8008fd0:	f7f9 f970 	bl	80022b4 <_sbrk>
 8008fd4:	1c43      	adds	r3, r0, #1
 8008fd6:	d102      	bne.n	8008fde <_sbrk_r+0x1a>
 8008fd8:	682b      	ldr	r3, [r5, #0]
 8008fda:	b103      	cbz	r3, 8008fde <_sbrk_r+0x1a>
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	bd38      	pop	{r3, r4, r5, pc}
 8008fe0:	200014c0 	.word	0x200014c0

08008fe4 <_write_r>:
 8008fe4:	b538      	push	{r3, r4, r5, lr}
 8008fe6:	4d07      	ldr	r5, [pc, #28]	@ (8009004 <_write_r+0x20>)
 8008fe8:	4604      	mov	r4, r0
 8008fea:	4608      	mov	r0, r1
 8008fec:	4611      	mov	r1, r2
 8008fee:	2200      	movs	r2, #0
 8008ff0:	602a      	str	r2, [r5, #0]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	f7f9 f90e 	bl	8002214 <_write>
 8008ff8:	1c43      	adds	r3, r0, #1
 8008ffa:	d102      	bne.n	8009002 <_write_r+0x1e>
 8008ffc:	682b      	ldr	r3, [r5, #0]
 8008ffe:	b103      	cbz	r3, 8009002 <_write_r+0x1e>
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	bd38      	pop	{r3, r4, r5, pc}
 8009004:	200014c0 	.word	0x200014c0

08009008 <memcpy>:
 8009008:	440a      	add	r2, r1
 800900a:	4291      	cmp	r1, r2
 800900c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009010:	d100      	bne.n	8009014 <memcpy+0xc>
 8009012:	4770      	bx	lr
 8009014:	b510      	push	{r4, lr}
 8009016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800901a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800901e:	4291      	cmp	r1, r2
 8009020:	d1f9      	bne.n	8009016 <memcpy+0xe>
 8009022:	bd10      	pop	{r4, pc}

08009024 <__assert_func>:
 8009024:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009026:	4614      	mov	r4, r2
 8009028:	461a      	mov	r2, r3
 800902a:	4b09      	ldr	r3, [pc, #36]	@ (8009050 <__assert_func+0x2c>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4605      	mov	r5, r0
 8009030:	68d8      	ldr	r0, [r3, #12]
 8009032:	b954      	cbnz	r4, 800904a <__assert_func+0x26>
 8009034:	4b07      	ldr	r3, [pc, #28]	@ (8009054 <__assert_func+0x30>)
 8009036:	461c      	mov	r4, r3
 8009038:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800903c:	9100      	str	r1, [sp, #0]
 800903e:	462b      	mov	r3, r5
 8009040:	4905      	ldr	r1, [pc, #20]	@ (8009058 <__assert_func+0x34>)
 8009042:	f000 f87d 	bl	8009140 <fiprintf>
 8009046:	f000 f89a 	bl	800917e <abort>
 800904a:	4b04      	ldr	r3, [pc, #16]	@ (800905c <__assert_func+0x38>)
 800904c:	e7f4      	b.n	8009038 <__assert_func+0x14>
 800904e:	bf00      	nop
 8009050:	20000024 	.word	0x20000024
 8009054:	0800a48e 	.word	0x0800a48e
 8009058:	0800a460 	.word	0x0800a460
 800905c:	0800a453 	.word	0x0800a453

08009060 <_calloc_r>:
 8009060:	b570      	push	{r4, r5, r6, lr}
 8009062:	fba1 5402 	umull	r5, r4, r1, r2
 8009066:	b93c      	cbnz	r4, 8009078 <_calloc_r+0x18>
 8009068:	4629      	mov	r1, r5
 800906a:	f7ff f961 	bl	8008330 <_malloc_r>
 800906e:	4606      	mov	r6, r0
 8009070:	b928      	cbnz	r0, 800907e <_calloc_r+0x1e>
 8009072:	2600      	movs	r6, #0
 8009074:	4630      	mov	r0, r6
 8009076:	bd70      	pop	{r4, r5, r6, pc}
 8009078:	220c      	movs	r2, #12
 800907a:	6002      	str	r2, [r0, #0]
 800907c:	e7f9      	b.n	8009072 <_calloc_r+0x12>
 800907e:	462a      	mov	r2, r5
 8009080:	4621      	mov	r1, r4
 8009082:	f7fe f961 	bl	8007348 <memset>
 8009086:	e7f5      	b.n	8009074 <_calloc_r+0x14>

08009088 <_free_r>:
 8009088:	b538      	push	{r3, r4, r5, lr}
 800908a:	4605      	mov	r5, r0
 800908c:	2900      	cmp	r1, #0
 800908e:	d041      	beq.n	8009114 <_free_r+0x8c>
 8009090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009094:	1f0c      	subs	r4, r1, #4
 8009096:	2b00      	cmp	r3, #0
 8009098:	bfb8      	it	lt
 800909a:	18e4      	addlt	r4, r4, r3
 800909c:	f7ff fa74 	bl	8008588 <__malloc_lock>
 80090a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009118 <_free_r+0x90>)
 80090a2:	6813      	ldr	r3, [r2, #0]
 80090a4:	b933      	cbnz	r3, 80090b4 <_free_r+0x2c>
 80090a6:	6063      	str	r3, [r4, #4]
 80090a8:	6014      	str	r4, [r2, #0]
 80090aa:	4628      	mov	r0, r5
 80090ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090b0:	f7ff ba70 	b.w	8008594 <__malloc_unlock>
 80090b4:	42a3      	cmp	r3, r4
 80090b6:	d908      	bls.n	80090ca <_free_r+0x42>
 80090b8:	6820      	ldr	r0, [r4, #0]
 80090ba:	1821      	adds	r1, r4, r0
 80090bc:	428b      	cmp	r3, r1
 80090be:	bf01      	itttt	eq
 80090c0:	6819      	ldreq	r1, [r3, #0]
 80090c2:	685b      	ldreq	r3, [r3, #4]
 80090c4:	1809      	addeq	r1, r1, r0
 80090c6:	6021      	streq	r1, [r4, #0]
 80090c8:	e7ed      	b.n	80090a6 <_free_r+0x1e>
 80090ca:	461a      	mov	r2, r3
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	b10b      	cbz	r3, 80090d4 <_free_r+0x4c>
 80090d0:	42a3      	cmp	r3, r4
 80090d2:	d9fa      	bls.n	80090ca <_free_r+0x42>
 80090d4:	6811      	ldr	r1, [r2, #0]
 80090d6:	1850      	adds	r0, r2, r1
 80090d8:	42a0      	cmp	r0, r4
 80090da:	d10b      	bne.n	80090f4 <_free_r+0x6c>
 80090dc:	6820      	ldr	r0, [r4, #0]
 80090de:	4401      	add	r1, r0
 80090e0:	1850      	adds	r0, r2, r1
 80090e2:	4283      	cmp	r3, r0
 80090e4:	6011      	str	r1, [r2, #0]
 80090e6:	d1e0      	bne.n	80090aa <_free_r+0x22>
 80090e8:	6818      	ldr	r0, [r3, #0]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	6053      	str	r3, [r2, #4]
 80090ee:	4408      	add	r0, r1
 80090f0:	6010      	str	r0, [r2, #0]
 80090f2:	e7da      	b.n	80090aa <_free_r+0x22>
 80090f4:	d902      	bls.n	80090fc <_free_r+0x74>
 80090f6:	230c      	movs	r3, #12
 80090f8:	602b      	str	r3, [r5, #0]
 80090fa:	e7d6      	b.n	80090aa <_free_r+0x22>
 80090fc:	6820      	ldr	r0, [r4, #0]
 80090fe:	1821      	adds	r1, r4, r0
 8009100:	428b      	cmp	r3, r1
 8009102:	bf04      	itt	eq
 8009104:	6819      	ldreq	r1, [r3, #0]
 8009106:	685b      	ldreq	r3, [r3, #4]
 8009108:	6063      	str	r3, [r4, #4]
 800910a:	bf04      	itt	eq
 800910c:	1809      	addeq	r1, r1, r0
 800910e:	6021      	streq	r1, [r4, #0]
 8009110:	6054      	str	r4, [r2, #4]
 8009112:	e7ca      	b.n	80090aa <_free_r+0x22>
 8009114:	bd38      	pop	{r3, r4, r5, pc}
 8009116:	bf00      	nop
 8009118:	200014bc 	.word	0x200014bc

0800911c <__ascii_mbtowc>:
 800911c:	b082      	sub	sp, #8
 800911e:	b901      	cbnz	r1, 8009122 <__ascii_mbtowc+0x6>
 8009120:	a901      	add	r1, sp, #4
 8009122:	b142      	cbz	r2, 8009136 <__ascii_mbtowc+0x1a>
 8009124:	b14b      	cbz	r3, 800913a <__ascii_mbtowc+0x1e>
 8009126:	7813      	ldrb	r3, [r2, #0]
 8009128:	600b      	str	r3, [r1, #0]
 800912a:	7812      	ldrb	r2, [r2, #0]
 800912c:	1e10      	subs	r0, r2, #0
 800912e:	bf18      	it	ne
 8009130:	2001      	movne	r0, #1
 8009132:	b002      	add	sp, #8
 8009134:	4770      	bx	lr
 8009136:	4610      	mov	r0, r2
 8009138:	e7fb      	b.n	8009132 <__ascii_mbtowc+0x16>
 800913a:	f06f 0001 	mvn.w	r0, #1
 800913e:	e7f8      	b.n	8009132 <__ascii_mbtowc+0x16>

08009140 <fiprintf>:
 8009140:	b40e      	push	{r1, r2, r3}
 8009142:	b503      	push	{r0, r1, lr}
 8009144:	4601      	mov	r1, r0
 8009146:	ab03      	add	r3, sp, #12
 8009148:	4805      	ldr	r0, [pc, #20]	@ (8009160 <fiprintf+0x20>)
 800914a:	f853 2b04 	ldr.w	r2, [r3], #4
 800914e:	6800      	ldr	r0, [r0, #0]
 8009150:	9301      	str	r3, [sp, #4]
 8009152:	f7fe ffab 	bl	80080ac <_vfiprintf_r>
 8009156:	b002      	add	sp, #8
 8009158:	f85d eb04 	ldr.w	lr, [sp], #4
 800915c:	b003      	add	sp, #12
 800915e:	4770      	bx	lr
 8009160:	20000024 	.word	0x20000024

08009164 <__ascii_wctomb>:
 8009164:	4603      	mov	r3, r0
 8009166:	4608      	mov	r0, r1
 8009168:	b141      	cbz	r1, 800917c <__ascii_wctomb+0x18>
 800916a:	2aff      	cmp	r2, #255	@ 0xff
 800916c:	d904      	bls.n	8009178 <__ascii_wctomb+0x14>
 800916e:	228a      	movs	r2, #138	@ 0x8a
 8009170:	601a      	str	r2, [r3, #0]
 8009172:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009176:	4770      	bx	lr
 8009178:	700a      	strb	r2, [r1, #0]
 800917a:	2001      	movs	r0, #1
 800917c:	4770      	bx	lr

0800917e <abort>:
 800917e:	b508      	push	{r3, lr}
 8009180:	2006      	movs	r0, #6
 8009182:	f000 f82b 	bl	80091dc <raise>
 8009186:	2001      	movs	r0, #1
 8009188:	f7f9 f81c 	bl	80021c4 <_exit>

0800918c <_raise_r>:
 800918c:	291f      	cmp	r1, #31
 800918e:	b538      	push	{r3, r4, r5, lr}
 8009190:	4605      	mov	r5, r0
 8009192:	460c      	mov	r4, r1
 8009194:	d904      	bls.n	80091a0 <_raise_r+0x14>
 8009196:	2316      	movs	r3, #22
 8009198:	6003      	str	r3, [r0, #0]
 800919a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800919e:	bd38      	pop	{r3, r4, r5, pc}
 80091a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80091a2:	b112      	cbz	r2, 80091aa <_raise_r+0x1e>
 80091a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091a8:	b94b      	cbnz	r3, 80091be <_raise_r+0x32>
 80091aa:	4628      	mov	r0, r5
 80091ac:	f000 f830 	bl	8009210 <_getpid_r>
 80091b0:	4622      	mov	r2, r4
 80091b2:	4601      	mov	r1, r0
 80091b4:	4628      	mov	r0, r5
 80091b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091ba:	f000 b817 	b.w	80091ec <_kill_r>
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d00a      	beq.n	80091d8 <_raise_r+0x4c>
 80091c2:	1c59      	adds	r1, r3, #1
 80091c4:	d103      	bne.n	80091ce <_raise_r+0x42>
 80091c6:	2316      	movs	r3, #22
 80091c8:	6003      	str	r3, [r0, #0]
 80091ca:	2001      	movs	r0, #1
 80091cc:	e7e7      	b.n	800919e <_raise_r+0x12>
 80091ce:	2100      	movs	r1, #0
 80091d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80091d4:	4620      	mov	r0, r4
 80091d6:	4798      	blx	r3
 80091d8:	2000      	movs	r0, #0
 80091da:	e7e0      	b.n	800919e <_raise_r+0x12>

080091dc <raise>:
 80091dc:	4b02      	ldr	r3, [pc, #8]	@ (80091e8 <raise+0xc>)
 80091de:	4601      	mov	r1, r0
 80091e0:	6818      	ldr	r0, [r3, #0]
 80091e2:	f7ff bfd3 	b.w	800918c <_raise_r>
 80091e6:	bf00      	nop
 80091e8:	20000024 	.word	0x20000024

080091ec <_kill_r>:
 80091ec:	b538      	push	{r3, r4, r5, lr}
 80091ee:	4d07      	ldr	r5, [pc, #28]	@ (800920c <_kill_r+0x20>)
 80091f0:	2300      	movs	r3, #0
 80091f2:	4604      	mov	r4, r0
 80091f4:	4608      	mov	r0, r1
 80091f6:	4611      	mov	r1, r2
 80091f8:	602b      	str	r3, [r5, #0]
 80091fa:	f7f8 ffd3 	bl	80021a4 <_kill>
 80091fe:	1c43      	adds	r3, r0, #1
 8009200:	d102      	bne.n	8009208 <_kill_r+0x1c>
 8009202:	682b      	ldr	r3, [r5, #0]
 8009204:	b103      	cbz	r3, 8009208 <_kill_r+0x1c>
 8009206:	6023      	str	r3, [r4, #0]
 8009208:	bd38      	pop	{r3, r4, r5, pc}
 800920a:	bf00      	nop
 800920c:	200014c0 	.word	0x200014c0

08009210 <_getpid_r>:
 8009210:	f7f8 bfc0 	b.w	8002194 <_getpid>

08009214 <sqrtf>:
 8009214:	b508      	push	{r3, lr}
 8009216:	ed2d 8b02 	vpush	{d8}
 800921a:	eeb0 8a40 	vmov.f32	s16, s0
 800921e:	f000 f817 	bl	8009250 <__ieee754_sqrtf>
 8009222:	eeb4 8a48 	vcmp.f32	s16, s16
 8009226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800922a:	d60c      	bvs.n	8009246 <sqrtf+0x32>
 800922c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800924c <sqrtf+0x38>
 8009230:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009238:	d505      	bpl.n	8009246 <sqrtf+0x32>
 800923a:	f7fe f891 	bl	8007360 <__errno>
 800923e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009242:	2321      	movs	r3, #33	@ 0x21
 8009244:	6003      	str	r3, [r0, #0]
 8009246:	ecbd 8b02 	vpop	{d8}
 800924a:	bd08      	pop	{r3, pc}
 800924c:	00000000 	.word	0x00000000

08009250 <__ieee754_sqrtf>:
 8009250:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009254:	4770      	bx	lr
	...

08009258 <_init>:
 8009258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925a:	bf00      	nop
 800925c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800925e:	bc08      	pop	{r3}
 8009260:	469e      	mov	lr, r3
 8009262:	4770      	bx	lr

08009264 <_fini>:
 8009264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009266:	bf00      	nop
 8009268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800926a:	bc08      	pop	{r3}
 800926c:	469e      	mov	lr, r3
 800926e:	4770      	bx	lr
