{"vcs1":{"timestamp_begin":1750778207.694917105, "rt":8.69, "ut":8.27, "st":0.36}}
{"vcselab":{"timestamp_begin":1750778216.476435924, "rt":0.34, "ut":0.24, "st":0.07}}
{"link":{"timestamp_begin":1750778216.890998274, "rt":0.64, "ut":0.44, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750778207.077191440}
{"VCS_COMP_START_TIME": 1750778207.077191440}
{"VCS_COMP_END_TIME": 1750778217.616585886}
{"VCS_USER_OPTIONS": "-full64 -licqueue +incdir+/apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/uvm.sv /apps/vcsmx/vcs/U-2023.03-SP2//etc/uvm-1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -timescale=1ns/1ns +vcs+flush+all +warn=all -sverilog design.sv testbench.sv"}
{"vcs1": {"peak_mem": 386304}}
{"vcselab": {"peak_mem": 217308}}
