// Seed: 549894698
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_2 = ~id_1;
    id_3 <= 1;
  end
endmodule
module module_1;
  bit id_1 = id_1;
  assign id_2 = -1 << id_1;
  always id_1 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_3;
  id_4(
      -1, -1'h0, id_5[-1], -1'b0
  );
endmodule
