#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan  8 13:16:12 2025
# Process ID: 10984
# Current directory: D:/Labs/semester_7/POCP/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11660 D:\Labs\semester_7\POCP\Lab3\Lab3.xpr
# Log file: D:/Labs/semester_7/POCP/Lab3/vivado.log
# Journal file: D:/Labs/semester_7/POCP/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Labs/semester_7/POCP/Lab3/Lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property top JK_flip_flop [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: JK_flip_flop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1057.367 ; gain = 109.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'JK_flip_flop' [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/JK_flip_flop_behavioral.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'JK_flip_flop' (1#1) [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/JK_flip_flop_behavioral.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.367 ; gain = 109.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.367 ; gain = 109.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1057.367 ; gain = 109.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1432.805 ; gain = 484.680
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1432.805 ; gain = 484.680
set_property top RS_flip_flop [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1444.469 ; gain = 1.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS_flip_flop' [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_flip_flop_behavioral.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'RS_flip_flop' (1#1) [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_flip_flop_behavioral.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.832 ; gain = 41.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.832 ; gain = 41.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.832 ; gain = 41.617
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.832 ; gain = 41.617
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1484.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS_flip_flop' [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_flip_flop_behavioral.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'RS_flip_flop' (1#1) [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_flip_flop_behavioral.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1488.395 ; gain = 3.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1488.395 ; gain = 3.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1488.395 ; gain = 3.562
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1488.395 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RS_flip_flop' [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_flip_flop_behavioral.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'RS_flip_flop' (1#1) [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/sources_1/new/RS_flip_flop_behavioral.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1509.836 ; gain = 21.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1509.836 ; gain = 21.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1509.836 ; gain = 21.441
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab3/Lab3.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.852 ; gain = 29.457
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 13:28:17 2025...
