<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p650" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_650{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_650{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_650{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_650{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_650{left:80px;bottom:874px;letter-spacing:0.16px;}
#t6_650{left:145px;bottom:874px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t7_650{left:145px;bottom:847px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_650{left:145px;bottom:830px;letter-spacing:-0.11px;}
#t9_650{left:145px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#ta_650{left:311px;bottom:815px;letter-spacing:-0.01px;}
#tb_650{left:401px;bottom:814px;letter-spacing:-0.11px;word-spacing:-0.57px;}
#tc_650{left:145px;bottom:797px;letter-spacing:-0.11px;}
#td_650{left:145px;bottom:769px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_650{left:145px;bottom:753px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tf_650{left:145px;bottom:736px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tg_650{left:145px;bottom:719px;letter-spacing:-0.11px;}
#th_650{left:145px;bottom:702px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#ti_650{left:145px;bottom:685px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tj_650{left:145px;bottom:669px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tk_650{left:145px;bottom:641px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tl_650{left:145px;bottom:624px;letter-spacing:-0.11px;}
#tm_650{left:145px;bottom:607px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tn_650{left:145px;bottom:591px;letter-spacing:-0.12px;}
#to_650{left:145px;bottom:563px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tp_650{left:145px;bottom:534px;}
#tq_650{left:182px;bottom:534px;letter-spacing:-0.13px;word-spacing:-0.14px;}
#tr_650{left:182px;bottom:517px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#ts_650{left:145px;bottom:488px;}
#tt_650{left:182px;bottom:488px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#tu_650{left:182px;bottom:471px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tv_650{left:612px;bottom:471px;letter-spacing:-0.19px;word-spacing:0.13px;}
#tw_650{left:182px;bottom:455px;letter-spacing:-0.23px;word-spacing:0.07px;}
#tx_650{left:274px;bottom:455px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#ty_650{left:145px;bottom:427px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tz_650{left:145px;bottom:410px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_650{left:145px;bottom:394px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t11_650{left:145px;bottom:366px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t12_650{left:453px;bottom:366px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t13_650{left:594px;bottom:366px;}

.s1_650{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_650{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_650{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_650{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_650{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_650{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts650" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg650Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg650" style="-webkit-user-select: none;"><object width="825" height="990" data="650/650.svg" type="image/svg+xml" id="pdf650" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_650" class="t s1_650">Introduction to Memory and System Architectures </span>
<span id="t2_650" class="t s2_650">B1-6 </span><span id="t3_650" class="t s1_650">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_650" class="t s2_650">ARM DDI 0100I </span>
<span id="t5_650" class="t s3_650">B1.3 </span><span id="t6_650" class="t s3_650">L1 cache </span>
<span id="t7_650" class="t s4_650">Before ARMv6, ARM caches were normally implemented as virtually addressed caches, with virtual </span>
<span id="t8_650" class="t s4_650">indexing and virtual address tags. With this model, physical pages were only mapped into a single virtual </span>
<span id="t9_650" class="t s4_650">page, otherwise the result was </span><span id="ta_650" class="t s5_650">UNPREDICTABLE</span><span id="tb_650" class="t s4_650">. These implementations did not provide coherence between </span>
<span id="tc_650" class="t s4_650">multiple virtual copies of a single physical page. </span>
<span id="td_650" class="t s4_650">ARMv6 specifies a cache architecture where the expected behavior is that normally associated with </span>
<span id="te_650" class="t s4_650">physically tagged caches. The ARMv6 L1 cache architecture is designed to reduce the requirement for </span>
<span id="tf_650" class="t s4_650">cache clean and/or invalidation on a context switch, and to support multiple virtual address aliases to a </span>
<span id="tg_650" class="t s4_650">particular memory location. Flexibility on the size, associativity or organization of the caches within this </span>
<span id="th_650" class="t s4_650">subsystem is provided in the Coprocessor System Control Register (CP15). The cache organization may be </span>
<span id="ti_650" class="t s4_650">a Harvard architecture with separate instruction and data caches, or a von Neumann architecture with a </span>
<span id="tj_650" class="t s4_650">single, unified cache. </span>
<span id="tk_650" class="t s4_650">In a Harvard architecture, an implementation does not need to include hardware support for coherency </span>
<span id="tl_650" class="t s4_650">between the Instruction and Data caches. Where such support would be required, for example, in the case </span>
<span id="tm_650" class="t s4_650">of self-modifying code, the software must make use of the cache cleaning instructions to avoid such </span>
<span id="tn_650" class="t s4_650">problems. </span>
<span id="to_650" class="t s4_650">An ARMv6 L1 cache must appear to software to behave as follows: </span>
<span id="tp_650" class="t s4_650">• </span><span id="tq_650" class="t s4_650">the entries in the cache do not need to be cleaned and/or invalidated by software for different virtual </span>
<span id="tr_650" class="t s4_650">to physical mappings </span>
<span id="ts_650" class="t s4_650">• </span><span id="tt_650" class="t s4_650">aliases to the same physical address may exist in memory regions that are described in the page tables </span>
<span id="tu_650" class="t s4_650">as being cacheable, subject to the restrictions for 4KB small pages outlined in </span><span id="tv_650" class="t s6_650">Restrictions on Page </span>
<span id="tw_650" class="t s6_650">Table Mappings </span><span id="tx_650" class="t s4_650">on page B6-11. </span>
<span id="ty_650" class="t s4_650">Caches can be implemented with virtual or physical addressing (including indexing) provided these </span>
<span id="tz_650" class="t s4_650">behavior requirements are met. ARMv6 L1 cache management uses virtual addresses, which is consistent </span>
<span id="t10_650" class="t s4_650">with earlier architecture guidelines and implementations. </span>
<span id="t11_650" class="t s4_650">For architecture details on the L1 cache see Chapter B6 </span><span id="t12_650" class="t s6_650">Caches and Write Buffers</span><span id="t13_650" class="t s4_650">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
