

================================================================
== Vitis HLS Report for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'
================================================================
* Date:           Tue May 27 01:50:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50179|    50179|  0.201 ms|  0.201 ms|  50179|  50179|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3  |    50177|    50177|         3|          1|          1|  50176|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      280|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      593|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      593|      370|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_476_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln112_fu_464_p2        |         +|   0|  0|  23|          16|           1|
    |add_ln113_1_fu_496_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln113_fu_564_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln114_1_fu_839_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln114_fu_833_p2        |         +|   0|  0|  15|           8|           5|
    |add_ln133_1_fu_673_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln133_fu_627_p2        |         +|   0|  0|  22|          15|          15|
    |sub_ln133_1_fu_653_p2      |         -|   0|  0|  16|          16|          16|
    |sub_ln133_fu_613_p2        |         -|   0|  0|  21|          14|          14|
    |and_ln112_fu_558_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_fu_458_p2       |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln113_fu_482_p2       |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln114_fu_552_p2       |      icmp|   0|  0|  12|           4|           3|
    |or_ln113_fu_570_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln112_1_fu_488_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln112_fu_540_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln113_1_fu_583_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln113_2_fu_502_p3   |    select|   0|  0|  12|           1|           1|
    |select_ln113_fu_575_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln114_fu_845_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_547_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 280|         157|         124|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i0_fu_194                |   9|          2|    5|         10|
    |i1_fu_186                |   9|          2|    8|         16|
    |i2_fu_178                |   9|          2|    8|         16|
    |indvar_flatten13_fu_198  |   9|          2|   16|         32|
    |indvar_flatten_fu_190    |   9|          2|   12|         24|
    |indvar_fu_182            |   9|          2|    4|          8|
    |kernel_output_blk_n_R    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln133_1_reg_1015              |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i0_fu_194                         |   5|   0|    5|          0|
    |i1_fu_186                         |   8|   0|    8|          0|
    |i2_fu_178                         |   8|   0|    8|          0|
    |icmp_ln113_reg_1002               |   1|   0|    1|          0|
    |indvar_flatten13_fu_198           |  16|   0|   16|          0|
    |indvar_flatten_fu_190             |  12|   0|   12|          0|
    |indvar_fu_182                     |   4|   0|    4|          0|
    |select_ln112_1_reg_1009           |   5|   0|    5|          0|
    |trunc_ln126_10_reg_1075           |  32|   0|   32|          0|
    |trunc_ln126_11_reg_1080           |  32|   0|   32|          0|
    |trunc_ln126_12_reg_1085           |  32|   0|   32|          0|
    |trunc_ln126_13_reg_1090           |  32|   0|   32|          0|
    |trunc_ln126_14_reg_1095           |  32|   0|   32|          0|
    |trunc_ln126_1_reg_1025            |  32|   0|   32|          0|
    |trunc_ln126_2_reg_1030            |  32|   0|   32|          0|
    |trunc_ln126_3_reg_1035            |  32|   0|   32|          0|
    |trunc_ln126_4_reg_1040            |  32|   0|   32|          0|
    |trunc_ln126_5_reg_1045            |  32|   0|   32|          0|
    |trunc_ln126_6_reg_1050            |  32|   0|   32|          0|
    |trunc_ln126_7_reg_1055            |  32|   0|   32|          0|
    |trunc_ln126_8_reg_1060            |  32|   0|   32|          0|
    |trunc_ln126_9_reg_1065            |  32|   0|   32|          0|
    |trunc_ln126_reg_1020              |  32|   0|   32|          0|
    |trunc_ln126_s_reg_1070            |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 593|   0|  593|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3|  return value|
|m_axi_kernel_output_AWVALID   |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWREADY   |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWADDR    |  out|   64|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWID      |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWLEN     |  out|   32|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWSIZE    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWBURST   |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWLOCK    |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWCACHE   |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWPROT    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWQOS     |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWREGION  |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_AWUSER    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WVALID    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WREADY    |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WDATA     |  out|  512|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WSTRB     |  out|   64|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WLAST     |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WID       |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_WUSER     |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARVALID   |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARREADY   |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARADDR    |  out|   64|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARID      |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARLEN     |  out|   32|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARSIZE    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARBURST   |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARLOCK    |  out|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARCACHE   |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARPROT    |  out|    3|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARQOS     |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARREGION  |  out|    4|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_ARUSER    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RVALID    |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RREADY    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RDATA     |   in|  512|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RLAST     |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RID       |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RFIFONUM  |   in|    9|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RUSER     |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_RRESP     |   in|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BVALID    |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BREADY    |  out|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BRESP     |   in|    2|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BID       |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|m_axi_kernel_output_BUSER     |   in|    1|       m_axi|                                                               kernel_output|       pointer|
|sext_ln112                    |   in|   58|     ap_none|                                                                  sext_ln112|        scalar|
|output_0_address0             |  out|   16|   ap_memory|                                                                    output_0|         array|
|output_0_ce0                  |  out|    1|   ap_memory|                                                                    output_0|         array|
|output_0_we0                  |  out|    1|   ap_memory|                                                                    output_0|         array|
|output_0_d0                   |  out|   32|   ap_memory|                                                                    output_0|         array|
|output_1_address0             |  out|   16|   ap_memory|                                                                    output_1|         array|
|output_1_ce0                  |  out|    1|   ap_memory|                                                                    output_1|         array|
|output_1_we0                  |  out|    1|   ap_memory|                                                                    output_1|         array|
|output_1_d0                   |  out|   32|   ap_memory|                                                                    output_1|         array|
|output_2_address0             |  out|   16|   ap_memory|                                                                    output_2|         array|
|output_2_ce0                  |  out|    1|   ap_memory|                                                                    output_2|         array|
|output_2_we0                  |  out|    1|   ap_memory|                                                                    output_2|         array|
|output_2_d0                   |  out|   32|   ap_memory|                                                                    output_2|         array|
|output_3_address0             |  out|   16|   ap_memory|                                                                    output_3|         array|
|output_3_ce0                  |  out|    1|   ap_memory|                                                                    output_3|         array|
|output_3_we0                  |  out|    1|   ap_memory|                                                                    output_3|         array|
|output_3_d0                   |  out|   32|   ap_memory|                                                                    output_3|         array|
|output_4_address0             |  out|   16|   ap_memory|                                                                    output_4|         array|
|output_4_ce0                  |  out|    1|   ap_memory|                                                                    output_4|         array|
|output_4_we0                  |  out|    1|   ap_memory|                                                                    output_4|         array|
|output_4_d0                   |  out|   32|   ap_memory|                                                                    output_4|         array|
|output_5_address0             |  out|   16|   ap_memory|                                                                    output_5|         array|
|output_5_ce0                  |  out|    1|   ap_memory|                                                                    output_5|         array|
|output_5_we0                  |  out|    1|   ap_memory|                                                                    output_5|         array|
|output_5_d0                   |  out|   32|   ap_memory|                                                                    output_5|         array|
|output_6_address0             |  out|   16|   ap_memory|                                                                    output_6|         array|
|output_6_ce0                  |  out|    1|   ap_memory|                                                                    output_6|         array|
|output_6_we0                  |  out|    1|   ap_memory|                                                                    output_6|         array|
|output_6_d0                   |  out|   32|   ap_memory|                                                                    output_6|         array|
|output_7_address0             |  out|   16|   ap_memory|                                                                    output_7|         array|
|output_7_ce0                  |  out|    1|   ap_memory|                                                                    output_7|         array|
|output_7_we0                  |  out|    1|   ap_memory|                                                                    output_7|         array|
|output_7_d0                   |  out|   32|   ap_memory|                                                                    output_7|         array|
|output_8_address0             |  out|   16|   ap_memory|                                                                    output_8|         array|
|output_8_ce0                  |  out|    1|   ap_memory|                                                                    output_8|         array|
|output_8_we0                  |  out|    1|   ap_memory|                                                                    output_8|         array|
|output_8_d0                   |  out|   32|   ap_memory|                                                                    output_8|         array|
|output_9_address0             |  out|   16|   ap_memory|                                                                    output_9|         array|
|output_9_ce0                  |  out|    1|   ap_memory|                                                                    output_9|         array|
|output_9_we0                  |  out|    1|   ap_memory|                                                                    output_9|         array|
|output_9_d0                   |  out|   32|   ap_memory|                                                                    output_9|         array|
|output_10_address0            |  out|   16|   ap_memory|                                                                   output_10|         array|
|output_10_ce0                 |  out|    1|   ap_memory|                                                                   output_10|         array|
|output_10_we0                 |  out|    1|   ap_memory|                                                                   output_10|         array|
|output_10_d0                  |  out|   32|   ap_memory|                                                                   output_10|         array|
|output_11_address0            |  out|   16|   ap_memory|                                                                   output_11|         array|
|output_11_ce0                 |  out|    1|   ap_memory|                                                                   output_11|         array|
|output_11_we0                 |  out|    1|   ap_memory|                                                                   output_11|         array|
|output_11_d0                  |  out|   32|   ap_memory|                                                                   output_11|         array|
|output_12_address0            |  out|   16|   ap_memory|                                                                   output_12|         array|
|output_12_ce0                 |  out|    1|   ap_memory|                                                                   output_12|         array|
|output_12_we0                 |  out|    1|   ap_memory|                                                                   output_12|         array|
|output_12_d0                  |  out|   32|   ap_memory|                                                                   output_12|         array|
|output_13_address0            |  out|   16|   ap_memory|                                                                   output_13|         array|
|output_13_ce0                 |  out|    1|   ap_memory|                                                                   output_13|         array|
|output_13_we0                 |  out|    1|   ap_memory|                                                                   output_13|         array|
|output_13_d0                  |  out|   32|   ap_memory|                                                                   output_13|         array|
|output_14_address0            |  out|   16|   ap_memory|                                                                   output_14|         array|
|output_14_ce0                 |  out|    1|   ap_memory|                                                                   output_14|         array|
|output_14_we0                 |  out|    1|   ap_memory|                                                                   output_14|         array|
|output_14_d0                  |  out|   32|   ap_memory|                                                                   output_14|         array|
|output_15_address0            |  out|   16|   ap_memory|                                                                   output_15|         array|
|output_15_ce0                 |  out|    1|   ap_memory|                                                                   output_15|         array|
|output_15_we0                 |  out|    1|   ap_memory|                                                                   output_15|         array|
|output_15_d0                  |  out|   32|   ap_memory|                                                                   output_15|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:114]   --->   Operation 6 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 7 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:113]   --->   Operation 8 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:112]   --->   Operation 10 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln112_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln112"   --->   Operation 12 'read' 'sext_ln112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln112_cast = sext i58 %sext_ln112_read"   --->   Operation 13 'sext' 'sext_ln112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_9, void @empty_12, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten13"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 0, i5 %i0" [cnn.cpp:112]   --->   Operation 16 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln113 = store i8 0, i8 %i1" [cnn.cpp:113]   --->   Operation 18 'store' 'store_ln113' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln114 = store i8 0, i8 %i2" [cnn.cpp:114]   --->   Operation 20 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i16 %indvar_flatten13" [cnn.cpp:112]   --->   Operation 22 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i16 %indvar_flatten13_load, i16 50176" [cnn.cpp:112]   --->   Operation 23 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln112 = add i16 %indvar_flatten13_load, i16 1" [cnn.cpp:112]   --->   Operation 24 'add' 'add_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc144, void %for.end146.exitStub" [cnn.cpp:112]   --->   Operation 25 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [cnn.cpp:113]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i0_load = load i5 %i0" [cnn.cpp:112]   --->   Operation 27 'load' 'i0_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln112_1 = add i5 %i0_load, i5 1" [cnn.cpp:112]   --->   Operation 28 'add' 'add_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.74ns)   --->   "%icmp_ln113 = icmp_eq  i12 %indvar_flatten_load, i12 3136" [cnn.cpp:113]   --->   Operation 29 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln112_1 = select i1 %icmp_ln113, i5 %add_ln112_1, i5 %i0_load" [cnn.cpp:112]   --->   Operation 30 'select' 'select_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.74ns)   --->   "%add_ln113_1 = add i12 %indvar_flatten_load, i12 1" [cnn.cpp:113]   --->   Operation 31 'add' 'add_ln113_1' <Predicate = (!icmp_ln112)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.29ns)   --->   "%select_ln113_2 = select i1 %icmp_ln113, i12 1, i12 %add_ln113_1" [cnn.cpp:113]   --->   Operation 32 'select' 'select_ln113_2' <Predicate = (!icmp_ln112)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln112 = store i16 %add_ln112, i16 %indvar_flatten13" [cnn.cpp:112]   --->   Operation 33 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 %select_ln112_1, i5 %i0" [cnn.cpp:112]   --->   Operation 34 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln113 = store i12 %select_ln113_2, i12 %indvar_flatten" [cnn.cpp:113]   --->   Operation 35 'store' 'store_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i2_load = load i8 %i2" [cnn.cpp:113]   --->   Operation 36 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_load = load i4 %indvar" [cnn.cpp:114]   --->   Operation 37 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [cnn.cpp:112]   --->   Operation 38 'load' 'i1_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_output_addr = getelementptr i512 %kernel_output, i64 %sext_ln112_cast" [cnn.cpp:112]   --->   Operation 39 'getelementptr' 'kernel_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln112 = select i1 %icmp_ln113, i8 0, i8 %i1_load" [cnn.cpp:112]   --->   Operation 40 'select' 'select_ln112' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%xor_ln112 = xor i1 %icmp_ln113, i1 1" [cnn.cpp:112]   --->   Operation 41 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.70ns)   --->   "%icmp_ln114 = icmp_eq  i4 %indvar_load, i4 14" [cnn.cpp:114]   --->   Operation 42 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112 = and i1 %icmp_ln114, i1 %xor_ln112" [cnn.cpp:112]   --->   Operation 43 'and' 'and_ln112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln113 = add i8 %select_ln112, i8 1" [cnn.cpp:113]   --->   Operation 44 'add' 'add_ln113' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.12ns)   --->   "%or_ln113 = or i1 %and_ln112, i1 %icmp_ln113" [cnn.cpp:113]   --->   Operation 45 'or' 'or_ln113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.30ns)   --->   "%select_ln113 = select i1 %or_ln113, i8 0, i8 %i2_load" [cnn.cpp:113]   --->   Operation 46 'select' 'select_ln113' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.30ns)   --->   "%select_ln113_1 = select i1 %and_ln112, i8 %add_ln113, i8 %select_ln112" [cnn.cpp:113]   --->   Operation 47 'select' 'select_ln113_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %select_ln112_1, i8 0" [cnn.cpp:133]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i13 %tmp" [cnn.cpp:133]   --->   Operation 49 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln112_1, i5 0" [cnn.cpp:133]   --->   Operation 50 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i10 %tmp_6" [cnn.cpp:133]   --->   Operation 51 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.75ns)   --->   "%sub_ln133 = sub i14 %zext_ln133, i14 %zext_ln133_1" [cnn.cpp:133]   --->   Operation 52 'sub' 'sub_ln133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i14 %sub_ln133" [cnn.cpp:113]   --->   Operation 53 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i8 %select_ln113_1" [cnn.cpp:133]   --->   Operation 54 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln133 = add i15 %sext_ln113, i15 %zext_ln133_2" [cnn.cpp:133]   --->   Operation 55 'add' 'add_ln133' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i15 %add_ln133" [cnn.cpp:133]   --->   Operation 56 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln133, i4 0" [cnn.cpp:133]   --->   Operation 57 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %add_ln133, i1 0" [cnn.cpp:133]   --->   Operation 58 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln133_1 = sub i16 %tmp_7, i16 %tmp_8" [cnn.cpp:133]   --->   Operation 59 'sub' 'sub_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln113, i32 4, i32 7" [cnn.cpp:114]   --->   Operation 60 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i4 %lshr_ln" [cnn.cpp:133]   --->   Operation 61 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln133_1 = add i16 %sub_ln133_1, i16 %zext_ln133_3" [cnn.cpp:133]   --->   Operation 62 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (2.92ns)   --->   "%kernel_output_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %kernel_output_addr" [cnn.cpp:126]   --->   Operation 63 'read' 'kernel_output_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i512 %kernel_output_addr_read" [cnn.cpp:126]   --->   Operation 64 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 32, i32 63" [cnn.cpp:126]   --->   Operation 65 'partselect' 'trunc_ln126_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 64, i32 95" [cnn.cpp:126]   --->   Operation 66 'partselect' 'trunc_ln126_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 96, i32 127" [cnn.cpp:126]   --->   Operation 67 'partselect' 'trunc_ln126_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 128, i32 159" [cnn.cpp:126]   --->   Operation 68 'partselect' 'trunc_ln126_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 160, i32 191" [cnn.cpp:126]   --->   Operation 69 'partselect' 'trunc_ln126_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 192, i32 223" [cnn.cpp:126]   --->   Operation 70 'partselect' 'trunc_ln126_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 224, i32 255" [cnn.cpp:126]   --->   Operation 71 'partselect' 'trunc_ln126_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln126_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 256, i32 287" [cnn.cpp:126]   --->   Operation 72 'partselect' 'trunc_ln126_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln126_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 288, i32 319" [cnn.cpp:126]   --->   Operation 73 'partselect' 'trunc_ln126_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln126_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 320, i32 351" [cnn.cpp:126]   --->   Operation 74 'partselect' 'trunc_ln126_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln126_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 352, i32 383" [cnn.cpp:126]   --->   Operation 75 'partselect' 'trunc_ln126_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln126_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 384, i32 415" [cnn.cpp:126]   --->   Operation 76 'partselect' 'trunc_ln126_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln126_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 416, i32 447" [cnn.cpp:126]   --->   Operation 77 'partselect' 'trunc_ln126_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln126_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 448, i32 479" [cnn.cpp:126]   --->   Operation 78 'partselect' 'trunc_ln126_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln126_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %kernel_output_addr_read, i32 480, i32 511" [cnn.cpp:126]   --->   Operation 79 'partselect' 'trunc_ln126_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln114 = add i8 %select_ln113, i8 16" [cnn.cpp:114]   --->   Operation 80 'add' 'add_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln114_1 = add i4 %indvar_load, i4 1" [cnn.cpp:114]   --->   Operation 81 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.35ns)   --->   "%select_ln114 = select i1 %or_ln113, i4 1, i4 %add_ln114_1" [cnn.cpp:114]   --->   Operation 82 'select' 'select_ln114' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln113 = store i8 %select_ln113_1, i8 %i1" [cnn.cpp:113]   --->   Operation 83 'store' 'store_ln113' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln114 = store i4 %select_ln114, i4 %indvar" [cnn.cpp:114]   --->   Operation 84 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln114 = store i8 %add_ln114, i8 %i2" [cnn.cpp:114]   --->   Operation 85 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [cnn.cpp:120]   --->   Operation 88 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i16 %add_ln133_1" [cnn.cpp:133]   --->   Operation 89 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln133_4" [cnn.cpp:133]   --->   Operation 90 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln133_4" [cnn.cpp:134]   --->   Operation 91 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln133_4" [cnn.cpp:135]   --->   Operation 92 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln133_4" [cnn.cpp:136]   --->   Operation 93 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln133_4" [cnn.cpp:137]   --->   Operation 94 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln133_4" [cnn.cpp:138]   --->   Operation 95 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln133_4" [cnn.cpp:139]   --->   Operation 96 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln133_4" [cnn.cpp:140]   --->   Operation 97 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln133_4" [cnn.cpp:141]   --->   Operation 98 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln133_4" [cnn.cpp:142]   --->   Operation 99 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln133_4" [cnn.cpp:143]   --->   Operation 100 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln133_4" [cnn.cpp:144]   --->   Operation 101 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln133_4" [cnn.cpp:145]   --->   Operation 102 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln133_4" [cnn.cpp:146]   --->   Operation 103 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln133_4" [cnn.cpp:147]   --->   Operation 104 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln133_4" [cnn.cpp:148]   --->   Operation 105 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %trunc_ln126" [cnn.cpp:126]   --->   Operation 106 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln126_1 = bitcast i32 %trunc_ln126_1" [cnn.cpp:126]   --->   Operation 107 'bitcast' 'bitcast_ln126_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln126_2 = bitcast i32 %trunc_ln126_2" [cnn.cpp:126]   --->   Operation 108 'bitcast' 'bitcast_ln126_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln126_3 = bitcast i32 %trunc_ln126_3" [cnn.cpp:126]   --->   Operation 109 'bitcast' 'bitcast_ln126_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln126_4 = bitcast i32 %trunc_ln126_4" [cnn.cpp:126]   --->   Operation 110 'bitcast' 'bitcast_ln126_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln126_5 = bitcast i32 %trunc_ln126_5" [cnn.cpp:126]   --->   Operation 111 'bitcast' 'bitcast_ln126_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln126_6 = bitcast i32 %trunc_ln126_6" [cnn.cpp:126]   --->   Operation 112 'bitcast' 'bitcast_ln126_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln126_7 = bitcast i32 %trunc_ln126_7" [cnn.cpp:126]   --->   Operation 113 'bitcast' 'bitcast_ln126_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln126_8 = bitcast i32 %trunc_ln126_8" [cnn.cpp:126]   --->   Operation 114 'bitcast' 'bitcast_ln126_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln126_9 = bitcast i32 %trunc_ln126_9" [cnn.cpp:126]   --->   Operation 115 'bitcast' 'bitcast_ln126_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln126_10 = bitcast i32 %trunc_ln126_s" [cnn.cpp:126]   --->   Operation 116 'bitcast' 'bitcast_ln126_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln126_11 = bitcast i32 %trunc_ln126_10" [cnn.cpp:126]   --->   Operation 117 'bitcast' 'bitcast_ln126_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln126_12 = bitcast i32 %trunc_ln126_11" [cnn.cpp:126]   --->   Operation 118 'bitcast' 'bitcast_ln126_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln126_13 = bitcast i32 %trunc_ln126_12" [cnn.cpp:126]   --->   Operation 119 'bitcast' 'bitcast_ln126_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln126_14 = bitcast i32 %trunc_ln126_13" [cnn.cpp:126]   --->   Operation 120 'bitcast' 'bitcast_ln126_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln126_15 = bitcast i32 %trunc_ln126_14" [cnn.cpp:126]   --->   Operation 121 'bitcast' 'bitcast_ln126_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.24ns)   --->   "%store_ln133 = store i32 %bitcast_ln126, i16 %output_0_addr" [cnn.cpp:133]   --->   Operation 122 'store' 'store_ln133' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 123 [1/1] (1.24ns)   --->   "%store_ln134 = store i32 %bitcast_ln126_1, i16 %output_1_addr" [cnn.cpp:134]   --->   Operation 123 'store' 'store_ln134' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 124 [1/1] (1.24ns)   --->   "%store_ln135 = store i32 %bitcast_ln126_2, i16 %output_2_addr" [cnn.cpp:135]   --->   Operation 124 'store' 'store_ln135' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 125 [1/1] (1.24ns)   --->   "%store_ln136 = store i32 %bitcast_ln126_3, i16 %output_3_addr" [cnn.cpp:136]   --->   Operation 125 'store' 'store_ln136' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 126 [1/1] (1.24ns)   --->   "%store_ln137 = store i32 %bitcast_ln126_4, i16 %output_4_addr" [cnn.cpp:137]   --->   Operation 126 'store' 'store_ln137' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 127 [1/1] (1.24ns)   --->   "%store_ln138 = store i32 %bitcast_ln126_5, i16 %output_5_addr" [cnn.cpp:138]   --->   Operation 127 'store' 'store_ln138' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 128 [1/1] (1.24ns)   --->   "%store_ln139 = store i32 %bitcast_ln126_6, i16 %output_6_addr" [cnn.cpp:139]   --->   Operation 128 'store' 'store_ln139' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 129 [1/1] (1.24ns)   --->   "%store_ln140 = store i32 %bitcast_ln126_7, i16 %output_7_addr" [cnn.cpp:140]   --->   Operation 129 'store' 'store_ln140' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 130 [1/1] (1.24ns)   --->   "%store_ln141 = store i32 %bitcast_ln126_8, i16 %output_8_addr" [cnn.cpp:141]   --->   Operation 130 'store' 'store_ln141' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 131 [1/1] (1.24ns)   --->   "%store_ln142 = store i32 %bitcast_ln126_9, i16 %output_9_addr" [cnn.cpp:142]   --->   Operation 131 'store' 'store_ln142' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 132 [1/1] (1.24ns)   --->   "%store_ln143 = store i32 %bitcast_ln126_10, i16 %output_10_addr" [cnn.cpp:143]   --->   Operation 132 'store' 'store_ln143' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 133 [1/1] (1.24ns)   --->   "%store_ln144 = store i32 %bitcast_ln126_11, i16 %output_11_addr" [cnn.cpp:144]   --->   Operation 133 'store' 'store_ln144' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 134 [1/1] (1.24ns)   --->   "%store_ln145 = store i32 %bitcast_ln126_12, i16 %output_12_addr" [cnn.cpp:145]   --->   Operation 134 'store' 'store_ln145' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 135 [1/1] (1.24ns)   --->   "%store_ln146 = store i32 %bitcast_ln126_13, i16 %output_13_addr" [cnn.cpp:146]   --->   Operation 135 'store' 'store_ln146' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 136 [1/1] (1.24ns)   --->   "%store_ln147 = store i32 %bitcast_ln126_14, i16 %output_14_addr" [cnn.cpp:147]   --->   Operation 136 'store' 'store_ln147' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 137 [1/1] (1.24ns)   --->   "%store_ln148 = store i32 %bitcast_ln126_15, i16 %output_15_addr" [cnn.cpp:148]   --->   Operation 137 'store' 'store_ln148' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50176> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc" [cnn.cpp:114]   --->   Operation 138 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln112]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                      (alloca           ) [ 01110]
indvar                  (alloca           ) [ 01110]
i1                      (alloca           ) [ 01110]
indvar_flatten          (alloca           ) [ 01100]
i0                      (alloca           ) [ 01100]
indvar_flatten13        (alloca           ) [ 01100]
sext_ln112_read         (read             ) [ 00000]
sext_ln112_cast         (sext             ) [ 01110]
specinterface_ln0       (specinterface    ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln112             (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln113             (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln114             (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
indvar_flatten13_load   (load             ) [ 00000]
icmp_ln112              (icmp             ) [ 01110]
add_ln112               (add              ) [ 00000]
br_ln112                (br               ) [ 00000]
indvar_flatten_load     (load             ) [ 00000]
i0_load                 (load             ) [ 00000]
add_ln112_1             (add              ) [ 00000]
icmp_ln113              (icmp             ) [ 01010]
select_ln112_1          (select           ) [ 01010]
add_ln113_1             (add              ) [ 00000]
select_ln113_2          (select           ) [ 00000]
store_ln112             (store            ) [ 00000]
store_ln112             (store            ) [ 00000]
store_ln113             (store            ) [ 00000]
i2_load                 (load             ) [ 00000]
indvar_load             (load             ) [ 00000]
i1_load                 (load             ) [ 00000]
kernel_output_addr      (getelementptr    ) [ 00000]
select_ln112            (select           ) [ 00000]
xor_ln112               (xor              ) [ 00000]
icmp_ln114              (icmp             ) [ 00000]
and_ln112               (and              ) [ 00000]
add_ln113               (add              ) [ 00000]
or_ln113                (or               ) [ 00000]
select_ln113            (select           ) [ 00000]
select_ln113_1          (select           ) [ 00000]
tmp                     (bitconcatenate   ) [ 00000]
zext_ln133              (zext             ) [ 00000]
tmp_6                   (bitconcatenate   ) [ 00000]
zext_ln133_1            (zext             ) [ 00000]
sub_ln133               (sub              ) [ 00000]
sext_ln113              (sext             ) [ 00000]
zext_ln133_2            (zext             ) [ 00000]
add_ln133               (add              ) [ 00000]
trunc_ln133             (trunc            ) [ 00000]
tmp_7                   (bitconcatenate   ) [ 00000]
tmp_8                   (bitconcatenate   ) [ 00000]
sub_ln133_1             (sub              ) [ 00000]
lshr_ln                 (partselect       ) [ 00000]
zext_ln133_3            (zext             ) [ 00000]
add_ln133_1             (add              ) [ 01001]
kernel_output_addr_read (read             ) [ 00000]
trunc_ln126             (trunc            ) [ 01001]
trunc_ln126_1           (partselect       ) [ 01001]
trunc_ln126_2           (partselect       ) [ 01001]
trunc_ln126_3           (partselect       ) [ 01001]
trunc_ln126_4           (partselect       ) [ 01001]
trunc_ln126_5           (partselect       ) [ 01001]
trunc_ln126_6           (partselect       ) [ 01001]
trunc_ln126_7           (partselect       ) [ 01001]
trunc_ln126_8           (partselect       ) [ 01001]
trunc_ln126_9           (partselect       ) [ 01001]
trunc_ln126_s           (partselect       ) [ 01001]
trunc_ln126_10          (partselect       ) [ 01001]
trunc_ln126_11          (partselect       ) [ 01001]
trunc_ln126_12          (partselect       ) [ 01001]
trunc_ln126_13          (partselect       ) [ 01001]
trunc_ln126_14          (partselect       ) [ 01001]
add_ln114               (add              ) [ 00000]
add_ln114_1             (add              ) [ 00000]
select_ln114            (select           ) [ 00000]
store_ln113             (store            ) [ 00000]
store_ln114             (store            ) [ 00000]
store_ln114             (store            ) [ 00000]
specloopname_ln0        (specloopname     ) [ 00000]
speclooptripcount_ln0   (speclooptripcount) [ 00000]
specpipeline_ln120      (specpipeline     ) [ 00000]
zext_ln133_4            (zext             ) [ 00000]
output_0_addr           (getelementptr    ) [ 00000]
output_1_addr           (getelementptr    ) [ 00000]
output_2_addr           (getelementptr    ) [ 00000]
output_3_addr           (getelementptr    ) [ 00000]
output_4_addr           (getelementptr    ) [ 00000]
output_5_addr           (getelementptr    ) [ 00000]
output_6_addr           (getelementptr    ) [ 00000]
output_7_addr           (getelementptr    ) [ 00000]
output_8_addr           (getelementptr    ) [ 00000]
output_9_addr           (getelementptr    ) [ 00000]
output_10_addr          (getelementptr    ) [ 00000]
output_11_addr          (getelementptr    ) [ 00000]
output_12_addr          (getelementptr    ) [ 00000]
output_13_addr          (getelementptr    ) [ 00000]
output_14_addr          (getelementptr    ) [ 00000]
output_15_addr          (getelementptr    ) [ 00000]
bitcast_ln126           (bitcast          ) [ 00000]
bitcast_ln126_1         (bitcast          ) [ 00000]
bitcast_ln126_2         (bitcast          ) [ 00000]
bitcast_ln126_3         (bitcast          ) [ 00000]
bitcast_ln126_4         (bitcast          ) [ 00000]
bitcast_ln126_5         (bitcast          ) [ 00000]
bitcast_ln126_6         (bitcast          ) [ 00000]
bitcast_ln126_7         (bitcast          ) [ 00000]
bitcast_ln126_8         (bitcast          ) [ 00000]
bitcast_ln126_9         (bitcast          ) [ 00000]
bitcast_ln126_10        (bitcast          ) [ 00000]
bitcast_ln126_11        (bitcast          ) [ 00000]
bitcast_ln126_12        (bitcast          ) [ 00000]
bitcast_ln126_13        (bitcast          ) [ 00000]
bitcast_ln126_14        (bitcast          ) [ 00000]
bitcast_ln126_15        (bitcast          ) [ 00000]
store_ln133             (store            ) [ 00000]
store_ln134             (store            ) [ 00000]
store_ln135             (store            ) [ 00000]
store_ln136             (store            ) [ 00000]
store_ln137             (store            ) [ 00000]
store_ln138             (store            ) [ 00000]
store_ln139             (store            ) [ 00000]
store_ln140             (store            ) [ 00000]
store_ln141             (store            ) [ 00000]
store_ln142             (store            ) [ 00000]
store_ln143             (store            ) [ 00000]
store_ln144             (store            ) [ 00000]
store_ln145             (store            ) [ 00000]
store_ln146             (store            ) [ 00000]
store_ln147             (store            ) [ 00000]
store_ln148             (store            ) [ 00000]
br_ln114                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_output"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln112">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="i2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i0_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten13_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln112_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="58" slack="0"/>
<pin id="204" dir="0" index="1" bw="58" slack="0"/>
<pin id="205" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln112_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="kernel_output_addr_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="512" slack="0"/>
<pin id="210" dir="0" index="1" bw="512" slack="0"/>
<pin id="211" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_output_addr_read/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="output_0_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="16" slack="0"/>
<pin id="217" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="output_1_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="output_2_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output_3_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="output_4_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="0"/>
<pin id="245" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_4_addr/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_5_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_5_addr/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="output_6_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="16" slack="0"/>
<pin id="259" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_6_addr/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="output_7_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_7_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="output_8_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_8_addr/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="output_9_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_9_addr/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="output_10_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="16" slack="0"/>
<pin id="287" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_10_addr/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="output_11_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="16" slack="0"/>
<pin id="294" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_11_addr/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="output_12_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_12_addr/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="output_13_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="16" slack="0"/>
<pin id="308" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_13_addr/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="output_14_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="16" slack="0"/>
<pin id="315" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_14_addr/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="output_15_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_15_addr/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln133_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln134_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln135_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln136_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln137_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln138_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln139_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln140_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln141_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln142_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln143_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln144_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln145_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln146_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln147_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln148_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln112_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="58" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_cast/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln0_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln112_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln0_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="12" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln113_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln0_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln114_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="indvar_flatten13_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="1"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln112_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln112_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="indvar_flatten_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="i0_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="1"/>
<pin id="475" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i0_load/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln112_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln113_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="12" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln112_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="5" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln113_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln113_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="12" slack="0"/>
<pin id="505" dir="0" index="2" bw="12" slack="0"/>
<pin id="506" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_2/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln112_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln112_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="1"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln113_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="1"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i2_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="2"/>
<pin id="527" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="indvar_load_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="2"/>
<pin id="530" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i1_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="2"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="kernel_output_addr_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="2"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_output_addr/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln112_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="0" index="2" bw="8" slack="0"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="xor_ln112_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln114_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln112_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln113_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln113_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="1"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln113/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln113_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln113_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="0" index="2" bw="8" slack="0"/>
<pin id="587" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113_1/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="1"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln133_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="13" slack="0"/>
<pin id="600" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_6_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="1"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln133_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sub_ln133_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="13" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln113_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="0"/>
<pin id="621" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln133_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_2/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln133_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="14" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln133_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="15" slack="0"/>
<pin id="635" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_7_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="12" slack="0"/>
<pin id="640" dir="0" index="2" bw="1" slack="0"/>
<pin id="641" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="15" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sub_ln133_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="0"/>
<pin id="656" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133_1/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="lshr_ln_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="0" index="2" bw="4" slack="0"/>
<pin id="663" dir="0" index="3" bw="4" slack="0"/>
<pin id="664" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln133_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="0"/>
<pin id="671" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_3/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="add_ln133_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln126_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="512" slack="0"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln126_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="512" slack="0"/>
<pin id="686" dir="0" index="2" bw="7" slack="0"/>
<pin id="687" dir="0" index="3" bw="7" slack="0"/>
<pin id="688" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln126_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="512" slack="0"/>
<pin id="696" dir="0" index="2" bw="8" slack="0"/>
<pin id="697" dir="0" index="3" bw="8" slack="0"/>
<pin id="698" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_2/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln126_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="512" slack="0"/>
<pin id="706" dir="0" index="2" bw="8" slack="0"/>
<pin id="707" dir="0" index="3" bw="8" slack="0"/>
<pin id="708" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_3/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln126_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="512" slack="0"/>
<pin id="716" dir="0" index="2" bw="9" slack="0"/>
<pin id="717" dir="0" index="3" bw="9" slack="0"/>
<pin id="718" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_4/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln126_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="512" slack="0"/>
<pin id="726" dir="0" index="2" bw="9" slack="0"/>
<pin id="727" dir="0" index="3" bw="9" slack="0"/>
<pin id="728" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_5/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln126_6_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="512" slack="0"/>
<pin id="736" dir="0" index="2" bw="9" slack="0"/>
<pin id="737" dir="0" index="3" bw="9" slack="0"/>
<pin id="738" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_6/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln126_7_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="512" slack="0"/>
<pin id="746" dir="0" index="2" bw="9" slack="0"/>
<pin id="747" dir="0" index="3" bw="9" slack="0"/>
<pin id="748" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_7/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln126_8_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="512" slack="0"/>
<pin id="756" dir="0" index="2" bw="10" slack="0"/>
<pin id="757" dir="0" index="3" bw="10" slack="0"/>
<pin id="758" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_8/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="trunc_ln126_9_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="512" slack="0"/>
<pin id="766" dir="0" index="2" bw="10" slack="0"/>
<pin id="767" dir="0" index="3" bw="10" slack="0"/>
<pin id="768" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_9/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln126_s_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="0" index="1" bw="512" slack="0"/>
<pin id="776" dir="0" index="2" bw="10" slack="0"/>
<pin id="777" dir="0" index="3" bw="10" slack="0"/>
<pin id="778" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_s/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln126_10_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="512" slack="0"/>
<pin id="786" dir="0" index="2" bw="10" slack="0"/>
<pin id="787" dir="0" index="3" bw="10" slack="0"/>
<pin id="788" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_10/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln126_11_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="512" slack="0"/>
<pin id="796" dir="0" index="2" bw="10" slack="0"/>
<pin id="797" dir="0" index="3" bw="10" slack="0"/>
<pin id="798" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_11/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="trunc_ln126_12_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="512" slack="0"/>
<pin id="806" dir="0" index="2" bw="10" slack="0"/>
<pin id="807" dir="0" index="3" bw="10" slack="0"/>
<pin id="808" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_12/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln126_13_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="0" index="1" bw="512" slack="0"/>
<pin id="816" dir="0" index="2" bw="10" slack="0"/>
<pin id="817" dir="0" index="3" bw="10" slack="0"/>
<pin id="818" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_13/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="trunc_ln126_14_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="0" index="1" bw="512" slack="0"/>
<pin id="826" dir="0" index="2" bw="10" slack="0"/>
<pin id="827" dir="0" index="3" bw="10" slack="0"/>
<pin id="828" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_14/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln114_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="6" slack="0"/>
<pin id="836" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln114_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln114_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="4" slack="0"/>
<pin id="848" dir="0" index="2" bw="4" slack="0"/>
<pin id="849" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln113_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="2"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="store_ln114_store_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="0"/>
<pin id="860" dir="0" index="1" bw="4" slack="2"/>
<pin id="861" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/3 "/>
</bind>
</comp>

<comp id="863" class="1004" name="store_ln114_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="2"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/3 "/>
</bind>
</comp>

<comp id="868" class="1004" name="zext_ln133_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_4/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="bitcast_ln126_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="bitcast_ln126_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_1/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="bitcast_ln126_2_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_2/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="bitcast_ln126_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="1"/>
<pin id="901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_3/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="bitcast_ln126_4_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_4/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="bitcast_ln126_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_5/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="bitcast_ln126_6_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_6/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="bitcast_ln126_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="1"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_7/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="bitcast_ln126_8_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_8/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="bitcast_ln126_9_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_9/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="bitcast_ln126_10_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_10/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="bitcast_ln126_11_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_11/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="bitcast_ln126_12_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_12/4 "/>
</bind>
</comp>

<comp id="939" class="1004" name="bitcast_ln126_13_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_13/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="bitcast_ln126_14_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_14/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="bitcast_ln126_15_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln126_15/4 "/>
</bind>
</comp>

<comp id="951" class="1005" name="i2_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="958" class="1005" name="indvar_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="0"/>
<pin id="960" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="965" class="1005" name="i1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="indvar_flatten_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="12" slack="0"/>
<pin id="974" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="979" class="1005" name="i0_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="0"/>
<pin id="981" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="986" class="1005" name="indvar_flatten13_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="993" class="1005" name="sext_ln112_cast_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="2"/>
<pin id="995" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln112_cast "/>
</bind>
</comp>

<comp id="998" class="1005" name="icmp_ln112_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="icmp_ln113_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="select_ln112_1_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="5" slack="1"/>
<pin id="1011" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="add_ln133_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="1"/>
<pin id="1017" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln133_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="trunc_ln126_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="trunc_ln126_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="trunc_ln126_2_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="trunc_ln126_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="trunc_ln126_4_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_4 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="trunc_ln126_5_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_5 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="trunc_ln126_6_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_6 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="trunc_ln126_7_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_7 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="trunc_ln126_8_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_8 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="trunc_ln126_9_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_9 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="trunc_ln126_s_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_s "/>
</bind>
</comp>

<comp id="1075" class="1005" name="trunc_ln126_10_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_10 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="trunc_ln126_11_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_11 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="trunc_ln126_12_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_12 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="trunc_ln126_13_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_13 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="trunc_ln126_14_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="100" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="176" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="176" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="176" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="176" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="176" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="176" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="176" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="176" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="176" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="176" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="176" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="176" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="176" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="176" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="176" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="176" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="213" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="220" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="227" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="234" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="241" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="248" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="255" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="262" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="269" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="276" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="283" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="290" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="297" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="304" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="311" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="420"><net_src comp="318" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="202" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="62" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="462"><net_src comp="455" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="455" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="72" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="470" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="74" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="476" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="473" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="470" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="482" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="496" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="464" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="488" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="502" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="538"><net_src comp="0" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="534" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="545"><net_src comp="64" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="531" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="78" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="528" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="80" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="547" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="540" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="82" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="558" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="64" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="525" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="588"><net_src comp="558" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="564" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="540" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="84" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="64" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="60" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="602" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="598" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="583" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="619" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="88" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="66" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="650"><net_src comp="90" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="627" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="92" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="637" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="645" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="94" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="575" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="96" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="98" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="672"><net_src comp="659" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="653" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="208" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="102" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="208" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="104" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="106" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="699"><net_src comp="102" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="208" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="48" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="108" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="709"><net_src comp="102" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="208" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="110" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="112" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="719"><net_src comp="102" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="208" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="114" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="116" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="729"><net_src comp="102" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="208" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="118" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="120" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="739"><net_src comp="102" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="208" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="122" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="742"><net_src comp="124" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="749"><net_src comp="102" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="208" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="126" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="128" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="759"><net_src comp="102" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="208" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="130" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="762"><net_src comp="132" pin="0"/><net_sink comp="753" pin=3"/></net>

<net id="769"><net_src comp="102" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="208" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="134" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="136" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="779"><net_src comp="102" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="208" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="138" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="140" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="789"><net_src comp="102" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="208" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="142" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="144" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="799"><net_src comp="102" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="208" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="146" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="148" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="809"><net_src comp="102" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="208" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="150" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="152" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="819"><net_src comp="102" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="208" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="154" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="156" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="829"><net_src comp="102" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="208" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="158" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="160" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="837"><net_src comp="575" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="162" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="528" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="164" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="570" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="164" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="839" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="583" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="845" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="833" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="868" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="878"><net_src comp="868" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="879"><net_src comp="868" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="880"><net_src comp="868" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="881"><net_src comp="868" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="882"><net_src comp="868" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="883"><net_src comp="868" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="884"><net_src comp="868" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="885"><net_src comp="868" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="886"><net_src comp="868" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="890"><net_src comp="887" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="894"><net_src comp="891" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="902"><net_src comp="899" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="906"><net_src comp="903" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="910"><net_src comp="907" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="914"><net_src comp="911" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="918"><net_src comp="915" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="922"><net_src comp="919" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="926"><net_src comp="923" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="930"><net_src comp="927" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="934"><net_src comp="931" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="938"><net_src comp="935" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="942"><net_src comp="939" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="946"><net_src comp="943" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="950"><net_src comp="947" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="954"><net_src comp="178" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="961"><net_src comp="182" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="968"><net_src comp="186" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="975"><net_src comp="190" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="982"><net_src comp="194" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="989"><net_src comp="198" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="996"><net_src comp="421" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1001"><net_src comp="458" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="482" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1012"><net_src comp="488" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1018"><net_src comp="673" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1023"><net_src comp="679" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1028"><net_src comp="683" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1033"><net_src comp="693" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1038"><net_src comp="703" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1043"><net_src comp="713" pin="4"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1048"><net_src comp="723" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1053"><net_src comp="733" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1058"><net_src comp="743" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1063"><net_src comp="753" pin="4"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1068"><net_src comp="763" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1073"><net_src comp="773" pin="4"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1078"><net_src comp="783" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1083"><net_src comp="793" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1088"><net_src comp="803" pin="4"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1093"><net_src comp="813" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1098"><net_src comp="823" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="947" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_output | {}
	Port: output_0 | {4 }
	Port: output_1 | {4 }
	Port: output_2 | {4 }
	Port: output_3 | {4 }
	Port: output_4 | {4 }
	Port: output_5 | {4 }
	Port: output_6 | {4 }
	Port: output_7 | {4 }
	Port: output_8 | {4 }
	Port: output_9 | {4 }
	Port: output_10 | {4 }
	Port: output_11 | {4 }
	Port: output_12 | {4 }
	Port: output_13 | {4 }
	Port: output_14 | {4 }
	Port: output_15 | {4 }
 - Input state : 
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : kernel_output | {3 }
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : sext_ln112 | {1 }
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_0 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_1 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_2 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_3 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_4 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_5 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_6 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_7 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_8 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_9 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_10 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_11 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_12 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_13 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_14 | {}
	Port: load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3 : output_15 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln112 : 1
		store_ln0 : 1
		store_ln113 : 1
		store_ln0 : 1
		store_ln114 : 1
	State 2
		icmp_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
		add_ln112_1 : 1
		icmp_ln113 : 1
		select_ln112_1 : 2
		add_ln113_1 : 1
		select_ln113_2 : 2
		store_ln112 : 2
		store_ln112 : 3
		store_ln113 : 3
	State 3
		select_ln112 : 1
		icmp_ln114 : 1
		and_ln112 : 2
		add_ln113 : 2
		or_ln113 : 2
		select_ln113 : 2
		select_ln113_1 : 3
		zext_ln133 : 1
		zext_ln133_1 : 1
		sub_ln133 : 2
		sext_ln113 : 3
		zext_ln133_2 : 4
		add_ln133 : 5
		trunc_ln133 : 6
		tmp_7 : 7
		tmp_8 : 6
		sub_ln133_1 : 8
		lshr_ln : 3
		zext_ln133_3 : 4
		add_ln133_1 : 9
		kernel_output_addr_read : 1
		trunc_ln126 : 1
		trunc_ln126_1 : 1
		trunc_ln126_2 : 1
		trunc_ln126_3 : 1
		trunc_ln126_4 : 1
		trunc_ln126_5 : 1
		trunc_ln126_6 : 1
		trunc_ln126_7 : 1
		trunc_ln126_8 : 1
		trunc_ln126_9 : 1
		trunc_ln126_s : 1
		trunc_ln126_10 : 1
		trunc_ln126_11 : 1
		trunc_ln126_12 : 1
		trunc_ln126_13 : 1
		trunc_ln126_14 : 1
		add_ln114 : 3
		add_ln114_1 : 1
		select_ln114 : 2
		store_ln113 : 4
		store_ln114 : 3
		store_ln114 : 4
	State 4
		output_0_addr : 1
		output_1_addr : 1
		output_2_addr : 1
		output_3_addr : 1
		output_4_addr : 1
		output_5_addr : 1
		output_6_addr : 1
		output_7_addr : 1
		output_8_addr : 1
		output_9_addr : 1
		output_10_addr : 1
		output_11_addr : 1
		output_12_addr : 1
		output_13_addr : 1
		output_14_addr : 1
		output_15_addr : 1
		store_ln133 : 2
		store_ln134 : 2
		store_ln135 : 2
		store_ln136 : 2
		store_ln137 : 2
		store_ln138 : 2
		store_ln139 : 2
		store_ln140 : 2
		store_ln141 : 2
		store_ln142 : 2
		store_ln143 : 2
		store_ln144 : 2
		store_ln145 : 2
		store_ln146 : 2
		store_ln147 : 2
		store_ln148 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln112_fu_464          |    0    |    23   |
|          |          add_ln112_1_fu_476         |    0    |    12   |
|          |          add_ln113_1_fu_496         |    0    |    19   |
|    add   |           add_ln113_fu_564          |    0    |    15   |
|          |           add_ln133_fu_627          |    0    |    21   |
|          |          add_ln133_1_fu_673         |    0    |    16   |
|          |           add_ln114_fu_833          |    0    |    15   |
|          |          add_ln114_1_fu_839         |    0    |    12   |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln112_fu_458          |    0    |    23   |
|   icmp   |          icmp_ln113_fu_482          |    0    |    19   |
|          |          icmp_ln114_fu_552          |    0    |    12   |
|----------|-------------------------------------|---------|---------|
|          |        select_ln112_1_fu_488        |    0    |    5    |
|          |        select_ln113_2_fu_502        |    0    |    12   |
|  select  |         select_ln112_fu_540         |    0    |    8    |
|          |         select_ln113_fu_575         |    0    |    8    |
|          |        select_ln113_1_fu_583        |    0    |    8    |
|          |         select_ln114_fu_845         |    0    |    4    |
|----------|-------------------------------------|---------|---------|
|    sub   |           sub_ln133_fu_613          |    0    |    20   |
|          |          sub_ln133_1_fu_653         |    0    |    16   |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln112_fu_547          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    and   |           and_ln112_fu_558          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    or    |           or_ln113_fu_570           |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|   read   |     sext_ln112_read_read_fu_202     |    0    |    0    |
|          | kernel_output_addr_read_read_fu_208 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   sext   |        sext_ln112_cast_fu_421       |    0    |    0    |
|          |          sext_ln113_fu_619          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_591             |    0    |    0    |
|bitconcatenate|             tmp_6_fu_602            |    0    |    0    |
|          |             tmp_7_fu_637            |    0    |    0    |
|          |             tmp_8_fu_645            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          zext_ln133_fu_598          |    0    |    0    |
|          |         zext_ln133_1_fu_609         |    0    |    0    |
|   zext   |         zext_ln133_2_fu_623         |    0    |    0    |
|          |         zext_ln133_3_fu_669         |    0    |    0    |
|          |         zext_ln133_4_fu_868         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |          trunc_ln133_fu_633         |    0    |    0    |
|          |          trunc_ln126_fu_679         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            lshr_ln_fu_659           |    0    |    0    |
|          |         trunc_ln126_1_fu_683        |    0    |    0    |
|          |         trunc_ln126_2_fu_693        |    0    |    0    |
|          |         trunc_ln126_3_fu_703        |    0    |    0    |
|          |         trunc_ln126_4_fu_713        |    0    |    0    |
|          |         trunc_ln126_5_fu_723        |    0    |    0    |
|          |         trunc_ln126_6_fu_733        |    0    |    0    |
|partselect|         trunc_ln126_7_fu_743        |    0    |    0    |
|          |         trunc_ln126_8_fu_753        |    0    |    0    |
|          |         trunc_ln126_9_fu_763        |    0    |    0    |
|          |         trunc_ln126_s_fu_773        |    0    |    0    |
|          |        trunc_ln126_10_fu_783        |    0    |    0    |
|          |        trunc_ln126_11_fu_793        |    0    |    0    |
|          |        trunc_ln126_12_fu_803        |    0    |    0    |
|          |        trunc_ln126_13_fu_813        |    0    |    0    |
|          |        trunc_ln126_14_fu_823        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   274   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  add_ln133_1_reg_1015  |   16   |
|       i0_reg_979       |    5   |
|       i1_reg_965       |    8   |
|       i2_reg_951       |    8   |
|   icmp_ln112_reg_998   |    1   |
|   icmp_ln113_reg_1002  |    1   |
|indvar_flatten13_reg_986|   16   |
| indvar_flatten_reg_972 |   12   |
|     indvar_reg_958     |    4   |
| select_ln112_1_reg_1009|    5   |
| sext_ln112_cast_reg_993|   64   |
| trunc_ln126_10_reg_1075|   32   |
| trunc_ln126_11_reg_1080|   32   |
| trunc_ln126_12_reg_1085|   32   |
| trunc_ln126_13_reg_1090|   32   |
| trunc_ln126_14_reg_1095|   32   |
| trunc_ln126_1_reg_1025 |   32   |
| trunc_ln126_2_reg_1030 |   32   |
| trunc_ln126_3_reg_1035 |   32   |
| trunc_ln126_4_reg_1040 |   32   |
| trunc_ln126_5_reg_1045 |   32   |
| trunc_ln126_6_reg_1050 |   32   |
| trunc_ln126_7_reg_1055 |   32   |
| trunc_ln126_8_reg_1060 |   32   |
| trunc_ln126_9_reg_1065 |   32   |
|  trunc_ln126_reg_1020  |   32   |
| trunc_ln126_s_reg_1070 |   32   |
+------------------------+--------+
|          Total         |   652  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   274  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   652  |    -   |
+-----------+--------+--------+
|   Total   |   652  |   274  |
+-----------+--------+--------+
