Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 24 17:05:04 2020
| Host         : ASUS-NICO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MP3_top_level_timing_summary_routed.rpt -pb MP3_top_level_timing_summary_routed.pb -rpx MP3_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : MP3_top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/FORWARD_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/PLAY_PAUSE_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_FSM_MP3/RESTART_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_599/cnt_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_9/output_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_9/output_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: i_top_level_part1/i_cpt_1_9/output_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.330        0.000                      0                 4101        0.045        0.000                      0                 4101        4.500        0.000                       0                   723  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.330        0.000                      0                 4101        0.045        0.000                      0                 4101        4.500        0.000                       0                   723  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 4.021ns (47.301%)  route 4.480ns (52.699%))
  Logic Levels:           5  (LUT3=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.678     5.280    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.152 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.217    i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_6_n_1
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.642 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_6/DOBDO[0]
                         net (fo=1, routed)           2.282    10.925    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_6_n_67
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.049 r  i_top_level_part2/i_gen_audio/i_ram/data[6]_i_4/O
                         net (fo=4, routed)           0.944    11.993    i_top_level_part2/i_gen_audio/i_ram/DATA_OUT_RAM[6]
    SLICE_X67Y83         LUT3 (Prop_lut3_I0_O)        0.150    12.143 r  i_top_level_part2/i_gen_audio/i_ram/data[6]_i_2/O
                         net (fo=3, routed)           0.597    12.740    i_top_level_part2/i_gen_audio/i_ram/data[6]_i_2_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I0_O)        0.326    13.066 f  i_top_level_part2/i_gen_audio/i_ram/data[4]_i_3/O
                         net (fo=1, routed)           0.592    13.657    i_top_level_part2/i_gen_audio/i_ram/data[4]_i_3_n_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I2_O)        0.124    13.781 r  i_top_level_part2/i_gen_audio/i_ram/data[4]_i_1/O
                         net (fo=1, routed)           0.000    13.781    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[9]_0[4]
    SLICE_X68Y84         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.506    14.929    i_top_level_part2/i_gen_audio/i_Volume_Manager/clk_IBUF_BUFG
    SLICE_X68Y84         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[4]/C
                         clock pessimism              0.187    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X68Y84         FDCE (Setup_fdce_C_D)        0.031    15.111    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 4.026ns (48.865%)  route 4.213ns (51.135%))
  Logic Levels:           5  (LUT3=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.834     5.436    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.308 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.373    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.798 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_5_5/DOBDO[0]
                         net (fo=1, routed)           2.271    11.070    i_top_level_part2/i_gen_audio/i_ram/memory_reg_5_5_n_67
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    11.194 r  i_top_level_part2/i_gen_audio/i_ram/data[5]_i_4/O
                         net (fo=4, routed)           1.143    12.337    i_top_level_part2/i_gen_audio/i_ram/DATA_OUT_RAM[5]
    SLICE_X65Y85         LUT3 (Prop_lut3_I2_O)        0.149    12.486 r  i_top_level_part2/i_gen_audio/i_ram/data[4]_i_2/O
                         net (fo=2, routed)           0.572    13.058    i_top_level_part2/i_gen_audio/i_ram/data[4]_i_2_n_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.332    13.390 r  i_top_level_part2/i_gen_audio/i_ram/data[2]_i_4/O
                         net (fo=1, routed)           0.162    13.551    i_top_level_part1/i_cpt_1_9/data_reg[2]_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I5_O)        0.124    13.675 r  i_top_level_part1/i_cpt_1_9/data[2]_i_1/O
                         net (fo=1, routed)           0.000    13.675    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[9]_0[2]
    SLICE_X68Y85         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.507    14.930    i_top_level_part2/i_gen_audio/i_Volume_Manager/clk_IBUF_BUFG
    SLICE_X68Y85         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[2]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X68Y85         FDCE (Setup_fdce_C_D)        0.029    15.110    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[11]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 0.456ns (5.774%)  route 7.442ns (94.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.625     5.228    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X65Y83         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[11]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[11]_rep__1/Q
                         net (fo=18, routed)          7.442    13.126    i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_4_0[10]
    RAMB36_X0Y19         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.567    14.989    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4/CLKBWRCLK
                         clock pessimism              0.187    15.176    
                         clock uncertainty           -0.035    15.141    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.575    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 0.456ns (5.820%)  route 7.379ns (94.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.614     5.217    i_top_level_part2/i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X52Y81         FDCE                                         r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[3]_rep__2/Q
                         net (fo=19, routed)          7.379    13.052    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_1_0[2]
    RAMB36_X0Y22         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.545    14.967    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1/CLKARDCLK
                         clock pessimism              0.180    15.147    
                         clock uncertainty           -0.035    15.112    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.546    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 3.793ns (46.184%)  route 4.420ns (53.816%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.661     5.264    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.136 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.201    i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_2_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.626 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_3_2/DOBDO[0]
                         net (fo=1, routed)           2.545    11.171    i_top_level_part2/i_gen_audio/i_ram/memory_reg_3_2_n_67
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124    11.295 r  i_top_level_part2/i_gen_audio/i_ram/data[1]_i_3/O
                         net (fo=3, routed)           1.221    12.516    i_top_level_part2/i_gen_audio/i_ram/DATA_OUT_RAM[2]
    SLICE_X67Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.640 r  i_top_level_part2/i_gen_audio/i_ram/data[0]_i_5/O
                         net (fo=1, routed)           0.263    12.903    i_top_level_part2/i_gen_audio/i_ram/data[0]_i_5_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I5_O)        0.124    13.027 r  i_top_level_part2/i_gen_audio/i_ram/data[0]_i_3/O
                         net (fo=1, routed)           0.326    13.353    i_top_level_part2/i_gen_audio/i_ram/data[0]_i_3_n_0
    SLICE_X68Y84         LUT5 (Prop_lut5_I4_O)        0.124    13.477 r  i_top_level_part2/i_gen_audio/i_ram/data[0]_i_1/O
                         net (fo=1, routed)           0.000    13.477    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[9]_0[0]
    SLICE_X68Y84         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.506    14.929    i_top_level_part2/i_gen_audio/i_Volume_Manager/clk_IBUF_BUFG
    SLICE_X68Y84         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[0]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X68Y84         FDCE (Setup_fdce_C_D)        0.029    15.102    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 3.793ns (46.865%)  route 4.300ns (53.135%))
  Logic Levels:           5  (LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.834     5.436    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.308 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.373    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.798 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_5_5/DOBDO[0]
                         net (fo=1, routed)           2.271    11.070    i_top_level_part2/i_gen_audio/i_ram/memory_reg_5_5_n_67
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    11.194 r  i_top_level_part2/i_gen_audio/i_ram/data[5]_i_4/O
                         net (fo=4, routed)           0.939    12.133    i_top_level_part2/i_gen_audio/i_ram/DATA_OUT_RAM[5]
    SLICE_X65Y83         LUT5 (Prop_lut5_I0_O)        0.124    12.257 r  i_top_level_part2/i_gen_audio/i_ram/data[3]_i_6/O
                         net (fo=2, routed)           0.573    12.830    i_top_level_part1/i_cpt_1_9/data_reg[3]_0
    SLICE_X66Y83         LUT5 (Prop_lut5_I0_O)        0.124    12.954 f  i_top_level_part1/i_cpt_1_9/data[3]_i_4/O
                         net (fo=1, routed)           0.452    13.406    i_top_level_part1/i_cpt_1_9/data[3]_i_4_n_0
    SLICE_X66Y83         LUT5 (Prop_lut5_I4_O)        0.124    13.530 r  i_top_level_part1/i_cpt_1_9/data[3]_i_1/O
                         net (fo=1, routed)           0.000    13.530    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[9]_0[3]
    SLICE_X66Y83         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.505    14.928    i_top_level_part2/i_gen_audio/i_Volume_Manager/clk_IBUF_BUFG
    SLICE_X66Y83         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[3]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X66Y83         FDCE (Setup_fdce_C_D)        0.077    15.156    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[10]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 0.456ns (5.920%)  route 7.246ns (94.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.628     5.231    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X63Y87         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[10]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[10]_rep__1/Q
                         net (fo=18, routed)          7.246    12.933    i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_4_0[9]
    RAMB36_X0Y15         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.552    14.974    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_5/CLKBWRCLK
                         clock pessimism              0.187    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.560    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_5
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 3.545ns (43.177%)  route 4.665ns (56.823%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.671     5.274    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.146 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.211    i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_1_n_1
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.636 r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_3_1/DOBDO[0]
                         net (fo=1, routed)           2.935    11.571    i_top_level_part2/i_gen_audio/i_ram/memory_reg_3_1_n_67
    SLICE_X68Y106        LUT6 (Prop_lut6_I3_O)        0.124    11.695 r  i_top_level_part2/i_gen_audio/i_ram/data[1]_i_2/O
                         net (fo=2, routed)           1.665    13.360    i_top_level_part2/i_gen_audio/i_ram/DATA_OUT_RAM[1]
    SLICE_X66Y84         LUT5 (Prop_lut5_I0_O)        0.124    13.484 r  i_top_level_part2/i_gen_audio/i_ram/data[1]_i_1/O
                         net (fo=1, routed)           0.000    13.484    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[9]_0[1]
    SLICE_X66Y84         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.506    14.929    i_top_level_part2/i_gen_audio/i_Volume_Manager/clk_IBUF_BUFG
    SLICE_X66Y84         FDCE                                         r  i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[1]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X66Y84         FDCE (Setup_fdce_C_D)        0.077    15.150    i_top_level_part2/i_gen_audio/i_Volume_Manager/data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.456ns (5.963%)  route 7.191ns (94.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.628     5.231    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[8]_rep__1/Q
                         net (fo=18, routed)          7.191    12.878    i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_4_0[7]
    RAMB36_X0Y19         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.567    14.989    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4/CLKBWRCLK
                         clock pessimism              0.187    15.176    
                         clock uncertainty           -0.035    15.141    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.575    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_4
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[11]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.456ns (5.985%)  route 7.163ns (94.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.622     5.225    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X65Y81         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[11]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[11]_rep__3/Q
                         net (fo=16, routed)          7.163    12.844    i_top_level_part2/i_gen_audio/i_ram/memory_reg_0_10_0[10]
    RAMB36_X0Y22         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.547    14.969    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1/CLKBWRCLK
                         clock pessimism              0.180    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.548    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_1
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  1.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.558     1.477    i_top_level_part2/i_full_UART_recv/merger/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[14]/Q
                         net (fo=1, routed)           0.243     1.861    i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg_n_0_[14]
    SLICE_X47Y63         FDCE                                         r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.832     1.997    i_top_level_part2/i_full_UART_recv/merger/clk_IBUF_BUFG
    SLICE_X47Y63         FDCE                                         r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[6]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X47Y63         FDCE (Hold_fdce_C_D)         0.070     1.816    i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.853%)  route 0.252ns (64.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.556     1.475    i_top_level_part2/i_full_UART_recv/merger/clk_IBUF_BUFG
    SLICE_X52Y80         FDCE                                         r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[11]/Q
                         net (fo=1, routed)           0.252     1.869    i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg_n_0_[11]
    SLICE_X48Y82         FDCE                                         r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.829     1.994    i_top_level_part2/i_full_UART_recv/merger/clk_IBUF_BUFG
    SLICE_X48Y82         FDCE                                         r  i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[3]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X48Y82         FDCE (Hold_fdce_C_D)         0.070     1.813    i_top_level_part2/i_full_UART_recv/merger/MERGED_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[7]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.386%)  route 0.170ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.567     1.486    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[7]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[7]_rep__6/Q
                         net (fo=10, routed)          0.170     1.797    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8_0[6]
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.880     2.045    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/CLKBWRCLK
                         clock pessimism             -0.500     1.545    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.728    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[8]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.497%)  route 0.169ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.558     1.477    i_top_level_part2/i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X63Y71         FDCE                                         r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[8]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[8]_rep__8/Q
                         net (fo=8, routed)           0.169     1.787    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_10_1[5]
    RAMB36_X1Y14         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.866     2.031    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7/CLKARDCLK
                         clock pessimism             -0.500     1.531    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.714    i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[2]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.492%)  route 0.167ns (50.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.567     1.486    i_top_level_part2/i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[2]_rep__6/Q
                         net (fo=10, routed)          0.167     1.818    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_1_0[1]
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.881     2.046    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.729    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[1]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.150%)  route 0.170ns (50.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.567     1.486    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X62Y90         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[1]_rep__6/Q
                         net (fo=10, routed)          0.170     1.820    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8_0[0]
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.880     2.045    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/CLKBWRCLK
                         clock pessimism             -0.500     1.545    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.728    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[1]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.919%)  route 0.171ns (51.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.567     1.486    i_top_level_part2/i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[1]_rep__6/Q
                         net (fo=10, routed)          0.171     1.822    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_1_0[0]
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.881     2.046    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.729    i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_8
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[12]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.798%)  route 0.172ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.556     1.475    i_top_level_part2/i_full_UART_recv/counter/clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[12]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[12]_rep__8/Q
                         net (fo=8, routed)           0.172     1.811    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_10_1[9]
    RAMB36_X1Y14         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.866     2.031    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7/CLKARDCLK
                         clock pessimism             -0.500     1.531    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.714    i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[15]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_9/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.950%)  route 0.171ns (51.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.566     1.485    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X62Y88         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[15]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[15]_rep__8/Q
                         net (fo=12, routed)          0.171     1.820    i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7_1[9]
    RAMB36_X1Y17         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_9/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.876     2.041    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_9/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     1.721    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_9
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[14]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.944%)  route 0.171ns (51.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.559     1.478    i_top_level_part2/i_gen_audio/i_cpt_address/clk_IBUF_BUFG
    SLICE_X62Y79         FDCE                                         r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[14]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.164     1.642 r  i_top_level_part2/i_gen_audio/i_cpt_address/cnt_reg[14]_rep__8/Q
                         net (fo=8, routed)           0.171     1.813    i_top_level_part2/i_gen_audio/i_ram/memory_reg_6_7_1[8]
    RAMB36_X1Y15         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.866     2.031    i_top_level_part2/i_gen_audio/i_ram/clk_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_7/CLKBWRCLK
                         clock pessimism             -0.500     1.531    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.714    i_top_level_part2/i_gen_audio/i_ram/memory_reg_7_7
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y24  i_top_level_part2/i_gen_audio/i_ram/memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  i_top_level_part2/i_gen_audio/i_ram/memory_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y25  i_top_level_part2/i_gen_audio/i_ram/memory_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y17  i_top_level_part2/i_gen_audio/i_ram/memory_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y26  i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y10  i_top_level_part2/i_gen_audio/i_ram/memory_reg_2_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y13  i_top_level_part2/i_gen_audio/i_ram/memory_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4   i_top_level_part2/i_gen_audio/i_ram/memory_reg_4_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y23  i_top_level_part2/i_gen_audio/i_ram/memory_reg_5_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y84  i_top_level_part1/i_gestion_freq/cnt_perception_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y84  i_top_level_part1/i_gestion_freq/cnt_perception_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y84  i_top_level_part1/i_gestion_freq/cnt_perception_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X71Y84  i_top_level_part1/i_gestion_freq/cnt_perception_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y63  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[10]_rep__5/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y63  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[13]_rep__3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y63  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[13]_rep__5/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y63  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[2]_rep__3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y63  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[4]_rep__3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y63  i_top_level_part2/i_full_UART_recv/counter/COMPTEUR_reg[5]_rep__3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y77  i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y77  i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y78  i_top_level_part1/i_Reg_B_CENTER/bascule_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y81  i_top_level_part1/i_Reg_B_UP/bascule_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y78  i_top_level_part1/i_Reg_B_UP/bascule_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y78  i_top_level_part1/i_Reg_B_UP/output_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X69Y76  i_top_level_part1/i_cpt_1_599/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X69Y76  i_top_level_part1/i_cpt_1_599/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X69Y76  i_top_level_part1/i_cpt_1_599/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X67Y76  i_top_level_part1/i_cpt_1_599/cnt_reg[3]/C



