============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed Jun 26 11:17:10 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : Project manager successfully analyzed 40 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.407649s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (66.6%)

RUN-1004 : used memory is 278 MB, reserved memory is 257 MB, peak memory is 284 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 89451283873792"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10157 instances
RUN-0007 : 6257 luts, 3030 seqs, 485 mslices, 253 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11396 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6765 nets have 2 pins
RUN-1001 : 3348 nets have [3 - 5] pins
RUN-1001 : 760 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1307     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     692     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  63   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10155 instances, 6257 luts, 3030 seqs, 738 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48147, tnet num: 11394, tinst num: 10155, tnode num: 58326, tedge num: 78754.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.984017s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (74.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.7683e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10155.
PHY-3001 : Level 1 #clusters 1502.
PHY-3001 : End clustering;  0.079002s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (98.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 790994, overlap = 317
PHY-3002 : Step(2): len = 682316, overlap = 351.156
PHY-3002 : Step(3): len = 488230, overlap = 449.219
PHY-3002 : Step(4): len = 424961, overlap = 498.438
PHY-3002 : Step(5): len = 345719, overlap = 554.281
PHY-3002 : Step(6): len = 300726, overlap = 609.375
PHY-3002 : Step(7): len = 242906, overlap = 665.438
PHY-3002 : Step(8): len = 212851, overlap = 721.281
PHY-3002 : Step(9): len = 182423, overlap = 769.406
PHY-3002 : Step(10): len = 170831, overlap = 802.312
PHY-3002 : Step(11): len = 153135, overlap = 821.75
PHY-3002 : Step(12): len = 138740, overlap = 827.531
PHY-3002 : Step(13): len = 125949, overlap = 852.281
PHY-3002 : Step(14): len = 119189, overlap = 869.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22344e-06
PHY-3002 : Step(15): len = 134761, overlap = 824.438
PHY-3002 : Step(16): len = 195785, overlap = 662.188
PHY-3002 : Step(17): len = 212045, overlap = 611.375
PHY-3002 : Step(18): len = 213320, overlap = 575.719
PHY-3002 : Step(19): len = 203632, overlap = 561.594
PHY-3002 : Step(20): len = 198297, overlap = 545.25
PHY-3002 : Step(21): len = 191515, overlap = 562.062
PHY-3002 : Step(22): len = 188093, overlap = 564.094
PHY-3002 : Step(23): len = 184038, overlap = 568.125
PHY-3002 : Step(24): len = 181274, overlap = 571.812
PHY-3002 : Step(25): len = 177256, overlap = 554.5
PHY-3002 : Step(26): len = 176095, overlap = 534.125
PHY-3002 : Step(27): len = 173636, overlap = 530.344
PHY-3002 : Step(28): len = 172499, overlap = 514.469
PHY-3002 : Step(29): len = 171188, overlap = 509.406
PHY-3002 : Step(30): len = 170674, overlap = 509.969
PHY-3002 : Step(31): len = 170057, overlap = 530.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.44689e-06
PHY-3002 : Step(32): len = 175700, overlap = 531.594
PHY-3002 : Step(33): len = 187845, overlap = 532.594
PHY-3002 : Step(34): len = 195134, overlap = 534.031
PHY-3002 : Step(35): len = 199913, overlap = 535.781
PHY-3002 : Step(36): len = 200943, overlap = 530.125
PHY-3002 : Step(37): len = 201352, overlap = 520.562
PHY-3002 : Step(38): len = 199249, overlap = 530.5
PHY-3002 : Step(39): len = 198607, overlap = 535.094
PHY-3002 : Step(40): len = 197123, overlap = 533.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.89378e-06
PHY-3002 : Step(41): len = 209476, overlap = 529
PHY-3002 : Step(42): len = 225234, overlap = 469.125
PHY-3002 : Step(43): len = 234693, overlap = 442.562
PHY-3002 : Step(44): len = 239551, overlap = 422.031
PHY-3002 : Step(45): len = 239584, overlap = 417.5
PHY-3002 : Step(46): len = 239306, overlap = 412.562
PHY-3002 : Step(47): len = 237618, overlap = 426.281
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77876e-05
PHY-3002 : Step(48): len = 252393, overlap = 377.688
PHY-3002 : Step(49): len = 268992, overlap = 326
PHY-3002 : Step(50): len = 278140, overlap = 303.438
PHY-3002 : Step(51): len = 282891, overlap = 268.812
PHY-3002 : Step(52): len = 284504, overlap = 262.688
PHY-3002 : Step(53): len = 285524, overlap = 248.844
PHY-3002 : Step(54): len = 284328, overlap = 256.625
PHY-3002 : Step(55): len = 283234, overlap = 281.844
PHY-3002 : Step(56): len = 282684, overlap = 285.5
PHY-3002 : Step(57): len = 282813, overlap = 289.719
PHY-3002 : Step(58): len = 282890, overlap = 305.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.55751e-05
PHY-3002 : Step(59): len = 299182, overlap = 270.281
PHY-3002 : Step(60): len = 313014, overlap = 215.125
PHY-3002 : Step(61): len = 316821, overlap = 202.625
PHY-3002 : Step(62): len = 319535, overlap = 197.656
PHY-3002 : Step(63): len = 322307, overlap = 201.938
PHY-3002 : Step(64): len = 324187, overlap = 192.125
PHY-3002 : Step(65): len = 323222, overlap = 198.344
PHY-3002 : Step(66): len = 323288, overlap = 194.312
PHY-3002 : Step(67): len = 323257, overlap = 189.562
PHY-3002 : Step(68): len = 322764, overlap = 180.125
PHY-3002 : Step(69): len = 321241, overlap = 190.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.11502e-05
PHY-3002 : Step(70): len = 334778, overlap = 185.531
PHY-3002 : Step(71): len = 343679, overlap = 158.906
PHY-3002 : Step(72): len = 345885, overlap = 175.156
PHY-3002 : Step(73): len = 349364, overlap = 161.844
PHY-3002 : Step(74): len = 353676, overlap = 162
PHY-3002 : Step(75): len = 356093, overlap = 170.625
PHY-3002 : Step(76): len = 354346, overlap = 163.688
PHY-3002 : Step(77): len = 353871, overlap = 150.438
PHY-3002 : Step(78): len = 354588, overlap = 154.75
PHY-3002 : Step(79): len = 355215, overlap = 156.031
PHY-3002 : Step(80): len = 354200, overlap = 155.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000142067
PHY-3002 : Step(81): len = 364479, overlap = 151.094
PHY-3002 : Step(82): len = 371022, overlap = 141.094
PHY-3002 : Step(83): len = 372605, overlap = 142.219
PHY-3002 : Step(84): len = 374998, overlap = 135.844
PHY-3002 : Step(85): len = 377625, overlap = 140.688
PHY-3002 : Step(86): len = 379444, overlap = 139.906
PHY-3002 : Step(87): len = 378583, overlap = 144.844
PHY-3002 : Step(88): len = 378821, overlap = 136.062
PHY-3002 : Step(89): len = 379956, overlap = 139.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000284134
PHY-3002 : Step(90): len = 387734, overlap = 131.344
PHY-3002 : Step(91): len = 393620, overlap = 122.531
PHY-3002 : Step(92): len = 393735, overlap = 122.094
PHY-3002 : Step(93): len = 395013, overlap = 119.312
PHY-3002 : Step(94): len = 398972, overlap = 113.344
PHY-3002 : Step(95): len = 403474, overlap = 109.938
PHY-3002 : Step(96): len = 402866, overlap = 112.312
PHY-3002 : Step(97): len = 403216, overlap = 114.781
PHY-3002 : Step(98): len = 404919, overlap = 114.562
PHY-3002 : Step(99): len = 405676, overlap = 109.875
PHY-3002 : Step(100): len = 403984, overlap = 110.938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000524414
PHY-3002 : Step(101): len = 408606, overlap = 109.25
PHY-3002 : Step(102): len = 411551, overlap = 104.312
PHY-3002 : Step(103): len = 411357, overlap = 100.5
PHY-3002 : Step(104): len = 412943, overlap = 103.438
PHY-3002 : Step(105): len = 418293, overlap = 95.7812
PHY-3002 : Step(106): len = 425456, overlap = 78.0312
PHY-3002 : Step(107): len = 423434, overlap = 99.6562
PHY-3002 : Step(108): len = 423424, overlap = 100.188
PHY-3002 : Step(109): len = 425561, overlap = 100.281
PHY-3002 : Step(110): len = 426158, overlap = 101
PHY-3002 : Step(111): len = 424040, overlap = 101.281
PHY-3002 : Step(112): len = 423157, overlap = 102.062
PHY-3002 : Step(113): len = 423847, overlap = 104.219
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00104883
PHY-3002 : Step(114): len = 427050, overlap = 93.4688
PHY-3002 : Step(115): len = 430193, overlap = 89.6562
PHY-3002 : Step(116): len = 431186, overlap = 87.5625
PHY-3002 : Step(117): len = 431910, overlap = 89.2812
PHY-3002 : Step(118): len = 432684, overlap = 97.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00176014
PHY-3002 : Step(119): len = 434222, overlap = 88.125
PHY-3002 : Step(120): len = 435901, overlap = 86
PHY-3002 : Step(121): len = 436956, overlap = 85.0625
PHY-3002 : Step(122): len = 438088, overlap = 82.0625
PHY-3002 : Step(123): len = 439754, overlap = 84
PHY-3002 : Step(124): len = 442110, overlap = 86
PHY-3002 : Step(125): len = 443028, overlap = 81.8438
PHY-3002 : Step(126): len = 444261, overlap = 79.0312
PHY-3002 : Step(127): len = 446082, overlap = 79.4062
PHY-3002 : Step(128): len = 447316, overlap = 69.1562
PHY-3002 : Step(129): len = 447604, overlap = 76.0312
PHY-3002 : Step(130): len = 448139, overlap = 68.7812
PHY-3002 : Step(131): len = 449732, overlap = 65.1875
PHY-3002 : Step(132): len = 451261, overlap = 68.6875
PHY-3002 : Step(133): len = 451683, overlap = 66.8125
PHY-3002 : Step(134): len = 452272, overlap = 63.5
PHY-3002 : Step(135): len = 453294, overlap = 63.0625
PHY-3002 : Step(136): len = 453936, overlap = 62.5938
PHY-3002 : Step(137): len = 453716, overlap = 59.1562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00312135
PHY-3002 : Step(138): len = 454677, overlap = 59.5312
PHY-3002 : Step(139): len = 455857, overlap = 66.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019168s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (81.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 606360, over cnt = 1264(3%), over = 6663, worst = 29
PHY-1001 : End global iterations;  0.317084s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (34.5%)

PHY-1001 : Congestion index: top1 = 79.50, top5 = 59.50, top10 = 49.72, top15 = 43.87.
PHY-3001 : End congestion estimation;  0.430267s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (58.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.416317s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000157391
PHY-3002 : Step(140): len = 503144, overlap = 16.2188
PHY-3002 : Step(141): len = 504651, overlap = 13.625
PHY-3002 : Step(142): len = 501514, overlap = 11.5312
PHY-3002 : Step(143): len = 499251, overlap = 10.7812
PHY-3002 : Step(144): len = 499061, overlap = 11.9062
PHY-3002 : Step(145): len = 497341, overlap = 11.9062
PHY-3002 : Step(146): len = 496473, overlap = 12.4062
PHY-3002 : Step(147): len = 496236, overlap = 13.25
PHY-3002 : Step(148): len = 497339, overlap = 15.6875
PHY-3002 : Step(149): len = 495618, overlap = 16.25
PHY-3002 : Step(150): len = 493602, overlap = 16.4375
PHY-3002 : Step(151): len = 491980, overlap = 15.8125
PHY-3002 : Step(152): len = 490406, overlap = 15.0938
PHY-3002 : Step(153): len = 488226, overlap = 17.4688
PHY-3002 : Step(154): len = 485907, overlap = 16.9062
PHY-3002 : Step(155): len = 484624, overlap = 17.25
PHY-3002 : Step(156): len = 482971, overlap = 17.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000314782
PHY-3002 : Step(157): len = 483658, overlap = 17.1562
PHY-3002 : Step(158): len = 486877, overlap = 17.9062
PHY-3002 : Step(159): len = 488295, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000621851
PHY-3002 : Step(160): len = 492162, overlap = 19.7812
PHY-3002 : Step(161): len = 501507, overlap = 17.875
PHY-3002 : Step(162): len = 506307, overlap = 15.4375
PHY-3002 : Step(163): len = 507304, overlap = 14.1562
PHY-3002 : Step(164): len = 508046, overlap = 12.9688
PHY-3002 : Step(165): len = 507869, overlap = 12.5312
PHY-3002 : Step(166): len = 508420, overlap = 8.3125
PHY-3002 : Step(167): len = 507768, overlap = 7.875
PHY-3002 : Step(168): len = 507153, overlap = 7.03125
PHY-3002 : Step(169): len = 507027, overlap = 7.46875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0012437
PHY-3002 : Step(170): len = 508152, overlap = 6.65625
PHY-3002 : Step(171): len = 510878, overlap = 6.125
PHY-3002 : Step(172): len = 515290, overlap = 6.5
PHY-3002 : Step(173): len = 516905, overlap = 6.59375
PHY-3002 : Step(174): len = 517638, overlap = 7.375
PHY-3002 : Step(175): len = 518094, overlap = 8.5
PHY-3002 : Step(176): len = 518400, overlap = 9.34375
PHY-3002 : Step(177): len = 519005, overlap = 9.84375
PHY-3002 : Step(178): len = 521229, overlap = 9.59375
PHY-3002 : Step(179): len = 521545, overlap = 9.1875
PHY-3002 : Step(180): len = 520524, overlap = 9.4375
PHY-3002 : Step(181): len = 519438, overlap = 10.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00230229
PHY-3002 : Step(182): len = 520529, overlap = 10.6875
PHY-3002 : Step(183): len = 521657, overlap = 11.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/11396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 616816, over cnt = 1714(4%), over = 6847, worst = 52
PHY-1001 : End global iterations;  0.379937s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (65.8%)

PHY-1001 : Congestion index: top1 = 72.31, top5 = 55.42, top10 = 48.02, top15 = 43.53.
PHY-3001 : End congestion estimation;  0.511578s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (70.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.406060s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (57.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000148928
PHY-3002 : Step(184): len = 519969, overlap = 110.75
PHY-3002 : Step(185): len = 518070, overlap = 92.3438
PHY-3002 : Step(186): len = 513430, overlap = 82.0625
PHY-3002 : Step(187): len = 508850, overlap = 73.4062
PHY-3002 : Step(188): len = 504392, overlap = 66.3125
PHY-3002 : Step(189): len = 499542, overlap = 63.3438
PHY-3002 : Step(190): len = 496193, overlap = 59.6562
PHY-3002 : Step(191): len = 493718, overlap = 59.0625
PHY-3002 : Step(192): len = 490225, overlap = 57.6562
PHY-3002 : Step(193): len = 487556, overlap = 58.1875
PHY-3002 : Step(194): len = 485759, overlap = 55.5312
PHY-3002 : Step(195): len = 483848, overlap = 55.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000297856
PHY-3002 : Step(196): len = 484542, overlap = 54.75
PHY-3002 : Step(197): len = 487161, overlap = 50.0938
PHY-3002 : Step(198): len = 489434, overlap = 46.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000595712
PHY-3002 : Step(199): len = 492445, overlap = 43.4375
PHY-3002 : Step(200): len = 497952, overlap = 38.0625
PHY-3002 : Step(201): len = 501271, overlap = 37.0625
PHY-3002 : Step(202): len = 500467, overlap = 37.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48147, tnet num: 11394, tinst num: 10155, tnode num: 58326, tedge num: 78754.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 267.25 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 382/11396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604616, over cnt = 1825(5%), over = 5980, worst = 36
PHY-1001 : End global iterations;  0.451724s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (55.3%)

PHY-1001 : Congestion index: top1 = 63.77, top5 = 49.93, top10 = 43.77, top15 = 40.18.
PHY-1001 : End incremental global routing;  0.584549s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (58.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415904s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (52.6%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10046 has valid locations, 73 needs to be replaced
PHY-3001 : design contains 10221 instances, 6289 luts, 3064 seqs, 738 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 505460
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9580/11462.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609672, over cnt = 1822(5%), over = 5980, worst = 36
PHY-1001 : End global iterations;  0.080789s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.4%)

PHY-1001 : Congestion index: top1 = 63.58, top5 = 49.91, top10 = 43.76, top15 = 40.21.
PHY-3001 : End congestion estimation;  0.227276s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (75.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48379, tnet num: 11460, tinst num: 10221, tnode num: 58660, tedge num: 79086.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11460 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.210855s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (67.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(203): len = 505258, overlap = 0
PHY-3002 : Step(204): len = 505225, overlap = 0
PHY-3002 : Step(205): len = 505310, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9598/11462.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609152, over cnt = 1829(5%), over = 6008, worst = 36
PHY-1001 : End global iterations;  0.073131s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (85.5%)

PHY-1001 : Congestion index: top1 = 63.73, top5 = 49.97, top10 = 43.86, top15 = 40.31.
PHY-3001 : End congestion estimation;  0.233083s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (80.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11460 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.437409s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (71.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000672796
PHY-3002 : Step(206): len = 505327, overlap = 37.2812
PHY-3002 : Step(207): len = 505491, overlap = 37.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134559
PHY-3002 : Step(208): len = 505559, overlap = 37.5312
PHY-3002 : Step(209): len = 505768, overlap = 37.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00269119
PHY-3002 : Step(210): len = 505810, overlap = 37.2188
PHY-3002 : Step(211): len = 505870, overlap = 37.4688
PHY-3001 : Final: Len = 505870, Over = 37.4688
PHY-3001 : End incremental placement;  2.492354s wall, 1.546875s user + 0.109375s system = 1.656250s CPU (66.5%)

OPT-1001 : Total overflow 268.94 peak overflow 3.38
OPT-1001 : End high-fanout net optimization;  3.746650s wall, 2.265625s user + 0.140625s system = 2.406250s CPU (64.2%)

OPT-1001 : Current memory(MB): used = 520, reserve = 508, peak = 530.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9593/11462.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609680, over cnt = 1818(5%), over = 5884, worst = 36
PHY-1002 : len = 638320, over cnt = 1041(2%), over = 2523, worst = 20
PHY-1002 : len = 655712, over cnt = 337(0%), over = 771, worst = 15
PHY-1002 : len = 660984, over cnt = 118(0%), over = 301, worst = 11
PHY-1002 : len = 662264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.622316s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (72.8%)

PHY-1001 : Congestion index: top1 = 50.50, top5 = 44.07, top10 = 40.25, top15 = 37.76.
OPT-1001 : End congestion update;  0.760517s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (76.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11460 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365482s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (64.1%)

OPT-0007 : Start: WNS -3411 TNS -650445 NUM_FEPS 411
OPT-0007 : Iter 1: improved WNS -3411 TNS -427879 NUM_FEPS 411 with 43 cells processed and 3666 slack improved
OPT-0007 : Iter 2: improved WNS -3411 TNS -427879 NUM_FEPS 411 with 3 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.147928s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (72.1%)

OPT-1001 : Current memory(MB): used = 520, reserve = 508, peak = 530.
OPT-1001 : End physical optimization;  5.921551s wall, 3.593750s user + 0.203125s system = 3.796875s CPU (64.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6289 LUT to BLE ...
SYN-4008 : Packed 6289 LUT and 1297 SEQ to BLE.
SYN-4003 : Packing 1767 remaining SEQ's ...
SYN-4005 : Packed 1330 SEQ with LUT/SLICE
SYN-4006 : 3785 single LUT's are left
SYN-4006 : 437 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6726/7840 primitive instances ...
PHY-3001 : End packing;  0.444943s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4572 instances
RUN-1001 : 2220 mslices, 2220 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10425 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5511 nets have 2 pins
RUN-1001 : 3473 nets have [3 - 5] pins
RUN-1001 : 862 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4570 instances, 4440 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 526149, Over = 89.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5224/10425.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 661784, over cnt = 1032(2%), over = 1599, worst = 9
PHY-1002 : len = 666272, over cnt = 571(1%), over = 793, worst = 6
PHY-1002 : len = 672016, over cnt = 173(0%), over = 247, worst = 6
PHY-1002 : len = 674120, over cnt = 57(0%), over = 70, worst = 4
PHY-1002 : len = 674840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.726724s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (58.1%)

PHY-1001 : Congestion index: top1 = 51.92, top5 = 44.78, top10 = 40.81, top15 = 38.17.
PHY-3001 : End congestion estimation;  0.925834s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (57.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45377, tnet num: 10423, tinst num: 4570, tnode num: 53438, tedge num: 76969.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.334880s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (44.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.23715e-05
PHY-3002 : Step(212): len = 518715, overlap = 91.25
PHY-3002 : Step(213): len = 513651, overlap = 99.25
PHY-3002 : Step(214): len = 510717, overlap = 107.5
PHY-3002 : Step(215): len = 509147, overlap = 110
PHY-3002 : Step(216): len = 508675, overlap = 113.5
PHY-3002 : Step(217): len = 508320, overlap = 114.5
PHY-3002 : Step(218): len = 508526, overlap = 115.75
PHY-3002 : Step(219): len = 508248, overlap = 116.25
PHY-3002 : Step(220): len = 508356, overlap = 122.5
PHY-3002 : Step(221): len = 507865, overlap = 125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144743
PHY-3002 : Step(222): len = 512422, overlap = 120.25
PHY-3002 : Step(223): len = 518105, overlap = 110.75
PHY-3002 : Step(224): len = 517689, overlap = 111
PHY-3002 : Step(225): len = 517908, overlap = 110.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277678
PHY-3002 : Step(226): len = 524648, overlap = 95
PHY-3002 : Step(227): len = 532377, overlap = 81.5
PHY-3002 : Step(228): len = 535368, overlap = 76
PHY-3002 : Step(229): len = 535197, overlap = 70.75
PHY-3002 : Step(230): len = 534855, overlap = 75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.927080s wall, 0.062500s user + 0.515625s system = 0.578125s CPU (62.4%)

PHY-3001 : Trial Legalized: Len = 573775
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 449/10425.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 686656, over cnt = 1421(4%), over = 2338, worst = 9
PHY-1002 : len = 695344, over cnt = 783(2%), over = 1150, worst = 9
PHY-1002 : len = 704632, over cnt = 188(0%), over = 267, worst = 6
PHY-1002 : len = 706232, over cnt = 96(0%), over = 136, worst = 4
PHY-1002 : len = 707800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.950103s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (51.0%)

PHY-1001 : Congestion index: top1 = 50.91, top5 = 44.12, top10 = 40.60, top15 = 38.34.
PHY-3001 : End congestion estimation;  1.166315s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (58.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.446709s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (38.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016707
PHY-3002 : Step(231): len = 559164, overlap = 12.75
PHY-3002 : Step(232): len = 551053, overlap = 21
PHY-3002 : Step(233): len = 544849, overlap = 28.25
PHY-3002 : Step(234): len = 538750, overlap = 38.75
PHY-3002 : Step(235): len = 535363, overlap = 49
PHY-3002 : Step(236): len = 533178, overlap = 59.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00033414
PHY-3002 : Step(237): len = 538530, overlap = 49.5
PHY-3002 : Step(238): len = 541055, overlap = 45.5
PHY-3002 : Step(239): len = 542418, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000668279
PHY-3002 : Step(240): len = 546830, overlap = 41.75
PHY-3002 : Step(241): len = 552003, overlap = 36.25
PHY-3002 : Step(242): len = 553967, overlap = 32.25
PHY-3002 : Step(243): len = 555676, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010732s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 570414, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031786s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.3%)

PHY-3001 : 56 instances has been re-located, deltaX = 15, deltaY = 30, maxDist = 2.
PHY-3001 : Final: Len = 571116, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45377, tnet num: 10423, tinst num: 4570, tnode num: 53438, tedge num: 76969.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.009271s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (49.5%)

RUN-1004 : used memory is 497 MB, reserved memory is 496 MB, peak memory is 544 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3307/10425.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696392, over cnt = 1308(3%), over = 2089, worst = 7
PHY-1002 : len = 704840, over cnt = 696(1%), over = 924, worst = 5
PHY-1002 : len = 712000, over cnt = 174(0%), over = 226, worst = 4
PHY-1002 : len = 714368, over cnt = 16(0%), over = 20, worst = 3
PHY-1002 : len = 714488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.957504s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (68.5%)

PHY-1001 : Congestion index: top1 = 49.57, top5 = 42.96, top10 = 39.68, top15 = 37.49.
PHY-1001 : End incremental global routing;  1.168811s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (70.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10423 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443113s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (74.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4467 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 4576 instances, 4446 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 571991
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9551/10431.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 716096, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 716152, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 716208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 716224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354724s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.1%)

PHY-1001 : Congestion index: top1 = 49.53, top5 = 42.95, top10 = 39.68, top15 = 37.50.
PHY-3001 : End congestion estimation;  0.561963s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (66.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45437, tnet num: 10429, tinst num: 4576, tnode num: 53516, tedge num: 77065.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.438088s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (79.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(244): len = 571739, overlap = 0
PHY-3002 : Step(245): len = 571746, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9548/10431.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 715120, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 715152, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 715168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275572s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (56.7%)

PHY-1001 : Congestion index: top1 = 49.53, top5 = 42.94, top10 = 39.69, top15 = 37.52.
PHY-3001 : End congestion estimation;  0.467160s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (70.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448427s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (48.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000184088
PHY-3002 : Step(246): len = 571757, overlap = 0
PHY-3002 : Step(247): len = 571757, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004127s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 571761, Over = 0
PHY-3001 : End spreading;  0.024938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 571761, Over = 0
PHY-3001 : End incremental placement;  3.186049s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (65.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.070157s wall, 3.421875s user + 0.000000s system = 3.421875s CPU (67.5%)

OPT-1001 : Current memory(MB): used = 555, reserve = 549, peak = 557.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9551/10431.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 715528, over cnt = 10(0%), over = 14, worst = 5
PHY-1002 : len = 715568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 715584, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 715616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.360910s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 49.55, top5 = 42.93, top10 = 39.71, top15 = 37.55.
OPT-1001 : End congestion update;  0.556406s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (70.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.372643s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (50.3%)

OPT-0007 : Start: WNS -3467 TNS -273496 NUM_FEPS 297
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4474 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4576 instances, 4446 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 586421, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027528s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.8%)

PHY-3001 : 25 instances has been re-located, deltaX = 10, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 586915, Over = 0
PHY-3001 : End incremental legalization;  0.199693s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (86.1%)

OPT-0007 : Iter 1: improved WNS -3417 TNS -204983 NUM_FEPS 293 with 132 cells processed and 27684 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4474 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4576 instances, 4446 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 594647, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 594733, Over = 0
PHY-3001 : End incremental legalization;  0.202387s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.3%)

OPT-0007 : Iter 2: improved WNS -3417 TNS -185544 NUM_FEPS 294 with 62 cells processed and 16140 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4474 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4576 instances, 4446 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 600013, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030746s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.8%)

PHY-3001 : 12 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 600181, Over = 0
PHY-3001 : End incremental legalization;  0.205656s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (53.2%)

OPT-0007 : Iter 3: improved WNS -3417 TNS -165168 NUM_FEPS 269 with 49 cells processed and 19685 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4474 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4576 instances, 4446 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 600567, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 3, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 600519, Over = 0
PHY-3001 : End incremental legalization;  0.205450s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (60.8%)

OPT-0007 : Iter 4: improved WNS -3417 TNS -158012 NUM_FEPS 270 with 26 cells processed and 1721 slack improved
OPT-1001 : End path based optimization;  2.248849s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (65.3%)

OPT-1001 : Current memory(MB): used = 555, reserve = 549, peak = 557.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355718s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (65.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8963/10431.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 744704, over cnt = 191(0%), over = 332, worst = 7
PHY-1002 : len = 746688, over cnt = 78(0%), over = 98, worst = 5
PHY-1002 : len = 747336, over cnt = 26(0%), over = 29, worst = 3
PHY-1002 : len = 747696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 747712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.579093s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (51.3%)

PHY-1001 : Congestion index: top1 = 51.06, top5 = 44.37, top10 = 40.94, top15 = 38.67.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359351s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (52.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3417 TNS -165255 NUM_FEPS 271
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3417ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10431 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10431 nets
OPT-1001 : End physical optimization;  10.032326s wall, 6.312500s user + 0.062500s system = 6.375000s CPU (63.5%)

RUN-1003 : finish command "place" in  30.513016s wall, 16.015625s user + 1.968750s system = 17.984375s CPU (58.9%)

RUN-1004 : used memory is 475 MB, reserved memory is 469 MB, peak memory is 557 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.155835s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (101.4%)

RUN-1004 : used memory is 483 MB, reserved memory is 478 MB, peak memory is 557 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4578 instances
RUN-1001 : 2220 mslices, 2226 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10431 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5510 nets have 2 pins
RUN-1001 : 3473 nets have [3 - 5] pins
RUN-1001 : 865 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 255 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45437, tnet num: 10429, tinst num: 4576, tnode num: 53516, tedge num: 77065.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2220 mslices, 2226 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 711144, over cnt = 1383(3%), over = 2443, worst = 9
PHY-1002 : len = 723176, over cnt = 734(2%), over = 1021, worst = 9
PHY-1002 : len = 729832, over cnt = 277(0%), over = 389, worst = 5
PHY-1002 : len = 734512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.754444s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (74.6%)

PHY-1001 : Congestion index: top1 = 50.62, top5 = 44.03, top10 = 40.53, top15 = 38.27.
PHY-1001 : End global routing;  0.947942s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (74.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 559, reserve = 551, peak = 561.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 812, reserve = 807, peak = 812.
PHY-1001 : End build detailed router design. 2.820098s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (58.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 123552, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.165917s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (42.9%)

PHY-1001 : Current memory(MB): used = 846, reserve = 842, peak = 846.
PHY-1001 : End phase 1; 1.172843s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (42.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.92945e+06, over cnt = 991(0%), over = 1001, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 852, reserve = 847, peak = 852.
PHY-1001 : End initial routed; 29.191424s wall, 20.500000s user + 0.234375s system = 20.734375s CPU (71.0%)

PHY-1001 : Update timing.....
PHY-1001 : 346/9788(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.787   |  -1098.009  |  387  
RUN-1001 :   Hold   |   0.088   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.613786s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (76.5%)

PHY-1001 : Current memory(MB): used = 864, reserve = 860, peak = 864.
PHY-1001 : End phase 2; 30.805309s wall, 21.718750s user + 0.250000s system = 21.968750s CPU (71.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 35 pins with SWNS -4.694ns STNS -1074.921ns FEP 387.
PHY-1001 : End OPT Iter 1; 0.239667s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (78.2%)

PHY-1022 : len = 1.92976e+06, over cnt = 1016(0%), over = 1026, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.368566s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (80.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90319e+06, over cnt = 336(0%), over = 339, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.200469s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (69.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.89887e+06, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.387888s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (60.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.89935e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.153764s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (81.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.8993e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.121027s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (103.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.8993e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.141266s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (55.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.8993e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.155317s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (80.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.8993e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.210834s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (74.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.8993e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.099213s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (78.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.8993e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.106255s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.4%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.89935e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.104875s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (89.4%)

PHY-1001 : Update timing.....
PHY-1001 : 346/9788(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.694   |  -1077.053  |  388  
RUN-1001 :   Hold   |   0.088   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.623345s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (80.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 295 feed throughs used by 180 nets
PHY-1001 : End commit to database; 1.140444s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (82.2%)

PHY-1001 : Current memory(MB): used = 933, reserve = 931, peak = 933.
PHY-1001 : End phase 3; 6.022116s wall, 4.562500s user + 0.046875s system = 4.609375s CPU (76.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -4.694ns STNS -1076.916ns FEP 388.
PHY-1001 : End OPT Iter 1; 0.202308s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.3%)

PHY-1022 : len = 1.89938e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.326446s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.694ns, -1076.916ns, 388}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.89928e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.105959s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (73.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.89926e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.091351s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (68.4%)

PHY-1001 : Update timing.....
PHY-1001 : 346/9788(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.694   |  -1081.836  |  388  
RUN-1001 :   Hold   |   0.088   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.615973s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (65.7%)

PHY-1001 : Current memory(MB): used = 937, reserve = 935, peak = 937.
PHY-1001 : End phase 4; 2.169658s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (65.5%)

PHY-1003 : Routed, final wirelength = 1.89926e+06
PHY-1001 : Current memory(MB): used = 937, reserve = 935, peak = 937.
PHY-1001 : End export database. 0.032551s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.0%)

PHY-1001 : End detail routing;  43.260825s wall, 30.015625s user + 0.359375s system = 30.375000s CPU (70.2%)

RUN-1003 : finish command "route" in  45.607245s wall, 31.593750s user + 0.453125s system = 32.046875s CPU (70.3%)

RUN-1004 : used memory is 833 MB, reserved memory is 829 MB, peak memory is 937 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8164   out of  19600   41.65%
#reg                     3233   out of  19600   16.49%
#le                      8597
  #lut only              5364   out of   8597   62.39%
  #reg only               433   out of   8597    5.04%
  #lut&reg               2800   out of   8597   32.57%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1647
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    258
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    56


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8597   |7426    |738     |3245    |25      |3       |
|  ISP                       |AHBISP                                          |1450   |805     |356     |845     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |593    |251     |142     |340     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |76     |30      |18      |48      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |4       |0       |9       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |69     |26      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |0       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |69     |28      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |4       |0       |9       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |67     |28      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|    u_CC                    |CC                                              |109    |89      |20      |72      |0       |0       |
|    u_bypass                |bypass                                          |118    |78      |40      |45      |0       |0       |
|    u_demosaic              |demosaic                                        |443    |217     |142     |284     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |101    |41      |31      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |79     |34      |27      |51      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |81     |39      |27      |55      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |88     |44      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                           |32     |32      |0       |14      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |14     |14      |0       |8       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |5      |5       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |37     |37      |0       |15      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |3      |3       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |23     |19      |0       |22      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |5      |5       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |5      |5       |0       |3       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |136    |82      |18      |109     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |6       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |28      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |35     |28      |0       |35      |0       |0       |
|  kb                        |Keyboard                                        |94     |78      |16      |46      |0       |0       |
|  sd_reader                 |sd_reader                                       |729    |624     |100     |327     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |339    |305     |34      |148     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |759    |569     |119     |422     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |426    |282     |73      |292     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |149    |104     |21      |119     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |17     |17      |0       |17      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |41     |30      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |29      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |173    |96      |30      |133     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |27     |12      |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |37     |23      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |27      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |333    |287     |46      |130     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |57     |45      |12      |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |48     |48      |0       |15      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |27      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |111    |93      |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |73     |61      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5097   |5032    |51      |1362    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |152    |87      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5465  
    #2          2       2122  
    #3          3       708   
    #4          4       643   
    #5        5-10      920   
    #6        11-50     500   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.399850s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (113.9%)

RUN-1004 : used memory is 834 MB, reserved memory is 830 MB, peak memory is 937 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45437, tnet num: 10429, tinst num: 4576, tnode num: 53516, tedge num: 77065.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4576
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10431, pip num: 120813
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 295
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3101 valid insts, and 327616 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.099967s wall, 90.296875s user + 1.031250s system = 91.328125s CPU (504.6%)

RUN-1004 : used memory is 986 MB, reserved memory is 981 MB, peak memory is 1101 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240626_111710.log"
