============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Thu Jun 23 21:17:06 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(680)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1142)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
RUN-1001 : Project manager successfully analyzed 66 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.787163s wall, 1.578125s user + 0.140625s system = 1.718750s CPU (96.2%)

RUN-1004 : used memory is 338 MB, reserved memory is 314 MB, peak memory is 345 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 12810 instances
RUN-0007 : 8307 luts, 3338 seqs, 689 mslices, 360 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 15294 nets
RUN-1001 : 9052 nets have 2 pins
RUN-1001 : 4731 nets have [3 - 5] pins
RUN-1001 : 876 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 299 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     895     
RUN-1001 :   No   |  Yes  |  No   |     91      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1036     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  87   |     10     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 103
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12808 instances, 8307 luts, 3338 seqs, 1049 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1529 pins
PHY-0007 : Cell area utilization is 53%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 63779, tnet num: 14995, tinst num: 12808, tnode num: 75348, tedge num: 105642.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14995 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.390689s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (95.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.45621e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12808.
PHY-3001 : Level 1 #clusters 1796.
PHY-3001 : End clustering;  0.093681s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.33018e+06, overlap = 452.406
PHY-3002 : Step(2): len = 1.12318e+06, overlap = 524.125
PHY-3002 : Step(3): len = 813367, overlap = 662.844
PHY-3002 : Step(4): len = 728100, overlap = 714.719
PHY-3002 : Step(5): len = 573834, overlap = 813.719
PHY-3002 : Step(6): len = 502887, overlap = 870.75
PHY-3002 : Step(7): len = 393715, overlap = 973.781
PHY-3002 : Step(8): len = 333600, overlap = 1029.25
PHY-3002 : Step(9): len = 284178, overlap = 1100.88
PHY-3002 : Step(10): len = 254621, overlap = 1130.31
PHY-3002 : Step(11): len = 221085, overlap = 1151.91
PHY-3002 : Step(12): len = 200261, overlap = 1171.31
PHY-3002 : Step(13): len = 181538, overlap = 1201.72
PHY-3002 : Step(14): len = 166016, overlap = 1224.28
PHY-3002 : Step(15): len = 148070, overlap = 1243.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.82924e-06
PHY-3002 : Step(16): len = 155329, overlap = 1233.88
PHY-3002 : Step(17): len = 199019, overlap = 1206.16
PHY-3002 : Step(18): len = 209739, overlap = 1111.22
PHY-3002 : Step(19): len = 224479, overlap = 1058.62
PHY-3002 : Step(20): len = 229047, overlap = 1043.47
PHY-3002 : Step(21): len = 229832, overlap = 1004.25
PHY-3002 : Step(22): len = 227449, overlap = 991.156
PHY-3002 : Step(23): len = 225124, overlap = 976.938
PHY-3002 : Step(24): len = 224329, overlap = 971.75
PHY-3002 : Step(25): len = 222619, overlap = 965.156
PHY-3002 : Step(26): len = 222287, overlap = 951.875
PHY-3002 : Step(27): len = 220569, overlap = 945.156
PHY-3002 : Step(28): len = 220440, overlap = 953.312
PHY-3002 : Step(29): len = 219048, overlap = 964.344
PHY-3002 : Step(30): len = 219222, overlap = 962.375
PHY-3002 : Step(31): len = 217786, overlap = 974.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.65849e-06
PHY-3002 : Step(32): len = 237728, overlap = 953.875
PHY-3002 : Step(33): len = 257652, overlap = 895.25
PHY-3002 : Step(34): len = 267509, overlap = 854.406
PHY-3002 : Step(35): len = 270501, overlap = 856.656
PHY-3002 : Step(36): len = 268945, overlap = 855.656
PHY-3002 : Step(37): len = 266440, overlap = 857.719
PHY-3002 : Step(38): len = 264298, overlap = 845.062
PHY-3002 : Step(39): len = 262041, overlap = 845
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.31697e-06
PHY-3002 : Step(40): len = 282008, overlap = 810.75
PHY-3002 : Step(41): len = 305294, overlap = 750.344
PHY-3002 : Step(42): len = 316607, overlap = 721.031
PHY-3002 : Step(43): len = 319644, overlap = 707
PHY-3002 : Step(44): len = 318327, overlap = 713.375
PHY-3002 : Step(45): len = 315203, overlap = 734.188
PHY-3002 : Step(46): len = 312778, overlap = 746.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.46339e-05
PHY-3002 : Step(47): len = 339173, overlap = 699.312
PHY-3002 : Step(48): len = 363399, overlap = 650.812
PHY-3002 : Step(49): len = 378545, overlap = 611.25
PHY-3002 : Step(50): len = 383664, overlap = 611.562
PHY-3002 : Step(51): len = 380821, overlap = 597.75
PHY-3002 : Step(52): len = 378736, overlap = 601.312
PHY-3002 : Step(53): len = 376617, overlap = 587.719
PHY-3002 : Step(54): len = 376501, overlap = 588.969
PHY-3002 : Step(55): len = 376984, overlap = 586.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.92679e-05
PHY-3002 : Step(56): len = 410370, overlap = 553.406
PHY-3002 : Step(57): len = 430367, overlap = 524.031
PHY-3002 : Step(58): len = 438685, overlap = 472.406
PHY-3002 : Step(59): len = 441140, overlap = 471.75
PHY-3002 : Step(60): len = 442257, overlap = 461.031
PHY-3002 : Step(61): len = 441685, overlap = 450.469
PHY-3002 : Step(62): len = 438267, overlap = 442.375
PHY-3002 : Step(63): len = 438020, overlap = 441.219
PHY-3002 : Step(64): len = 438815, overlap = 447.719
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.85358e-05
PHY-3002 : Step(65): len = 467395, overlap = 417.25
PHY-3002 : Step(66): len = 484956, overlap = 387.562
PHY-3002 : Step(67): len = 489204, overlap = 354.875
PHY-3002 : Step(68): len = 492361, overlap = 345.156
PHY-3002 : Step(69): len = 497126, overlap = 344.312
PHY-3002 : Step(70): len = 500130, overlap = 344.562
PHY-3002 : Step(71): len = 497578, overlap = 332.094
PHY-3002 : Step(72): len = 495189, overlap = 343.188
PHY-3002 : Step(73): len = 494531, overlap = 350.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000117072
PHY-3002 : Step(74): len = 517068, overlap = 329.594
PHY-3002 : Step(75): len = 530424, overlap = 315.312
PHY-3002 : Step(76): len = 533424, overlap = 320.281
PHY-3002 : Step(77): len = 536501, overlap = 313.219
PHY-3002 : Step(78): len = 542815, overlap = 302.125
PHY-3002 : Step(79): len = 546179, overlap = 285.875
PHY-3002 : Step(80): len = 544528, overlap = 294.75
PHY-3002 : Step(81): len = 543953, overlap = 295.844
PHY-3002 : Step(82): len = 546004, overlap = 287.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000234143
PHY-3002 : Step(83): len = 563478, overlap = 271.75
PHY-3002 : Step(84): len = 577717, overlap = 248.125
PHY-3002 : Step(85): len = 582881, overlap = 225.281
PHY-3002 : Step(86): len = 587369, overlap = 213.312
PHY-3002 : Step(87): len = 592771, overlap = 194.594
PHY-3002 : Step(88): len = 594604, overlap = 198.562
PHY-3002 : Step(89): len = 590998, overlap = 207.906
PHY-3002 : Step(90): len = 590089, overlap = 219.094
PHY-3002 : Step(91): len = 592517, overlap = 215.844
PHY-3002 : Step(92): len = 593673, overlap = 213.438
PHY-3002 : Step(93): len = 591810, overlap = 206.781
PHY-3002 : Step(94): len = 590924, overlap = 202.5
PHY-3002 : Step(95): len = 591647, overlap = 214.156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000458959
PHY-3002 : Step(96): len = 603454, overlap = 214.594
PHY-3002 : Step(97): len = 611822, overlap = 209.688
PHY-3002 : Step(98): len = 613541, overlap = 203.219
PHY-3002 : Step(99): len = 615160, overlap = 202.688
PHY-3002 : Step(100): len = 618788, overlap = 184
PHY-3002 : Step(101): len = 620908, overlap = 170
PHY-3002 : Step(102): len = 620825, overlap = 162.125
PHY-3002 : Step(103): len = 621358, overlap = 163.219
PHY-3002 : Step(104): len = 623350, overlap = 157.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000885587
PHY-3002 : Step(105): len = 628665, overlap = 159.25
PHY-3002 : Step(106): len = 634787, overlap = 142.906
PHY-3002 : Step(107): len = 637770, overlap = 138.531
PHY-3002 : Step(108): len = 639237, overlap = 143.531
PHY-3002 : Step(109): len = 640722, overlap = 136.344
PHY-3002 : Step(110): len = 642025, overlap = 143.719
PHY-3002 : Step(111): len = 641864, overlap = 138.25
PHY-3002 : Step(112): len = 642004, overlap = 131.938
PHY-3002 : Step(113): len = 642903, overlap = 138.312
PHY-3002 : Step(114): len = 643571, overlap = 145.5
PHY-3002 : Step(115): len = 643777, overlap = 145.094
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00153793
PHY-3002 : Step(116): len = 646574, overlap = 140.75
PHY-3002 : Step(117): len = 649884, overlap = 137.688
PHY-3002 : Step(118): len = 652500, overlap = 137.188
PHY-3002 : Step(119): len = 654993, overlap = 140.281
PHY-3002 : Step(120): len = 656472, overlap = 140.094
PHY-3002 : Step(121): len = 656989, overlap = 147.094
PHY-3002 : Step(122): len = 656512, overlap = 146.781
PHY-3002 : Step(123): len = 656153, overlap = 147.844
PHY-3002 : Step(124): len = 657058, overlap = 145.969
PHY-3002 : Step(125): len = 658154, overlap = 149.781
PHY-3002 : Step(126): len = 658200, overlap = 151.281
PHY-3002 : Step(127): len = 658335, overlap = 154.219
PHY-3002 : Step(128): len = 659137, overlap = 154.656
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00277575
PHY-3002 : Step(129): len = 660896, overlap = 151.625
PHY-3002 : Step(130): len = 663289, overlap = 153.719
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024111s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (259.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 888104, over cnt = 2078(5%), over = 12240, worst = 111
PHY-1001 : End global iterations;  0.691762s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (149.1%)

PHY-1001 : Congestion index: top1 = 129.48, top5 = 88.74, top10 = 72.70, top15 = 63.42.
PHY-3001 : End congestion estimation;  0.878267s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (138.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14995 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.683250s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000253394
PHY-3002 : Step(131): len = 774352, overlap = 88.0625
PHY-3002 : Step(132): len = 767835, overlap = 66.7188
PHY-3002 : Step(133): len = 761675, overlap = 59.3438
PHY-3002 : Step(134): len = 761641, overlap = 53.0938
PHY-3002 : Step(135): len = 764596, overlap = 40.5312
PHY-3002 : Step(136): len = 761335, overlap = 35.8438
PHY-3002 : Step(137): len = 757266, overlap = 34.625
PHY-3002 : Step(138): len = 751715, overlap = 40.375
PHY-3002 : Step(139): len = 745837, overlap = 41.8438
PHY-3002 : Step(140): len = 742403, overlap = 39.5312
PHY-3002 : Step(141): len = 737395, overlap = 44.1875
PHY-3002 : Step(142): len = 733479, overlap = 42.4375
PHY-3002 : Step(143): len = 729561, overlap = 43.5938
PHY-3002 : Step(144): len = 727525, overlap = 46.0938
PHY-3002 : Step(145): len = 725596, overlap = 38.6562
PHY-3002 : Step(146): len = 721723, overlap = 40.25
PHY-3002 : Step(147): len = 719990, overlap = 38.0938
PHY-3002 : Step(148): len = 718961, overlap = 36.8438
PHY-3002 : Step(149): len = 716366, overlap = 40.3125
PHY-3002 : Step(150): len = 715764, overlap = 36.8125
PHY-3002 : Step(151): len = 714638, overlap = 38.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000506789
PHY-3002 : Step(152): len = 722268, overlap = 36.0625
PHY-3002 : Step(153): len = 724719, overlap = 37.4062
PHY-3002 : Step(154): len = 729615, overlap = 37.875
PHY-3002 : Step(155): len = 733863, overlap = 38.3125
PHY-3002 : Step(156): len = 735252, overlap = 39.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101358
PHY-3002 : Step(157): len = 738067, overlap = 38.9062
PHY-3002 : Step(158): len = 740207, overlap = 38.5625
PHY-3002 : Step(159): len = 749668, overlap = 41.1562
PHY-3002 : Step(160): len = 753804, overlap = 41.375
PHY-3002 : Step(161): len = 750882, overlap = 41.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 131/15294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 871816, over cnt = 2867(8%), over = 12393, worst = 54
PHY-1001 : End global iterations;  1.036155s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (167.4%)

PHY-1001 : Congestion index: top1 = 110.00, top5 = 78.03, top10 = 66.33, top15 = 60.02.
PHY-3001 : End congestion estimation;  1.268004s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (155.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14995 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.694612s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000259224
PHY-3002 : Step(162): len = 746062, overlap = 146.156
PHY-3002 : Step(163): len = 736147, overlap = 118.406
PHY-3002 : Step(164): len = 727148, overlap = 94.9688
PHY-3002 : Step(165): len = 717454, overlap = 86.9375
PHY-3002 : Step(166): len = 709611, overlap = 83.8125
PHY-3002 : Step(167): len = 703322, overlap = 86.375
PHY-3002 : Step(168): len = 697848, overlap = 89.1875
PHY-3002 : Step(169): len = 692650, overlap = 94.625
PHY-3002 : Step(170): len = 687678, overlap = 96.9062
PHY-3002 : Step(171): len = 683705, overlap = 95.7812
PHY-3002 : Step(172): len = 679010, overlap = 100.875
PHY-3002 : Step(173): len = 673696, overlap = 111.969
PHY-3002 : Step(174): len = 671110, overlap = 109.312
PHY-3002 : Step(175): len = 668717, overlap = 108.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000518449
PHY-3002 : Step(176): len = 676563, overlap = 99.0625
PHY-3002 : Step(177): len = 680705, overlap = 89.7188
PHY-3002 : Step(178): len = 686611, overlap = 78.9688
PHY-3002 : Step(179): len = 689711, overlap = 79.9688
PHY-3002 : Step(180): len = 692039, overlap = 73.3438
PHY-3002 : Step(181): len = 693950, overlap = 71.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0010369
PHY-3002 : Step(182): len = 699832, overlap = 66.75
PHY-3002 : Step(183): len = 702675, overlap = 63.625
PHY-3002 : Step(184): len = 705632, overlap = 63.2188
PHY-3002 : Step(185): len = 711056, overlap = 56.75
PHY-3002 : Step(186): len = 714472, overlap = 57.1875
PHY-3002 : Step(187): len = 716312, overlap = 52.1562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 63779, tnet num: 14995, tinst num: 12808, tnode num: 75348, tedge num: 105642.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.091981s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (100.2%)

RUN-1004 : used memory is 535 MB, reserved memory is 521 MB, peak memory is 623 MB
OPT-1001 : Total overflow 325.38 peak overflow 6.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 303/15294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 843552, over cnt = 3114(8%), over = 11157, worst = 32
PHY-1001 : End global iterations;  1.046563s wall, 1.843750s user + 0.031250s system = 1.875000s CPU (179.2%)

PHY-1001 : Congestion index: top1 = 93.38, top5 = 69.78, top10 = 60.70, top15 = 55.62.
PHY-1001 : End incremental global routing;  1.278733s wall, 2.062500s user + 0.046875s system = 2.109375s CPU (165.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14995 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.662029s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (99.1%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12710 has valid locations, 176 needs to be replaced
PHY-3001 : design contains 12959 instances, 8322 luts, 3474 seqs, 1049 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 731644
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13111/15445.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 854280, over cnt = 3107(8%), over = 11174, worst = 32
PHY-1001 : End global iterations;  0.201560s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (139.5%)

PHY-1001 : Congestion index: top1 = 93.62, top5 = 70.17, top10 = 61.08, top15 = 55.99.
PHY-3001 : End congestion estimation;  0.456580s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (116.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 64333, tnet num: 15146, tinst num: 12959, tnode num: 76251, tedge num: 106448.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.139382s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (98.7%)

RUN-1004 : used memory is 575 MB, reserved memory is 570 MB, peak memory is 633 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.835801s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(188): len = 731137, overlap = 0.5625
PHY-3002 : Step(189): len = 730769, overlap = 0.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13214/15445.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 854016, over cnt = 3133(8%), over = 11275, worst = 32
PHY-1001 : End global iterations;  0.169818s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 93.77, top5 = 70.28, top10 = 61.22, top15 = 56.11.
PHY-3001 : End congestion estimation;  0.441531s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.745946s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00102441
PHY-3002 : Step(190): len = 730727, overlap = 53.1875
PHY-3002 : Step(191): len = 731054, overlap = 52.9062
PHY-3001 : Final: Len = 731054, Over = 52.9062
PHY-3001 : End incremental placement;  3.939741s wall, 3.734375s user + 0.375000s system = 4.109375s CPU (104.3%)

OPT-1001 : Total overflow 327.84 peak overflow 6.72
OPT-1001 : End high-fanout net optimization;  6.287906s wall, 6.828125s user + 0.453125s system = 7.281250s CPU (115.8%)

OPT-1001 : Current memory(MB): used = 631, reserve = 620, peak = 645.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13185/15445.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 855752, over cnt = 3113(8%), over = 10743, worst = 32
PHY-1002 : len = 920176, over cnt = 2148(6%), over = 4919, worst = 19
PHY-1002 : len = 949656, over cnt = 899(2%), over = 2006, worst = 19
PHY-1002 : len = 970160, over cnt = 179(0%), over = 340, worst = 12
PHY-1002 : len = 975312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.920515s wall, 2.703125s user + 0.109375s system = 2.812500s CPU (146.4%)

PHY-1001 : Congestion index: top1 = 68.69, top5 = 60.42, top10 = 55.76, top15 = 52.66.
OPT-1001 : End congestion update;  2.197796s wall, 2.968750s user + 0.109375s system = 3.078125s CPU (140.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15146 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.608723s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (100.1%)

OPT-0007 : Start: WNS -28484 TNS -312508 NUM_FEPS 11
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 630, reserve = 618, peak = 645.
OPT-1001 : End physical optimization;  10.448893s wall, 11.843750s user + 0.671875s system = 12.515625s CPU (119.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8322 LUT to BLE ...
SYN-4008 : Packed 8322 LUT and 1343 SEQ to BLE.
SYN-4003 : Packing 2131 remaining SEQ's ...
SYN-4005 : Packed 1866 SEQ with LUT/SLICE
SYN-4006 : 5170 single LUT's are left
SYN-4006 : 265 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8587/9758 primitive instances ...
PHY-3001 : End packing;  1.070434s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (100.7%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6091 instances
RUN-1001 : 2987 mslices, 2988 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 14350 nets
RUN-1001 : 7369 nets have 2 pins
RUN-1001 : 5094 nets have [3 - 5] pins
RUN-1001 : 1070 nets have [6 - 10] pins
RUN-1001 : 373 nets have [11 - 20] pins
RUN-1001 : 438 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6089 instances, 5975 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 755445, Over = 190.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8214/14350.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 958264, over cnt = 2104(5%), over = 3227, worst = 7
PHY-1002 : len = 962720, over cnt = 1473(4%), over = 2057, worst = 7
PHY-1002 : len = 974872, over cnt = 636(1%), over = 922, worst = 7
PHY-1002 : len = 987536, over cnt = 193(0%), over = 231, worst = 4
PHY-1002 : len = 992064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.710035s wall, 2.171875s user + 0.171875s system = 2.343750s CPU (137.1%)

PHY-1001 : Congestion index: top1 = 67.46, top5 = 59.78, top10 = 55.53, top15 = 52.62.
PHY-3001 : End congestion estimation;  2.082776s wall, 2.531250s user + 0.187500s system = 2.718750s CPU (130.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 62942, tnet num: 14051, tinst num: 6089, tnode num: 72629, tedge num: 108102.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.566729s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (94.7%)

RUN-1004 : used memory is 589 MB, reserved memory is 581 MB, peak memory is 645 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.285345s wall, 2.140625s user + 0.046875s system = 2.187500s CPU (95.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.20689e-05
PHY-3002 : Step(192): len = 733496, overlap = 205.75
PHY-3002 : Step(193): len = 722776, overlap = 211.5
PHY-3002 : Step(194): len = 716091, overlap = 224
PHY-3002 : Step(195): len = 710792, overlap = 230.5
PHY-3002 : Step(196): len = 707801, overlap = 230.25
PHY-3002 : Step(197): len = 705211, overlap = 237.25
PHY-3002 : Step(198): len = 702731, overlap = 232.25
PHY-3002 : Step(199): len = 700240, overlap = 225.5
PHY-3002 : Step(200): len = 697858, overlap = 225
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144138
PHY-3002 : Step(201): len = 713138, overlap = 201.5
PHY-3002 : Step(202): len = 722980, overlap = 195
PHY-3002 : Step(203): len = 729538, overlap = 184.25
PHY-3002 : Step(204): len = 732594, overlap = 177.5
PHY-3002 : Step(205): len = 732411, overlap = 168.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000288275
PHY-3002 : Step(206): len = 746441, overlap = 156.75
PHY-3002 : Step(207): len = 755464, overlap = 147.25
PHY-3002 : Step(208): len = 765445, overlap = 140.5
PHY-3002 : Step(209): len = 766881, overlap = 145.25
PHY-3002 : Step(210): len = 765789, overlap = 142.5
PHY-3002 : Step(211): len = 765131, overlap = 140.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.144454s wall, 0.781250s user + 1.921875s system = 2.703125s CPU (236.2%)

PHY-3001 : Trial Legalized: Len = 824058
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 659/14350.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 976040, over cnt = 2746(7%), over = 5005, worst = 11
PHY-1002 : len = 1.00103e+06, over cnt = 1541(4%), over = 2308, worst = 11
PHY-1002 : len = 1.01943e+06, over cnt = 706(2%), over = 974, worst = 9
PHY-1002 : len = 1.0303e+06, over cnt = 199(0%), over = 253, worst = 5
PHY-1002 : len = 1.03559e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.454983s wall, 3.625000s user + 0.296875s system = 3.921875s CPU (159.8%)

PHY-1001 : Congestion index: top1 = 67.18, top5 = 60.94, top10 = 56.82, top15 = 53.70.
PHY-3001 : End congestion estimation;  2.822701s wall, 3.968750s user + 0.312500s system = 4.281250s CPU (151.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.740764s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198064
PHY-3002 : Step(212): len = 789385, overlap = 57.5
PHY-3002 : Step(213): len = 779551, overlap = 67.25
PHY-3002 : Step(214): len = 771194, overlap = 88
PHY-3002 : Step(215): len = 764998, overlap = 103.5
PHY-3002 : Step(216): len = 761441, overlap = 111
PHY-3002 : Step(217): len = 759244, overlap = 117
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000396128
PHY-3002 : Step(218): len = 770405, overlap = 99.5
PHY-3002 : Step(219): len = 776219, overlap = 93.5
PHY-3002 : Step(220): len = 781884, overlap = 92.75
PHY-3002 : Step(221): len = 784842, overlap = 91.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021925s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.3%)

PHY-3001 : Legalized: Len = 806089, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.050861s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.2%)

PHY-3001 : 47 instances has been re-located, deltaX = 9, deltaY = 26, maxDist = 1.
PHY-3001 : Final: Len = 806795, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 62942, tnet num: 14051, tinst num: 6089, tnode num: 72629, tedge num: 108102.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.725332s wall, 1.671875s user + 0.062500s system = 1.734375s CPU (100.5%)

RUN-1004 : used memory is 592 MB, reserved memory is 591 MB, peak memory is 670 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5198/14350.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 985024, over cnt = 2560(7%), over = 4013, worst = 6
PHY-1002 : len = 998560, over cnt = 1483(4%), over = 2024, worst = 6
PHY-1002 : len = 1.01521e+06, over cnt = 573(1%), over = 748, worst = 5
PHY-1002 : len = 1.02287e+06, over cnt = 209(0%), over = 299, worst = 5
PHY-1002 : len = 1.02823e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.006151s wall, 2.859375s user + 0.156250s system = 3.015625s CPU (150.3%)

PHY-1001 : Congestion index: top1 = 64.07, top5 = 58.72, top10 = 55.12, top15 = 52.29.
PHY-1001 : End incremental global routing;  2.323287s wall, 3.171875s user + 0.171875s system = 3.343750s CPU (143.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14051 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.683053s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (98.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6014 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 6097 instances, 5983 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 807967
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13047/14362.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02939e+06, over cnt = 37(0%), over = 37, worst = 1
PHY-1002 : len = 1.02938e+06, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 1.02959e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.429389s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 64.07, top5 = 58.72, top10 = 55.13, top15 = 52.31.
PHY-3001 : End congestion estimation;  0.740904s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (103.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 63023, tnet num: 14063, tinst num: 6097, tnode num: 72734, tedge num: 108231.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.666658s wall, 1.562500s user + 0.109375s system = 1.671875s CPU (100.3%)

RUN-1004 : used memory is 626 MB, reserved memory is 621 MB, peak memory is 680 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.345636s wall, 2.218750s user + 0.125000s system = 2.343750s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(222): len = 807652, overlap = 0
PHY-3002 : Step(223): len = 807542, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13043/14362.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02892e+06, over cnt = 34(0%), over = 40, worst = 4
PHY-1002 : len = 1.02904e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 1.02918e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 1.02922e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 1.02924e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.747893s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (106.5%)

PHY-1001 : Congestion index: top1 = 64.07, top5 = 58.72, top10 = 55.12, top15 = 52.30.
PHY-3001 : End congestion estimation;  1.066966s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (104.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.841783s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000344678
PHY-3002 : Step(224): len = 807525, overlap = 0
PHY-3002 : Step(225): len = 807535, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 807531, Over = 0
PHY-3001 : End spreading;  0.045314s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.4%)

PHY-3001 : Final: Len = 807531, Over = 0
PHY-3001 : End incremental placement;  5.441724s wall, 5.578125s user + 0.406250s system = 5.984375s CPU (110.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.903764s wall, 9.859375s user + 0.703125s system = 10.562500s CPU (118.6%)

OPT-1001 : Current memory(MB): used = 688, reserve = 685, peak = 691.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13044/14362.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02917e+06, over cnt = 22(0%), over = 25, worst = 3
PHY-1002 : len = 1.02918e+06, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 1.02925e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.02926e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.573582s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (100.8%)

PHY-1001 : Congestion index: top1 = 64.07, top5 = 58.72, top10 = 55.11, top15 = 52.29.
OPT-1001 : End congestion update;  0.880618s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (101.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.564964s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (99.6%)

OPT-0007 : Start: WNS -25786 TNS -282396 NUM_FEPS 11
OPT-1001 : End path based optimization;  1.447546s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (100.4%)

OPT-1001 : Current memory(MB): used = 688, reserve = 686, peak = 691.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.561289s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13054/14362.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02926e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128022s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.6%)

PHY-1001 : Congestion index: top1 = 64.07, top5 = 58.72, top10 = 55.11, top15 = 52.29.
PHY-1001 : End incremental global routing;  0.447610s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (101.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.709645s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (99.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13054/14362.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02926e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136101s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (103.3%)

PHY-1001 : Congestion index: top1 = 64.07, top5 = 58.72, top10 = 55.11, top15 = 52.29.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.581439s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (99.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -25786 TNS -282396 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 63.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -25786ps with too many logic level 62 
RUN-1001 :       #2 path slack -25786ps with too many logic level 62 
RUN-1001 :       #3 path slack -25736ps with too many logic level 62 
RUN-1001 :       #4 path slack -25736ps with too many logic level 62 
RUN-1001 :       #5 path slack -25736ps with too many logic level 62 
RUN-1001 :       #6 path slack -25736ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14362 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14362 nets
OPT-1001 : End physical optimization;  15.137226s wall, 15.906250s user + 0.906250s system = 16.812500s CPU (111.1%)

RUN-1003 : finish command "place" in  48.345280s wall, 70.296875s user + 13.390625s system = 83.687500s CPU (173.1%)

RUN-1004 : used memory is 594 MB, reserved memory is 592 MB, peak memory is 691 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.226770s wall, 3.734375s user + 0.109375s system = 3.843750s CPU (172.6%)

RUN-1004 : used memory is 594 MB, reserved memory is 593 MB, peak memory is 691 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6099 instances
RUN-1001 : 2987 mslices, 2996 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 14362 nets
RUN-1001 : 7369 nets have 2 pins
RUN-1001 : 5097 nets have [3 - 5] pins
RUN-1001 : 1072 nets have [6 - 10] pins
RUN-1001 : 376 nets have [11 - 20] pins
RUN-1001 : 443 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 63023, tnet num: 14063, tinst num: 6097, tnode num: 72734, tedge num: 108231.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.414996s wall, 1.343750s user + 0.078125s system = 1.421875s CPU (100.5%)

RUN-1004 : used memory is 596 MB, reserved memory is 590 MB, peak memory is 691 MB
PHY-1001 : 2987 mslices, 2996 lslices, 62 pads, 12 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 949600, over cnt = 2801(7%), over = 5089, worst = 12
PHY-1002 : len = 973776, over cnt = 1627(4%), over = 2464, worst = 10
PHY-1002 : len = 987920, over cnt = 890(2%), over = 1315, worst = 8
PHY-1002 : len = 1.00809e+06, over cnt = 35(0%), over = 45, worst = 4
PHY-1002 : len = 1.00887e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.174548s wall, 3.250000s user + 0.390625s system = 3.640625s CPU (167.4%)

PHY-1001 : Congestion index: top1 = 63.58, top5 = 57.78, top10 = 54.17, top15 = 51.50.
PHY-1001 : End global routing;  2.503744s wall, 3.578125s user + 0.390625s system = 3.968750s CPU (158.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 678, reserve = 675, peak = 691.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 942, reserve = 941, peak = 942.
PHY-1001 : End build detailed router design. 4.502190s wall, 4.218750s user + 0.203125s system = 4.421875s CPU (98.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 131416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.271397s wall, 4.140625s user + 0.125000s system = 4.265625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 976, reserve = 976, peak = 976.
PHY-1001 : End phase 1; 4.278450s wall, 4.156250s user + 0.125000s system = 4.281250s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 7713 net; 43.997815s wall, 42.421875s user + 1.031250s system = 43.453125s CPU (98.8%)

PHY-1022 : len = 1.85447e+06, over cnt = 2807(0%), over = 2823, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 988, reserve = 986, peak = 988.
PHY-1001 : End initial routed; 63.971000s wall, 79.343750s user + 2.015625s system = 81.359375s CPU (127.2%)

PHY-1001 : Update timing.....
PHY-1001 : 1789/13189(13%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -41.819  |  -1502.415  |  656  
RUN-1001 :   Hold   |   0.154   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.455954s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 995, reserve = 995, peak = 995.
PHY-1001 : End phase 2; 66.427009s wall, 81.796875s user + 2.015625s system = 83.812500s CPU (126.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 979 nets with SWNS -40.246ns STNS -899.083ns FEP 514.
PHY-1001 : End OPT Iter 1; 0.534275s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (459.2%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 573 nets with SWNS -38.151ns STNS -573.999ns FEP 268.
PHY-1001 : End OPT Iter 2; 1.168618s wall, 2.921875s user + 0.062500s system = 2.984375s CPU (255.4%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 68 pins with SWNS -36.474ns STNS -555.552ns FEP 268.
PHY-1001 : End OPT Iter 3; 0.316302s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.8%)

PHY-1022 : len = 1.87362e+06, over cnt = 3925(0%), over = 3998, worst = 2, crit = 0
PHY-1001 : End optimize timing; 2.223725s wall, 5.906250s user + 0.062500s system = 5.968750s CPU (268.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84835e+06, over cnt = 1464(0%), over = 1487, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 5.311299s wall, 7.281250s user + 0.140625s system = 7.421875s CPU (139.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84618e+06, over cnt = 258(0%), over = 258, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.640766s wall, 3.328125s user + 0.093750s system = 3.421875s CPU (129.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8483e+06, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.390230s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (105.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84881e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 2.261716s wall, 2.234375s user + 0.015625s system = 2.250000s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.84981e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 1.974324s wall, 1.953125s user + 0.031250s system = 1.984375s CPU (100.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.85002e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 1.598558s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.8498e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 1.353712s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (100.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.84973e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.166445s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.84973e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.181350s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (103.4%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.84971e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.229416s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (95.4%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.84975e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.255979s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (103.8%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.84975e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.332909s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.6%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.84975e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.157418s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (148.9%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.84975e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.146124s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.2%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 1.84974e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.159737s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.8%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.84972e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 16; 0.192156s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.6%)

PHY-1001 : Update timing.....
PHY-1001 : 1431/13189(10%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.071  |  -657.515  |  331  
RUN-1001 :   Hold   |   0.130   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.465666s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (98.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 1314 feed throughs used by 910 nets
PHY-1001 : End commit to database; 1.858644s wall, 1.734375s user + 0.125000s system = 1.859375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1085, reserve = 1087, peak = 1085.
PHY-1001 : End phase 3; 25.178031s wall, 31.218750s user + 0.703125s system = 31.921875s CPU (126.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 85 pins with SWNS -36.348ns STNS -638.562ns FEP 331.
PHY-1001 : End OPT Iter 1; 0.460503s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (95.0%)

PHY-1022 : len = 1.84986e+06, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.639525s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (97.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-36.348ns, -638.562ns, 331}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84971e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.152255s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.6%)

PHY-1001 : Update timing.....
PHY-1001 : 1431/13189(10%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -37.788  |  -654.402  |  331  
RUN-1001 :   Hold   |   0.130   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.756530s wall, 2.656250s user + 0.031250s system = 2.687500s CPU (97.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 1315 feed throughs used by 911 nets
PHY-1001 : End commit to database; 1.989805s wall, 1.906250s user + 0.093750s system = 2.000000s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 1093, reserve = 1096, peak = 1093.
PHY-1001 : End phase 4; 5.582715s wall, 5.343750s user + 0.171875s system = 5.515625s CPU (98.8%)

PHY-1003 : Routed, final wirelength = 1.84971e+06
PHY-1001 : Current memory(MB): used = 1094, reserve = 1097, peak = 1094.
PHY-1001 : End export database. 0.111550s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.1%)

PHY-1001 : End detail routing;  106.509454s wall, 127.250000s user + 3.218750s system = 130.468750s CPU (122.5%)

RUN-1003 : finish command "route" in  111.314456s wall, 133.000000s user + 3.734375s system = 136.734375s CPU (122.8%)

RUN-1004 : used memory is 1090 MB, reserved memory is 1093 MB, peak memory is 1094 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        62
  #input                   12
  #output                  47
  #inout                    3

Utilization Statistics
#lut                    11251   out of  19600   57.40%
#reg                     3671   out of  19600   18.73%
#le                     11516
  #lut only              7845   out of  11516   68.12%
  #reg only               265   out of  11516    2.30%
  #lut&reg               3406   out of  11516   29.58%
#dsp                       29   out of     29  100.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       62   out of    186   33.33%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                  Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                      2274
#2        differentiator/filter/CLK                  GCLK               lslice             u_logic/Zehpw6[4]_syn_34.q0                             285
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                          75
#4        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                      16
#5        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0                    15
#6        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q0               9
#7        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               lslice             u_spi_master/u_spictrl/u_clkgen/running_reg_syn_5.q0    4
#8        i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             differentiator/filter/reg17_syn_49.f1                   3
#9        APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                     1
#10       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                         1
#11       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                      0
#12       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                      0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11516  |10283   |968     |3671    |12      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |2      |2       |0       |1       |0       |0       |
|  APBTube                               |APBTube                         |95     |78      |10      |68      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |8      |8       |0       |1       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |98     |83      |15      |65      |0       |0       |
|    KeyToCol                            |KeyToCol                        |79     |64      |15      |47      |0       |0       |
|  Buzzer                                |Buzzer                          |636    |576     |44      |324     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |76     |71      |0       |60      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |60     |52      |8       |34      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |57     |49      |8       |31      |0       |0       |
|    BDMA_BGM                            |BDMA                            |34     |34      |0       |32      |0       |0       |
|    BDMA_Sound                          |BDMA                            |38     |37      |0       |35      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |65     |52      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |52     |43      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |8      |8       |0       |2       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |9      |9       |0       |3       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |108    |102     |6       |28      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |108    |102     |6       |19      |0       |0       |
|  Interface_9341                        |Interface_9341                  |9      |9       |0       |5       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |135    |129     |6       |36      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |119    |111     |8       |14      |0       |0       |
|  Printer                               |Printer                         |333    |299     |26      |136     |0       |0       |
|    LCD_ini                             |LCD_ini                         |75     |58      |9       |24      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |71     |71      |0       |33      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |90     |90      |0       |29      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |58     |58      |0       |19      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |2      |2       |0       |0       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |2      |2       |0       |1       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |17     |13      |4       |7       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |155    |147     |0       |93      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |34     |34      |0       |18      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |18     |15      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |19     |18      |0       |19      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |16     |12      |0       |16      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |6      |6       |0       |3       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |4      |4       |0       |2       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |34     |34      |0       |12      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |34     |34      |0       |12      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |10     |10      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |8      |8       |0       |1       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |12     |12      |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |12     |12      |0       |3       |0       |0       |
|  SNR_reader                            |SNR_reader                      |95     |73      |22      |9       |0       |0       |
|  Timer                                 |Timer                           |44     |25      |10      |25      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |187    |173     |12      |122     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |74     |74      |0       |17      |0       |0       |
|  differentiator                        |differentiator                  |1280   |594     |487     |477     |0       |26      |
|    filter                              |filter                          |1117   |503     |415     |459     |0       |24      |
|  i2c                                   |i2c                             |411    |319     |92      |67      |0       |0       |
|    DUT_APB                             |apb                             |10     |10      |0       |10      |0       |0       |
|    DUT_FIFO_TX                         |fifo                            |56     |56      |0       |14      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |345    |253     |92      |43      |0       |0       |
|  pwm_dac                               |pwm                             |492    |360     |132     |43      |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |3      |3       |0       |2       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |6157   |6092    |59      |1494    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |996    |946     |41      |602     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |126    |123     |0       |126     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |14     |14      |0       |6       |0       |0       |
|    u_spictrl                           |spi_master_controller           |546    |505     |41      |178     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |129    |124     |5       |32      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |78     |60      |18      |28      |0       |0       |
|      u_txreg                           |spi_master_tx                   |307    |289     |18      |112     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |310    |304     |0       |292     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7304  
    #2          2       3015  
    #3          3       1333  
    #4          4       746   
    #5        5-10      1133  
    #6        11-50     735   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.27            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.213103s wall, 3.593750s user + 0.109375s system = 3.703125s CPU (167.3%)

RUN-1004 : used memory is 1088 MB, reserved memory is 1091 MB, peak memory is 1128 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 63023, tnet num: 14063, tinst num: 6097, tnode num: 72734, tedge num: 108231.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.387813s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (95.7%)

RUN-1004 : used memory is 1087 MB, reserved memory is 1090 MB, peak memory is 1128 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14063 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 12 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.071571s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (99.2%)

RUN-1004 : used memory is 1086 MB, reserved memory is 1088 MB, peak memory is 1128 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6097
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14362, pip num: 154728
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1315
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3119 valid insts, and 425143 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  11.921298s wall, 147.703125s user + 3.062500s system = 150.765625s CPU (1264.7%)

RUN-1004 : used memory is 1115 MB, reserved memory is 1123 MB, peak memory is 1292 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220623_211706.log"
