# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Feb 02 16:42:25 2021
# 
# Allegro PCB Router v16-6-111 made 2012/09/05 at 23:00:56
# Running on: processor21, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/orcadData/atmega/allegro\ATMEGA.dsn
# Batch File Name: pasde.do
# Did File Name: C:/orcadData/atmega/allegro/specctra.did
# Current time = Tue Feb 02 16:42:26 2021
# PCB C:/orcadData/atmega/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo= -2.8000 ylo= -7.6000 xhi=102.8000 yhi=102.8000
# Total 13 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 24, Images Processed 33, Padstacks Processed 7
# Nets Processed 40, Net Terminals 105
# PCB Area= 9216.000  EIC=8  Area/EIC=1152.000  SMDs=0
# Total Pin Count: 112
# Signal Connections Created 65
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 65
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1806.0850 Horizontal 1474.3976 Vertical 331.6874
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1806.0850 Horizontal 1476.5750 Vertical 329.5100
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/orcadData/atmega/allegro\ATMEGA_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaao07812.tmp ...
# All Components Selected.
# All Nets Selected.
# Net GND Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 65
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 1806.0850 Horizontal 1474.3976 Vertical 331.6874
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 1806.0850 Horizontal 1476.5750 Vertical 329.5100
# Attempts 23 Successes 23 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 42
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.38
# Manhattan Length 1806.0850 Horizontal 1474.3976 Vertical 331.6874
# Routed Length 721.6131 Horizontal 721.3600 Vertical   0.6110
# Ratio Actual / Manhattan   0.3995
# Unconnected Length 1084.7250 Horizontal 755.2150 Vertical 329.5100
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Bus successful, 23 of 23 wires routed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 42
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected   35.38
# Manhattan Length 1806.0850 Horizontal 1474.3976 Vertical 331.6874
# Routed Length 721.6131 Horizontal 721.3600 Vertical   0.6110
# Ratio Actual / Manhattan   0.3995
# Unconnected Length 1084.7250 Horizontal 755.2150 Vertical 329.5100
# Start Route Pass 1 of 25
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 32 Successes 32 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# <<WARNING:>> Smart Route: Unroute count 65 is very high after 1 passes. 
# Design may not reach 100%. 
# Check placement, components outside boundary, design rules, keepout positions
# Start Route Pass 2 of 25
# Routing 9 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 9 Successes 9 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 25
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 2 Total Vias 3
# Percent Connected   84.62
# Manhattan Length 1812.4698 Horizontal 1478.9816 Vertical 333.4882
# Routed Length 1643.4027 Horizontal 1371.8616 Vertical 271.8990
# Ratio Actual / Manhattan   0.9067
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 2 Total Vias 3
# Percent Connected   84.62
# Manhattan Length 1812.4698 Horizontal 1478.9816 Vertical 333.4882
# Routed Length 1643.4027 Horizontal 1371.8616 Vertical 271.8990
# Ratio Actual / Manhattan   0.9067
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 32 Successes 32 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 36 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 34 Successes 34 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 25 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:34 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:35 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 72|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 73|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 02 16:42:36 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 72|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 73|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 74|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Tue Feb 02 16:42:36 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 0 Successes 0 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 72|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 73|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 74|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 75|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# <<ERROR:>> Smart Route: Design has 65 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:36 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 72|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 73|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 74|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 75|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 76|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 77|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 02 16:42:36 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 36 Successes 36 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File C:/orcadData/atmega/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.5000, Clearance= 0.5000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   42|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|     6|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|   10|    3|    0|   0|100|  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  5|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  6|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  7|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|   10|    1|    0|   0|   |  0:00:01|  0:00:01|
# Route    | 17|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 18|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 19|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 23|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 24|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 25|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 26|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 27|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 28|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 29|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 30|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 31|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 32|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 33|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 34|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 35|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 36|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 37|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 38|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 39|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 40|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 41|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 42|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 43|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 44|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 45|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 46|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 47|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 48|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 49|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 50|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 51|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 52|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 53|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 54|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 55|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 56|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 57|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 58|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 59|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 60|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 61|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 62|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 63|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 64|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 65|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 66|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 67|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 68|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 69|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 70|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 71|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 72|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 73|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 74|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 75|     0|     0|   0|   10|    1|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 76|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 77|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 78|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 79|     0|     0|   0|   10|    1|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/orcadData/atmega/allegro\ATMEGA.dsn
# Nets 40 Connections 65 Unroutes 10
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 1
# Percent Connected   84.62
# Manhattan Length 1793.1850 Horizontal 1466.3996 Vertical 326.7854
# Routed Length 1624.5751 Horizontal 1353.0340 Vertical 271.8990
# Ratio Actual / Manhattan   0.9060
# Unconnected Length 198.7550 Horizontal 113.6650 Vertical  85.0900
# Smart Route: Smart_route finished, completion rate: 84.62.
write routes (changed_only) (reset_changed) C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaap07812.tmp
# Routing Written to File C:/Users/PROCES~1/AppData/Local/Temp/#Taaaaap07812.tmp
quit
