Fitter Status : Successful - Sun May 05 17:14:09 2013
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Project
Top-level Entity Name : CPUManager
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 14 %
    Combinational ALUTs : 1,382 / 12,480 ( 11 % )
    Dedicated logic registers : 677 / 12,480 ( 5 % )
Total registers : 677
Total pins : 164 / 343 ( 48 % )
Total virtual pins : 0
Total block memory bits : 4,096 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
