<module name="MCU_CPSW0_NUSS_CPINT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_INT_REVISION" acronym="CPSW_INT_REVISION" offset="0x1000" width="32" description="Revision Register">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="" rwaccess="R"/>
    <bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x690" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x12" description="RTL revisions" range="" rwaccess="R"/>
    <bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="Major" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="Minor" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_INT_CONTROL" acronym="CPSW_INT_CONTROL" offset="0x1004" width="0" description="Register"/>
  <register id="CPSW_INT_EOI_REG" acronym="CPSW_INT_EOI_REG" offset="0x1010" width="32" description="End of Interrupt Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="End of Interrupt Vector." range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_INT_INTR_VECTOR_REG" acronym="CPSW_INT_INTR_VECTOR_REG" offset="0x1014" width="32" description="Interrupt Vector Register">
    <bitfield id="INTR_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector Register" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_INT_ENABLE_REG_EVNT_PULSE0_0" acronym="CPSW_INT_ENABLE_REG_EVNT_PULSE0_0" offset="0x1100" width="32" description="Enable Register 0">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for evnt_pulse0_en_stat_level1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for evnt_pulse0_en_stat_level0" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for evnt_pulse0_en_evnt_level0" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_INT_ENABLE_REG_STAT_PULSE0_0" acronym="CPSW_INT_ENABLE_REG_STAT_PULSE0_0" offset="0x1104" width="32" description="Enable Register 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for stat_pulse0_en_stat_level1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for stat_pulse0_en_stat_level0" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for stat_pulse0_en_evnt_level0" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_INT_ENABLE_REG_STAT_PULSE1_0" acronym="CPSW_INT_ENABLE_REG_STAT_PULSE1_0" offset="0x1108" width="32" description="Enable Register 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for stat_pulse1_en_stat_level1" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for stat_pulse1_en_stat_level0" range="" rwaccess="RW1S"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for stat_pulse1_en_evnt_level0" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_INT_ENABLE_CLR_REG_EVNT_PULSE0_0" acronym="CPSW_INT_ENABLE_CLR_REG_EVNT_PULSE0_0" offset="0x1300" width="32" description="Enable Clear Register 0">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL1_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for evnt_pulse0_en_stat_level1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_STAT_LEVEL0_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for evnt_pulse0_en_stat_level0" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_EVNT_PULSE0_EN_EVNT_LEVEL0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for evnt_pulse0_en_evnt_level0" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW_INT_ENABLE_CLR_REG_STAT_PULSE0_0" acronym="CPSW_INT_ENABLE_CLR_REG_STAT_PULSE0_0" offset="0x1304" width="32" description="Enable Clear Register 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL1_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for stat_pulse0_en_stat_level1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_STAT_LEVEL0_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for stat_pulse0_en_stat_level0" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE0_EN_EVNT_LEVEL0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for stat_pulse0_en_evnt_level0" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW_INT_ENABLE_CLR_REG_STAT_PULSE1_0" acronym="CPSW_INT_ENABLE_CLR_REG_STAT_PULSE1_0" offset="0x1308" width="32" description="Enable Clear Register 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL1_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for stat_pulse1_en_stat_level1" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_STAT_LEVEL0_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for stat_pulse1_en_stat_level0" range="" rwaccess="RW1C"/>
    <bitfield id="ENABLE_STAT_PULSE1_EN_EVNT_LEVEL0_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for stat_pulse1_en_evnt_level0" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW_INT_STATUS_REG_EVNT_PULSE0_0" acronym="CPSW_INT_STATUS_REG_EVNT_PULSE0_0" offset="0x1500" width="32" description="Status Register 0">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_EVNT_PULSE0_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Status for evnt_pulse0_en_stat_level1" range="" rwaccess="R"/>
    <bitfield id="STATUS_EVNT_PULSE0_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Status for evnt_pulse0_en_stat_level0" range="" rwaccess="R"/>
    <bitfield id="STATUS_EVNT_PULSE0_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Status for evnt_pulse0_en_evnt_level0" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_INT_STATUS_REG_STAT_PULSE0_0" acronym="CPSW_INT_STATUS_REG_STAT_PULSE0_0" offset="0x1504" width="32" description="Status Register 1">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE0_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Status for stat_pulse0_en_stat_level1" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE0_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Status for stat_pulse0_en_stat_level0" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE0_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Status for stat_pulse0_en_evnt_level0" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_INT_STATUS_REG_STAT_PULSE1_0" acronym="CPSW_INT_STATUS_REG_STAT_PULSE1_0" offset="0x1508" width="32" description="Status Register 2">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE1_STAT_LEVEL1" width="1" begin="2" end="2" resetval="0x0" description="Status for stat_pulse1_en_stat_level1" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE1_STAT_LEVEL0" width="1" begin="1" end="1" resetval="0x0" description="Status for stat_pulse1_en_stat_level0" range="" rwaccess="R"/>
    <bitfield id="STATUS_STAT_PULSE1_EVNT_LEVEL0" width="1" begin="0" end="0" resetval="0x0" description="Status for stat_pulse1_en_evnt_level0" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_INT_STATUS_CLR_REG_EVNT_PULSE0_0" acronym="CPSW_INT_STATUS_CLR_REG_EVNT_PULSE0_0" offset="0x1700" width="0" description="Status Clear Register 0"/>
  <register id="CPSW_INT_STATUS_CLR_REG_STAT_PULSE0_0" acronym="CPSW_INT_STATUS_CLR_REG_STAT_PULSE0_0" offset="0x1704" width="0" description="Status Clear Register 1"/>
  <register id="CPSW_INT_STATUS_CLR_REG_STAT_PULSE1_0" acronym="CPSW_INT_STATUS_CLR_REG_STAT_PULSE1_0" offset="0x1708" width="0" description="Status Clear Register 2"/>
  <register id="CPSW_INT_INTR_VECTOR_REG_EVNT_PULSE0" acronym="CPSW_INT_INTR_VECTOR_REG_EVNT_PULSE0" offset="0x1A80" width="32" description="Interrupt Vector for evnt_pulse0">
    <bitfield id="INTR_VECTOR_EVNT_PULSE0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_INT_INTR_VECTOR_REG_STAT_PULSE0" acronym="CPSW_INT_INTR_VECTOR_REG_STAT_PULSE0" offset="0x1A84" width="32" description="Interrupt Vector for stat_pulse0">
    <bitfield id="INTR_VECTOR_STAT_PULSE0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_INT_INTR_VECTOR_REG_STAT_PULSE1" acronym="CPSW_INT_INTR_VECTOR_REG_STAT_PULSE1" offset="0x1A88" width="32" description="Interrupt Vector for stat_pulse1">
    <bitfield id="INTR_VECTOR_STAT_PULSE1" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="" rwaccess="R"/>
  </register>
</module>
