***********
bsg_nand
***********

* Overview

  The cell provides three ports(a_i,b_i,o).This is a two-input NAND gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  harden_p  | use harden IP or not                                              |
  +------------+-------------------------------------------------------------------+

- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_nand.jpg

***********
bsg_nor2
***********

* Overview

  The cell provides three ports(a_i,b_i,o).This is a two-input NOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  harden_p  |  use harden IP or not                                             |
  +------------+-------------------------------------------------------------------+

- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_nor2.jpg

***********
bsg_nor3
***********

* Overview

  The cell provides four ports(a_i,b_i,c_i,o).This is a three-input NOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |  INPUT  |    b_i  | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |    c_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  harden_p  | use harden IP or not                                              |
  +------------+-------------------------------------------------------------------+

- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_nor3.jpg   
   
***********
bsg_xor
***********

* Overview

  The cell provides three ports(a_i,b_i,o).This is a two-input XOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_xor.jpg 

***********
bsg_xnor
***********

* Overview

  The cell provides three ports(a_i,b_i,o).This is a two-input XNOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_xnor.jpg

***********
bsg_swap
***********

* Overview

  The cell provides three ports(data_i,swap_i,data_o).The function of this module is to exchange the first row and the second row of the input array and output the position.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |  data_i | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |  swap_i |     1    | control port                                |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |  data_o | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_swap.jpg

*******************
bsg_mux_segmented
*******************

* Overview

  The cell provides four ports(data0_i,data1_i,sel_i,data_o).This is a two-selection selector with width of segment_width_p bits.

- Port
  
  +---------+---------+---------------+---------------------------------------------+
  |         |   NAME  |      WIDTH    |      DESCRIPTION                            |
  +---------+---------+---------------+---------------------------------------------+ 
  |         | data0_i | data_width_lp |    data input port                          |
  +         +---------+---------------+---------------------------------------------+
  |  INPUT  | data1_i | data_width_lp |    data input port                          |
  +         +---------+---------------+---------------------------------------------+
  |         |  sel_i  | segments_p    |    select port                              |
  +---------+---------+---------------+---------------------------------------------+
  | OUTPUT  |  data_o | data_width_lp |    data output port                         |
  +---------+---------+---------------+---------------------------------------------+

* Parameter

  +------------------+--------------------------------------------------------------+ 
  |  data_width_lp   |         input and output data width.                         |
  +------------------+--------------------------------------------------------------+ 
  |   segments_p     |             number of segments                               |
  +------------------+--------------------------------------------------------------+
  | segment_width_p  |            width of each segment                             |   
  +------------------+--------------------------------------------------------------+
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_mux_segmented.jpg

*********************
bsg_muxi2_gatestack
*********************

* Overview

  The cell provides four ports(i0,i1,i2,o).This is a two-selection selector with width of width_p bits.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    i0   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |  INPUT  |    i1   | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |    i2   | width_p  | select port                                 |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------------+--------------------------------------------------------------+ 
  |     width_p      |         input and output data width.                         |
  +------------------+--------------------------------------------------------------+ 
  |     harden_p     |           use harden IP or not                               |
  +------------------+--------------------------------------------------------------+

- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_muxi2_gatestack.jpg   

************
bsg_reduce
************

* Overview

  The cell provides two ports(i,o).The function of this module is to perform the reduction.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |         |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |  INPUT  |    i    | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  |  OUTPUT |    o    |    1     | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  xor_p     | xor operation judgment expression                                 |
  +------------+-------------------------------------------------------------------+
  |  and_p     | and operation judgment expression                                 |
  +------------+-------------------------------------------------------------------+
  |  or_p      | or operation judgment expression                                  |
  +------------+-------------------------------------------------------------------+
  |  harden_p  | use harden IP or not                                              |      
  +------------+-------------------------------------------------------------------+
  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_reduce.jpg   
   
**********************
bsg_reduce_segmented
**********************

* Overview

  The cell provides two ports(i,o).The function of this module is to perform the segment_width_p bit reduction.

- Port
  
  +---------+---------+-----------------------------+---------------------------------------------+
  |         |   NAME  |           WIDTH             |        DESCRIPTION                          |
  +---------+---------+-----------------------------+---------------------------------------------+ 
  |  INPUT  |    i    | segments_p*segment_width_p  |      data input port                        |
  +---------+---------+-----------------------------+---------------------------------------------+
  |  OUTPUT |    o    |         segments_p          |      data output port                       |
  +---------+---------+-----------------------------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  xor_p     | xor operation judgment expression                                 |
  +------------+-------------------------------------------------------------------+
  |  and_p     | and operation judgment expression                                 |
  +------------+-------------------------------------------------------------------+
  |  or_p      | or operation judgment expression                                  |
  +------------+-------------------------------------------------------------------+

  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_reduce_segmented.jpg      
   
*******************
bsg_rotate_right
*******************

* Overview

  The cell provides three ports(data_i,rot_i,o).The function of this module is to implement the right shift operation and the number of digits shifted right does not exceed the number of bits of input data.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |         |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+ 
  |         |  data_i |          width_p          |   data input port                           |
  +  INPUT  +---------+---------------------------+---------------------------------------------+
  |         |  rot_i  |  BSG_SAFE_CLOG2(width_p)  |   control port                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |  data_o |          width_p          |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 

  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_rotate_right.jpg    
   
************
bsg_tiehi
************

* Overview

  The cell provides one port(o).The function of this module is to output width_p bit 1.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |         |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |          width_p          |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  harden_p  | use harden IP or not                                              |      
  +------------+-------------------------------------------------------------------+
  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_tiehi.jpg 

************
bsg_tielo
************

* Overview

  The cell provides one port(o).The function of this module is to output width_p bit 0.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |         |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |          width_p          |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  harden_p  | use harden IP or not                                              |      
  +------------+-------------------------------------------------------------------+
  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_tielo.jpg

**************
bsg_transpose
**************

* Overview

  The cell provides two ports(i,o).The function of this module is to exchange the position of the bit width and the bit width of the input data for the output.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |         |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | INPUT   |    i    |        els_p*width_p      |  data input port                            |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |        els_p*width_p      |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +------------+-------------------------------------------------------------------+ 
  |  width_p   | input and output data width.                                      |
  +------------+-------------------------------------------------------------------+ 
  |  els_p     | input and output data width.                                      |      
  +------------+-------------------------------------------------------------------+
  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_transpose.jpg  

**********************
bsg_wait_after_reset
**********************

* Overview

  The cell provides three ports(reset_i,clk_i,ready_r_o).The function of this module is to wait a certain number of cycles after reset to begin.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |         |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+ 
  |         | reset_i |             1             |   clk input port                            |
  +  INPUT  +---------+---------------------------+---------------------------------------------+
  |         |  clk_i  |             1             |   reset input port                          |
  +---------+---------+---------------------------+---------------------------------------------+
  |  OUTPUT |ready_r_o|             1             |   data output port                          |
  +---------+---------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |  lg_wait_cycles_p  |       register variable bit width                                 |
  +--------------------+-------------------------------------------------------------------+ 

  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_wait_after_reset.jpg   

******************
bsg_wait_cycles
******************

* Overview

  The cell provides four ports(reset_i,clk_i,activate_i,ready_r_o).The function of this module is to wait for several cycles before the circuit starts to work.

- Port
  
  +---------+------------+---------------------------+---------------------------------------------+
  |         |    NAME    |           WIDTH           |    DESCRIPTION                              |
  +---------+------------+---------------------------+---------------------------------------------+ 
  |         |   reset_i  |             1             |   clk input port                            |
  +         +------------+---------------------------+---------------------------------------------+
  |  INPUT  |    clk_i   |             1             |   reset input port                          |
  +         +------------+---------------------------+---------------------------------------------+
  |         | activate_i |             1             |   data input port                           |
  +---------+------------+---------------------------+---------------------------------------------+
  | OUTPUT  | ready_r_o  |             1             |   data output port                          |
  +---------+------------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      cycles_p      |    circuit intermediate variable bit width                        |
  +--------------------+-------------------------------------------------------------------+ 

  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_wait_cycles.jpg   
   
******************
bsg_mux_one_hot
******************

* Overview

  The cell provides three ports(data_i,sel_one_hot_i,data_o).This module is a multi-bit selector with one-hot encoding.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |         |     data_i    |        els_p*width_p      |   data input port                           |
  +  INPUT  +---------------+---------------------------+---------------------------------------------+
  |         | sel_one_hot_i |           els_p           |   sel input port                            |
  +---------+---------------+---------------------------+---------------------------------------------+
  | OUTPUT  |    data_o     |          width_p          |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+ 
  |      els_p         |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+
  |     harden_p       |    use harden IP or not                                           |
  +--------------------+-------------------------------------------------------------------+

  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_mux_one_hot.jpg    
   
******************
bsg_mux_bitwise
******************

* Overview

  The cell provides four ports(data0_i,data1_i,sel_i,data_o).This module is a two-to-one data selector with width_p bit width.

- Port
  
  +---------+------------+---------------------------+---------------------------------------------+
  |         |    NAME    |           WIDTH           |    DESCRIPTION                              |
  +---------+------------+---------------------------+---------------------------------------------+ 
  |         |   data0_i  |          width_p          |   data input port                           |
  +         +------------+---------------------------+---------------------------------------------+
  |  INPUT  |   data1_i  |          width_p          |   data input port                           |
  +         +------------+---------------------------+---------------------------------------------+
  |         |    sel_i   |          width_p          |   sel input port                            |
  +---------+------------+---------------------------+---------------------------------------------+
  |  OUTPUT |   data_o   |          width_p          |   data output port                          |
  +---------+------------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+ 


  
- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_mux_bitwise.jpg

***************
bsg_popcount
***************

* Overview

  The cell provides two ports(i,o).This module uses a recursive method to reduce the bit width of the input data.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |        log2(width_p+1)    |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+ 


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_popcount.jpg    

*********
bsg_scan
*********

* Overview

  The cell provides two ports(i,o).This module can encode the input data by selecting different modes.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |           width_p         |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+ 
  |       xor_p        |    control signal                                                 |
  +--------------------+-------------------------------------------------------------------+
  |       and_p        |    control signal                                                 |
  +--------------------+-------------------------------------------------------------------+
  |       or_p         |    control signal                                                 |
  +--------------------+-------------------------------------------------------------------+  
  |      lo_to_hi_p    |    control signal                                                 |
  +--------------------+-------------------------------------------------------------------+   


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_scan.jpg    

********************************
bsg_priority_encode_one_hot_out
********************************

* Overview

  The cell provides two ports(i,o).This module encodes by one-hot and outputs the input data.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |           width_p         |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+ 
  |      lo_to_hi_p    |    control signal                                                 |
  +--------------------+-------------------------------------------------------------------+

- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_priority_encode_one_hot_out.jpg 

*********************
bsg_priority_encode
*********************

* Overview

  The cell provides three ports(i,addr_o,v_o).The function of this module is to encode and output the input data twice.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |       o       |             1             |   
  +  OUTPUT +---------------+---------------------------+---------------------------------------------+
  |         |     addr_o    |        log2(width_p)-1    |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+
  |      lo_to_hi_p    |    control signal                                                 |
  +--------------------+-------------------------------------------------------------------+  


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_priority_encode.jpg

*************************
bsg_thermometer_count
*************************

* Overview

  The cell provides two ports(i,o).This module encodes and outputs the input data edge detection.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |        log2(width_p)      |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input and output data width.                                   |
  +--------------------+-------------------------------------------------------------------+ 


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_thermometer_count.jpg   
   
*************************
bsg_unconcentrate_static
*************************

* Overview

  The cell provides two ports(i,o).The function of this module is to extend the elements of the input vector according to the bit pattern.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_1p        |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |     bits(pattern_els_p)   |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+-------------------------------------------------------------------+ 
  |      width_p       |    input data width.                                              |
  +--------------------+-------------------------------------------------------------------+ 
  |    pattern_els_p   |    output data width.                                             |
  +--------------------+-------------------------------------------------------------------+


- Assertion

  None

* Circuit structure
  
   .. image :: image/bsg_unconcentrate_static.jpg
  