==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2l'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated on Thu Jul 30 09:55:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
ERROR: [HLS 200-70] Part 'xc7vx690t' is not installed.
==============================================================
File generated on Thu Jul 30 09:57:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 09:58:16 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:32:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:29:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 104.430 ; gain = 19.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 104.430 ; gain = 19.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 116.930 ; gain = 31.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 124.359 ; gain = 39.176
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 151.848 ; gain = 66.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 156.262 ; gain = 71.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.765 seconds; current allocated memory: 104.263 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 104.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_32ns_32_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_20s_36ns_36_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 104.947 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 156.262 ; gain = 71.078
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 24.238 seconds; peak allocated memory: 104.947 MB.
==============================================================
File generated on Thu Jul 30 10:00:11 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:33:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:30:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.402 ; gain = 19.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.402 ; gain = 19.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.082 ; gain = 32.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:19) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.469 ; gain = 39.820
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:22) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:33) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:19) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 153.398 ; gain = 68.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 155.449 ; gain = 70.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LMS_fliter/lms/lms.cpp:23) of variable 'tmp_6', LMS_fliter/lms/lms.cpp:23 on array 'wk_V' and 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) on array 'wk_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load_12', LMS_fliter/lms/lms.cpp:15) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[54] ('r_V_5_1_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [49]  (3.36 ns)
	'add' operation of DSP[54] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [54]  (3.02 ns)
	'add' operation of DSP[63] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [63]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.082 seconds; current allocated memory: 105.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 106.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 107.705 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 161.563 ; gain = 76.914
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 18.34 seconds; peak allocated memory: 107.705 MB.
==============================================================
File generated on Thu Jul 30 10:01:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 10:01:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:32:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:29:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.309 ; gain = 19.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.309 ; gain = 19.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.133 ; gain = 32.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.660 ; gain = 40.004
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 152.457 ; gain = 67.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.293 ; gain = 70.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.972 seconds; current allocated memory: 104.273 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 104.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_32ns_32_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_20s_36ns_36_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 104.941 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 155.930 ; gain = 71.273
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 16.115 seconds; peak allocated memory: 104.941 MB.
==============================================================
File generated on Thu Jul 30 10:03:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:30:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.344 ; gain = 19.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.344 ; gain = 19.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 116.840 ; gain = 32.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.340 ; gain = 39.523
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:22) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:34) in function 'dotProd' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 152.219 ; gain = 67.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 158.000 ; gain = 73.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dotProd'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_V_load_2', LMS_fliter/lms/lms.cpp:35) on array 'w_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dotProd' consists of the following:
	'mul' operation of DSP[22] ('r_V_5_1', LMS_fliter/lms/lms.cpp:35) [17]  (3.36 ns)
	'add' operation of DSP[22] ('ret_V_1', LMS_fliter/lms/lms.cpp:35) [22]  (3.02 ns)
	'add' operation of DSP[34] ('ret_V_2', LMS_fliter/lms/lms.cpp:35) [34]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.57 seconds; current allocated memory: 114.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 115.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:23) on array 'wk_V' and 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:19) to 'dotProd'.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 4 of 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:19) to 'dotProd'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:23) on array 'wk_V' and 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:19) to 'dotProd'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:23) on array 'wk_V' and 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:19) to 'dotProd'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load', LMS_fliter/lms/lms.cpp:15) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 22, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.655 seconds; current allocated memory: 115.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 116.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProd'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 116.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 118.134 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 172.535 ; gain = 87.719
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 19.621 seconds; peak allocated memory: 118.134 MB.
==============================================================
File generated on Thu Jul 30 10:04:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:33:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:29:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.473 ; gain = 19.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.473 ; gain = 19.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.270 ; gain = 32.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.789 ; gain = 40.000
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:33) in function 'dotProd' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 153.059 ; gain = 68.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 157.672 ; gain = 72.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dotProd'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_V_load_2', LMS_fliter/lms/lms.cpp:34) on array 'w_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dotProd' consists of the following:
	'mul' operation of DSP[22] ('r_V_5_1', LMS_fliter/lms/lms.cpp:34) [17]  (3.36 ns)
	'add' operation of DSP[22] ('ret_V_1', LMS_fliter/lms/lms.cpp:34) [22]  (3.02 ns)
	'add' operation of DSP[34] ('ret_V_2', LMS_fliter/lms/lms.cpp:34) [34]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.289 seconds; current allocated memory: 114.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 114.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 114.748 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 114.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProd'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 115.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_20s_36ns_36_1_1' to 'lms_mac_muladd_14fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 115.971 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 168.016 ; gain = 83.227
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 17.035 seconds; peak allocated memory: 115.971 MB.
==============================================================
File generated on Thu Jul 30 10:05:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:32:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:29:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.504 ; gain = 19.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.504 ; gain = 19.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 117.684 ; gain = 33.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.930 ; gain = 40.250
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 152.746 ; gain = 68.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.324 ; gain = 70.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.958 seconds; current allocated memory: 104.273 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 104.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_32ns_32_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_20s_36ns_36_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 104.941 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 156.137 ; gain = 71.457
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 16.201 seconds; peak allocated memory: 104.941 MB.
==============================================================
File generated on Thu Jul 30 10:08:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:33:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:30:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.586 ; gain = 19.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.586 ; gain = 19.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.375 ; gain = 31.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:19) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.566 ; gain = 39.063
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:22) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:33) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:19) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 153.102 ; gain = 67.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.152 ; gain = 69.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LMS_fliter/lms/lms.cpp:23) of variable 'tmp_6', LMS_fliter/lms/lms.cpp:23 on array 'wk_V' and 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) on array 'wk_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load_12', LMS_fliter/lms/lms.cpp:15) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[54] ('r_V_5_1_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [49]  (3.36 ns)
	'add' operation of DSP[54] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [54]  (3.02 ns)
	'add' operation of DSP[63] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [63]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.963 seconds; current allocated memory: 105.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 106.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 107.674 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 161.445 ; gain = 75.941
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 18.074 seconds; peak allocated memory: 107.674 MB.
==============================================================
File generated on Thu Jul 30 10:10:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:35:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:32:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.242 ; gain = 19.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.242 ; gain = 19.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 116.660 ; gain = 31.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.559 ; gain = 39.395
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:32).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:24) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:35) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 152.762 ; gain = 67.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.863 ; gain = 70.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[126] ('ret_V_6_i') to 'mul' operation of DSP[149] ('r_V_3') (combination delay: 11.613 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.509ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [40]  (0 ns)
	'mul' operation of DSP[82] ('r_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [82]  (6.38 ns)
	'add' operation of DSP[90] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [90]  (3.02 ns)
	'add' operation of DSP[98] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [98]  (3.02 ns)
	'add' operation of DSP[105] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [105]  (3.02 ns)
	'add' operation of DSP[112] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [112]  (3.02 ns)
	'add' operation of DSP[119] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [119]  (3.02 ns)
	'add' operation of DSP[126] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [126]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [136]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:25) [142]  (2.08 ns)
	'mul' operation of DSP[149] ('r_V_3', LMS_fliter/lms/lms.cpp:25) [146]  (3.36 ns)
	'add' operation of DSP[149] ('ret_V_2', LMS_fliter/lms/lms.cpp:25) [149]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.439 seconds; current allocated memory: 105.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 105.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 2.109 seconds; current allocated memory: 107.121 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 160.250 ; gain = 75.086
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 18.956 seconds; peak allocated memory: 107.121 MB.
==============================================================
File generated on Thu Jul 30 10:12:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:33:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:30:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.426 ; gain = 19.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.426 ; gain = 19.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.262 ; gain = 32.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:19) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.453 ; gain = 39.230
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:30).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:22) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:33) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:19) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 152.629 ; gain = 67.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.207 ; gain = 69.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LMS_fliter/lms/lms.cpp:23) of variable 'tmp_6', LMS_fliter/lms/lms.cpp:23 on array 'wk_V' and 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) on array 'wk_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load_12', LMS_fliter/lms/lms.cpp:15) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[54] ('r_V_5_1_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [49]  (3.36 ns)
	'add' operation of DSP[54] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [54]  (3.02 ns)
	'add' operation of DSP[63] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:34->LMS_fliter/lms/lms.cpp:19) [63]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.935 seconds; current allocated memory: 105.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 106.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 107.674 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 161.605 ; gain = 76.383
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 17.911 seconds; peak allocated memory: 107.674 MB.
==============================================================
File generated on Thu Jul 30 10:15:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 10:16:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:32:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:29:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.484 ; gain = 19.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.484 ; gain = 19.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 117.215 ; gain = 31.973
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.566 ; gain = 39.324
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 151.887 ; gain = 66.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.246 ; gain = 70.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.904 seconds; current allocated memory: 104.273 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 104.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_32ns_32_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_20s_36ns_36_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 104.941 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 155.656 ; gain = 70.414
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 16.081 seconds; peak allocated memory: 104.941 MB.
==============================================================
File generated on Thu Jul 30 10:18:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.324 ; gain = 19.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.324 ; gain = 19.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.195 ; gain = 32.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.566 ; gain = 39.840
INFO: [XFORM 203-131] Reshaping array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 152.609 ; gain = 67.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.707 ; gain = 70.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.368ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[141] ('r.V', LMS_fliter/lms/lms.cpp:24) [119]  (3.36 ns)
	'add' operation of DSP[141] ('ret.V', LMS_fliter/lms/lms.cpp:24) [141]  (3.02 ns)
	'shl' operation ('tmp_78', LMS_fliter/lms/lms.cpp:24) [155]  (3.99 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.55 seconds; current allocated memory: 105.048 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 105.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 106.520 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 159.883 ; gain = 75.156
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 17.499 seconds; peak allocated memory: 106.520 MB.
==============================================================
File generated on Thu Jul 30 10:20:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.551 ; gain = 19.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 104.551 ; gain = 19.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.047 ; gain = 32.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.426 ; gain = 39.418
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i14P.i4' into 'lms' (LMS_fliter/lms/lms.cpp:24).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i16P.i4' into 'lms' (LMS_fliter/lms/lms.cpp:24).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 153.020 ; gain = 68.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 159.531 ; gain = 74.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.861 seconds; current allocated memory: 115.367 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 115.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 116.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 117.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_32ns_32_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mux_164_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProd'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 117.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_15' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_20s_14s_34_1_1' to 'lms_mul_mul_20s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_20s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 118.442 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 172.270 ; gain = 87.262
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 19.1 seconds; peak allocated memory: 118.442 MB.
==============================================================
File generated on Thu Jul 30 10:21:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:35:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:32:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.434 ; gain = 19.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 104.434 ; gain = 19.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 117.152 ; gain = 32.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.590 ; gain = 39.563
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:32).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:24) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:35) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 152.668 ; gain = 67.641
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 155.242 ; gain = 70.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[126] ('ret_V_6_i') to 'mul' operation of DSP[149] ('r_V_3') (combination delay: 11.613 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.509ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [40]  (0 ns)
	'mul' operation of DSP[82] ('r_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [82]  (6.38 ns)
	'add' operation of DSP[90] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [90]  (3.02 ns)
	'add' operation of DSP[98] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [98]  (3.02 ns)
	'add' operation of DSP[105] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [105]  (3.02 ns)
	'add' operation of DSP[112] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [112]  (3.02 ns)
	'add' operation of DSP[119] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [119]  (3.02 ns)
	'add' operation of DSP[126] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [126]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [136]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:25) [142]  (2.08 ns)
	'mul' operation of DSP[149] ('r_V_3', LMS_fliter/lms/lms.cpp:25) [146]  (3.36 ns)
	'add' operation of DSP[149] ('ret_V_2', LMS_fliter/lms/lms.cpp:25) [149]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.795 seconds; current allocated memory: 105.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 105.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 107.106 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 160.676 ; gain = 75.648
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 17.905 seconds; peak allocated memory: 107.106 MB.
==============================================================
File generated on Thu Jul 30 10:25:26 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated on Thu Jul 30 10:28:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Jul 30 21:07:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 21:08:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:35:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [64]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:32:16: note: declared here
SUM dotProd(WN w[64], XN_IN x[64])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.281 ; gain = 19.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.281 ; gain = 19.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 117.109 ; gain = 32.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 124.172 ; gain = 39.543
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:32).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 63.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:24) in function 'lms' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:35) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 154.840 ; gain = 70.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 157.262 ; gain = 72.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[318] ('ret_V_6_i') to 'mul' operation of DSP[341] ('r_V_3') (combination delay: 11.613 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.509ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [136]  (0 ns)
	'mul' operation of DSP[274] ('r_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [274]  (6.38 ns)
	'add' operation of DSP[282] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [282]  (3.02 ns)
	'add' operation of DSP[290] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [290]  (3.02 ns)
	'add' operation of DSP[297] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [297]  (3.02 ns)
	'add' operation of DSP[304] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [304]  (3.02 ns)
	'add' operation of DSP[311] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [311]  (3.02 ns)
	'add' operation of DSP[318] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [318]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [328]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:25) [334]  (2.08 ns)
	'mul' operation of DSP[341] ('r_V_3', LMS_fliter/lms/lms.cpp:25) [338]  (3.36 ns)
	'add' operation of DSP[341] ('ret_V_2', LMS_fliter/lms/lms.cpp:25) [341]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.451 seconds; current allocated memory: 109.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 111.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 1.707 seconds; current allocated memory: 114.897 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 175.461 ; gain = 90.832
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 23.614 seconds; peak allocated memory: 114.897 MB.
==============================================================
File generated on Thu Jul 30 21:09:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
File generated on Thu Jul 30 21:10:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
File generated on Thu Jul 30 21:59:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jul 30 22:00:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:35:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [128]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:32:16: note: declared here
SUM dotProd(WN w[128], XN_IN x[128])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.441 ; gain = 19.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 104.441 ; gain = 19.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 116.559 ; gain = 31.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 123.672 ; gain = 38.297
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:32).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:24) in function 'lms' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:35) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 156.176 ; gain = 70.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 158.258 ; gain = 72.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[566] ('ret_V_6_i') to 'mul' operation of DSP[583] ('r_V_3') (combination delay: 11.816 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.712ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [264]  (0 ns)
	'mul' operation of DSP[530] ('r_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [530]  (6.38 ns)
	'add' operation of DSP[536] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [536]  (3.02 ns)
	'add' operation of DSP[542] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [542]  (3.02 ns)
	'add' operation of DSP[548] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [548]  (3.02 ns)
	'add' operation of DSP[554] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [554]  (3.02 ns)
	'add' operation of DSP[560] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [560]  (3.02 ns)
	'add' operation of DSP[566] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [566]  (3.02 ns)
	'add' operation of DSP[572] ('ret_V_7_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:21) [572]  (3.02 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:25) [576]  (1.81 ns)
	'mul' operation of DSP[583] ('r_V_3', LMS_fliter/lms/lms.cpp:25) [580]  (3.36 ns)
	'add' operation of DSP[583] ('ret_V_2', LMS_fliter/lms/lms.cpp:25) [583]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.775 seconds; current allocated memory: 114.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 118.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_127' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30ns_30_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_18s_14s_38ns_38_1_1' to 'lms_mac_muladd_18dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'lms' is 6720 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_18dEe': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 2.813 seconds; current allocated memory: 124.399 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 193.473 ; gain = 108.098
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 27.48 seconds; peak allocated memory: 124.399 MB.
==============================================================
File generated on Thu Jul 30 22:00:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
File generated on Fri Jul 31 09:51:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Jul 31 09:52:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:32:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [128]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:29:16: note: declared here
SUM dotProd(WN w[128], XN_IN x[128])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.289 ; gain = 19.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 104.289 ; gain = 19.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 116.945 ; gain = 31.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 123.918 ; gain = 38.883
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 150.840 ; gain = 65.805
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 153.688 ; gain = 68.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[73] ('r.V', LMS_fliter/lms/lms.cpp:22) [68]  (3.36 ns)
	'add' operation of DSP[73] ('ret.V', LMS_fliter/lms/lms.cpp:22) [73]  (3.02 ns)
	'store' operation (LMS_fliter/lms/lms.cpp:22) of variable 'tmp_9', LMS_fliter/lms/lms.cpp:22 on array 'wk_V' [75]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.427 seconds; current allocated memory: 103.146 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 103.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_30ns_30_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_18s_38ns_38_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 103.843 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 154.781 ; gain = 69.746
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 20.64 seconds; peak allocated memory: 103.843 MB.
==============================================================
File generated on Fri Jul 31 15:45:48 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:36:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [128]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:33:16: note: declared here
SUM dotProd(WN w[128], XN_IN x[128])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.855 ; gain = 18.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.855 ; gain = 18.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 116.883 ; gain = 31.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 123.672 ; gain = 38.652
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 150.906 ; gain = 65.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 153.750 ; gain = 68.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[81] ('r.V', LMS_fliter/lms/lms.cpp:26) [76]  (3.36 ns)
	'add' operation of DSP[81] ('ret.V', LMS_fliter/lms/lms.cpp:26) [81]  (3.02 ns)
	'store' operation (LMS_fliter/lms/lms.cpp:26) of variable 'tmp_6', LMS_fliter/lms/lms.cpp:26 on array 'wk_V' [83]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.466 seconds; current allocated memory: 103.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 103.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_30ns_30_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_18s_38ns_38_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 104.151 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 155.578 ; gain = 70.559
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 13.514 seconds; peak allocated memory: 104.151 MB.
==============================================================
File generated on Fri Jul 31 15:46:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [128]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[128], XN_IN x[128])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.098 ; gain = 18.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.098 ; gain = 18.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 117.215 ; gain = 31.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 124.203 ; gain = 38.855
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 151.016 ; gain = 65.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 154.648 ; gain = 69.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[73] ('r.V', LMS_fliter/lms/lms.cpp:24) [68]  (3.36 ns)
	'add' operation of DSP[73] ('ret.V', LMS_fliter/lms/lms.cpp:24) [73]  (3.02 ns)
	'store' operation (LMS_fliter/lms/lms.cpp:24) of variable 'tmp_9', LMS_fliter/lms/lms.cpp:24 on array 'wk_V' [75]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.604 seconds; current allocated memory: 103.146 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 103.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_30ns_30_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_18s_38ns_38_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 103.843 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 155.063 ; gain = 69.715
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 13.609 seconds; peak allocated memory: 103.843 MB.
==============================================================
File generated on Fri Jul 31 15:48:52 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.871 ; gain = 18.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 103.871 ; gain = 18.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 116.250 ; gain = 30.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 123.371 ; gain = 38.043
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 150.203 ; gain = 64.875
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 154.082 ; gain = 68.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.434 seconds; current allocated memory: 101.906 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 102.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_30ns_30_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_18s_38ns_38_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 102.564 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 154.082 ; gain = 68.754
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 13.422 seconds; peak allocated memory: 102.564 MB.
==============================================================
File generated on Fri Jul 31 15:49:51 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [32]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[32], XN_IN x[32])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.344 ; gain = 19.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.344 ; gain = 19.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 116.246 ; gain = 31.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 123.242 ; gain = 38.547
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 150.148 ; gain = 65.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 154.039 ; gain = 69.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.432 seconds; current allocated memory: 101.913 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 102.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_30ns_30_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_18s_38ns_38_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 102.573 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 154.039 ; gain = 69.344
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 13.465 seconds; peak allocated memory: 102.573 MB.
==============================================================
File generated on Fri Jul 31 15:50:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [8]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[8], XN_IN x[8])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.109 ; gain = 18.973
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.109 ; gain = 18.973
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 116.363 ; gain = 31.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 123.355 ; gain = 38.219
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 150.020 ; gain = 64.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 154.422 ; gain = 69.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.42 seconds; current allocated memory: 101.897 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 102.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_30ns_30_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_18s_38ns_38_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 102.552 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 154.422 ; gain = 69.285
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 13.447 seconds; peak allocated memory: 102.552 MB.
==============================================================
File generated on Fri Jul 31 15:52:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [64]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[64], XN_IN x[64])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.172 ; gain = 20.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 104.172 ; gain = 20.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 116.277 ; gain = 32.813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 123.270 ; gain = 39.805
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 149.813 ; gain = 66.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 153.688 ; gain = 70.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.553 seconds; current allocated memory: 101.953 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 102.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_30ns_30_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_18s_38ns_38_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 102.628 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 153.688 ; gain = 70.223
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 13.578 seconds; peak allocated memory: 102.628 MB.
==============================================================
File generated on Fri Jul 31 16:52:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:32:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:29:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.500 ; gain = 19.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.500 ; gain = 19.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 117.398 ; gain = 32.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 124.723 ; gain = 39.367
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:18) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 152.074 ; gain = 66.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 155.438 ; gain = 70.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.743 seconds; current allocated memory: 104.382 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 104.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_16s_32ns_32_1_1' to 'lms_mac_muladd_14bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_14s_20s_36ns_36_1_1' to 'lms_mac_muladd_14cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_14cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 105.066 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 155.438 ; gain = 70.082
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 13.724 seconds; peak allocated memory: 105.066 MB.
==============================================================
File generated on Fri Jul 31 16:53:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:36:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:33:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.008 ; gain = 18.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.008 ; gain = 18.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.652 ; gain = 32.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 124.578 ; gain = 39.238
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (LMS_fliter/lms/lms.cpp:24) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:33).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (LMS_fliter/lms/lms.cpp:36) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:24) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:36) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:21) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 151.766 ; gain = 66.426
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 155.391 ; gain = 70.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LMS_fliter/lms/lms.cpp:26) of variable 'tmp_5', LMS_fliter/lms/lms.cpp:26 on array 'wk_V' and 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:39->LMS_fliter/lms/lms.cpp:21) on array 'wk_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load_12', LMS_fliter/lms/lms.cpp:17) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[54] ('r_V_5_1_i', LMS_fliter/lms/lms.cpp:39->LMS_fliter/lms/lms.cpp:21) [49]  (3.36 ns)
	'add' operation of DSP[54] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:39->LMS_fliter/lms/lms.cpp:21) [54]  (3.02 ns)
	'add' operation of DSP[63] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:39->LMS_fliter/lms/lms.cpp:21) [63]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.703 seconds; current allocated memory: 105.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 106.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 107.738 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 162.629 ; gain = 77.289
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 15.342 seconds; peak allocated memory: 107.738 MB.
==============================================================
File generated on Fri Jul 31 16:54:34 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:34:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.195 ; gain = 19.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.195 ; gain = 19.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.488 ; gain = 32.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 124.738 ; gain = 40.023
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:31).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:23) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:34) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:20) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 152.617 ; gain = 67.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 155.457 ; gain = 70.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LMS_fliter/lms/lms.cpp:24) of variable 'tmp_6', LMS_fliter/lms/lms.cpp:24 on array 'wk_V' and 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:20) on array 'wk_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load_12', LMS_fliter/lms/lms.cpp:16) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[54] ('r_V_5_1_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:20) [49]  (3.36 ns)
	'add' operation of DSP[54] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:20) [54]  (3.02 ns)
	'add' operation of DSP[63] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:36->LMS_fliter/lms/lms.cpp:20) [63]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.547 seconds; current allocated memory: 105.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 106.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 107.830 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 162.164 ; gain = 77.449
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 15.293 seconds; peak allocated memory: 107.830 MB.
==============================================================
File generated on Fri Jul 31 16:55:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:35:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:31:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.348 ; gain = 18.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.348 ; gain = 18.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.609 ; gain = 32.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 124.922 ; gain = 39.313
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:31).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:23) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:35) in function 'dotProd' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 153.414 ; gain = 67.805
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 158.379 ; gain = 72.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dotProd'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('w_V_load_2', LMS_fliter/lms/lms.cpp:37) on array 'w_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'dotProd' consists of the following:
	'mul' operation of DSP[22] ('r_V_5_1', LMS_fliter/lms/lms.cpp:37) [17]  (3.36 ns)
	'add' operation of DSP[22] ('ret_V_1', LMS_fliter/lms/lms.cpp:37) [22]  (3.02 ns)
	'add' operation of DSP[34] ('ret_V_2', LMS_fliter/lms/lms.cpp:37) [34]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.023 seconds; current allocated memory: 114.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 115.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:24) on array 'wk_V' and 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:20) to 'dotProd'.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 6 and incompatible II = 4 of 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:20) to 'dotProd'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:24) on array 'wk_V' and 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:20) to 'dotProd'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:24) on array 'wk_V' and 'call' operation ('yn.V', LMS_fliter/lms/lms.cpp:20) to 'dotProd'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load', LMS_fliter/lms/lms.cpp:16) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 22, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.574 seconds; current allocated memory: 115.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 116.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dotProd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dotProd'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 116.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 118.275 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 172.703 ; gain = 87.094
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 16.573 seconds; peak allocated memory: 118.275 MB.
==============================================================
File generated on Fri Jul 31 16:57:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:36:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:33:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.070 ; gain = 18.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.070 ; gain = 18.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.418 ; gain = 32.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 124.859 ; gain = 39.660
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:33).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:14) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:25) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:36) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:22) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 152.832 ; gain = 67.633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 155.668 ; gain = 70.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
WARNING: [SCHED 204-68] The II Violation in module 'lms': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (LMS_fliter/lms/lms.cpp:26) of variable 'tmp_6', LMS_fliter/lms/lms.cpp:26 on array 'wk_V' and 'load' operation ('wk_V_load', LMS_fliter/lms/lms.cpp:38->LMS_fliter/lms/lms.cpp:22) on array 'wk_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('xk_V_load_12', LMS_fliter/lms/lms.cpp:18) on array 'xk_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'xk_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 16.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	'mul' operation of DSP[54] ('r_V_5_1_i', LMS_fliter/lms/lms.cpp:38->LMS_fliter/lms/lms.cpp:22) [49]  (3.36 ns)
	'add' operation of DSP[54] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:38->LMS_fliter/lms/lms.cpp:22) [54]  (3.02 ns)
	'add' operation of DSP[63] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:38->LMS_fliter/lms/lms.cpp:22) [63]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.57 seconds; current allocated memory: 105.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 106.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'xk_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'wk_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 107.838 MB.
INFO: [RTMG 210-278] Implementing memory 'lms_xk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lms_wk_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 161.922 ; gain = 76.723
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 15.244 seconds; peak allocated memory: 107.838 MB.
==============================================================
File generated on Fri Jul 31 16:58:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:39:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [16]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:34:16: note: declared here
SUM dotProd(WN w[16], XN_IN x[16])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.535 ; gain = 19.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.535 ; gain = 19.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.625 ; gain = 32.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 124.883 ; gain = 39.637
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:34).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:26) in function 'lms' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:39) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 153.520 ; gain = 68.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 156.355 ; gain = 71.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[126] ('ret_V_6_i') to 'mul' operation of DSP[149] ('r_V_3') (combination delay: 11.613 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.509ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [40]  (0 ns)
	'mul' operation of DSP[82] ('r_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [82]  (6.38 ns)
	'add' operation of DSP[90] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [90]  (3.02 ns)
	'add' operation of DSP[98] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [98]  (3.02 ns)
	'add' operation of DSP[105] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [105]  (3.02 ns)
	'add' operation of DSP[112] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [112]  (3.02 ns)
	'add' operation of DSP[119] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [119]  (3.02 ns)
	'add' operation of DSP[126] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [126]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [136]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:27) [142]  (2.08 ns)
	'mul' operation of DSP[149] ('r_V_3', LMS_fliter/lms/lms.cpp:27) [146]  (3.36 ns)
	'add' operation of DSP[149] ('ret_V_2', LMS_fliter/lms/lms.cpp:27) [149]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.218 seconds; current allocated memory: 105.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 105.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 107.249 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 160.547 ; gain = 75.301
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 14.806 seconds; peak allocated memory: 107.249 MB.
==============================================================
File generated on Fri Jul 31 16:59:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:39:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [64]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:34:16: note: declared here
SUM dotProd(WN w[64], XN_IN x[64])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.504 ; gain = 19.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.504 ; gain = 19.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.633 ; gain = 33.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 124.816 ; gain = 40.293
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:34).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 63.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:26) in function 'lms' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:39) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 155.695 ; gain = 71.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 157.133 ; gain = 72.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[318] ('ret_V_6_i') to 'mul' operation of DSP[341] ('r_V_3') (combination delay: 11.613 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.509ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [136]  (0 ns)
	'mul' operation of DSP[274] ('r_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [274]  (6.38 ns)
	'add' operation of DSP[282] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [282]  (3.02 ns)
	'add' operation of DSP[290] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [290]  (3.02 ns)
	'add' operation of DSP[297] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [297]  (3.02 ns)
	'add' operation of DSP[304] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [304]  (3.02 ns)
	'add' operation of DSP[311] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [311]  (3.02 ns)
	'add' operation of DSP[318] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [318]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [328]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:27) [334]  (2.08 ns)
	'mul' operation of DSP[341] ('r_V_3', LMS_fliter/lms/lms.cpp:27) [338]  (3.36 ns)
	'add' operation of DSP[341] ('ret_V_2', LMS_fliter/lms/lms.cpp:27) [341]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.118 seconds; current allocated memory: 109.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 111.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 115.008 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 175.008 ; gain = 90.484
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 17.355 seconds; peak allocated memory: 115.008 MB.
==============================================================
File generated on Fri Jul 31 17:01:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-10] Analyzing design file 'LMS_fliter/lms/lms.cpp' ... 
WARNING: [HLS 200-40] In file included from LMS_fliter/lms/lms.cpp:1:
LMS_fliter/lms/lms.cpp:39:28: warning: sizeof on array function parameter will return size of 'WN *' (aka 'ap_fixed<COEFF_WIDTH, COEFF_WIDTH - COEFF_FRACTIONAL_BIT> *') instead of 'WN [32]' [-Wsizeof-array-argument]
 for (int i = 0; i < sizeof(w); ++i)
                           ^
LMS_fliter/lms/lms.cpp:34:16: note: declared here
SUM dotProd(WN w[32], XN_IN x[32])
               ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.102 ; gain = 18.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 104.102 ; gain = 18.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 117.734 ; gain = 32.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 125.113 ; gain = 39.566
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'lms' (LMS_fliter/lms/lms.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dotProd' (LMS_fliter/lms/lms.cpp:34).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:16) in function 'lms' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (LMS_fliter/lms/lms.cpp:26) in function 'lms' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (LMS_fliter/lms/lms.cpp:39) in function 'dotProd' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'wk.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xk.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'dotProd' into 'lms' (LMS_fliter/lms/lms.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 153.668 ; gain = 68.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 156.844 ; gain = 71.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lms' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'lms'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation of DSP[190] ('ret_V_6_i') to 'mul' operation of DSP[213] ('r_V_3') (combination delay: 11.613 ns) to honor II or Latency constraint in region 'lms'.
WARNING: [SCHED 204-21] Estimated clock period (35.509ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'lms' consists of the following:
	wire read on port 'xn_V' (LMS_fliter/lms/lms.cpp:9) [72]  (0 ns)
	'mul' operation of DSP[146] ('r_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [146]  (6.38 ns)
	'add' operation of DSP[154] ('ret_V_1_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [154]  (3.02 ns)
	'add' operation of DSP[162] ('ret_V_2_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [162]  (3.02 ns)
	'add' operation of DSP[169] ('ret_V_3_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [169]  (3.02 ns)
	'add' operation of DSP[176] ('ret_V_4_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [176]  (3.02 ns)
	'add' operation of DSP[183] ('ret_V_5_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [183]  (3.02 ns)
	'add' operation of DSP[190] ('ret_V_6_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [190]  (3.02 ns)
	'add' operation ('ret_V_7_i', LMS_fliter/lms/lms.cpp:41->LMS_fliter/lms/lms.cpp:23) [200]  (2.55 ns)
	'sub' operation ('ret.V', LMS_fliter/lms/lms.cpp:27) [206]  (2.08 ns)
	'mul' operation of DSP[213] ('r_V_3', LMS_fliter/lms/lms.cpp:27) [210]  (3.36 ns)
	'add' operation of DSP[213] ('ret_V_2', LMS_fliter/lms/lms.cpp:27) [213]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.675 seconds; current allocated memory: 107.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 107.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lms' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/y_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/xn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lms/dn_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lms' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'xk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'xk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'xk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'wk_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'wk_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wk_V_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'lms_mul_mul_16s_14s_30_1_1' to 'lms_mul_mul_16s_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_30s_31_1_1' to 'lms_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_31s_32_1_1' to 'lms_mac_muladd_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_16s_14s_32ns_32_1_1' to 'lms_mac_muladd_16eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lms_mac_muladd_20s_14s_36ns_36_1_1' to 'lms_mac_muladd_20fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_16eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mac_muladd_20fYi': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lms_mul_mul_16s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lms'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 109.969 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 165.723 ; gain = 80.176
INFO: [SYSC 207-301] Generating SystemC RTL for lms.
INFO: [VHDL 208-304] Generating VHDL RTL for lms.
INFO: [VLOG 209-307] Generating Verilog RTL for lms.
INFO: [HLS 200-112] Total elapsed time: 15.685 seconds; peak allocated memory: 109.969 MB.
==============================================================
File generated on Fri Jul 31 17:02:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
