// Seed: 3788867024
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  output wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output reg id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_32;
  always_latch @(*)
    if (1'b0) begin : LABEL_0
      id_5 = id_31;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  inout reg id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_7 = 1;
  end
  wire id_30;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_23,
      id_23,
      id_7,
      id_17,
      id_6,
      id_2,
      id_10,
      id_25,
      id_15,
      id_25,
      id_30,
      id_20,
      id_24,
      id_6,
      id_3,
      id_22,
      id_30,
      id_17,
      id_25,
      id_14,
      id_3,
      id_27,
      id_14,
      id_5,
      id_27,
      id_29,
      id_15,
      id_15,
      id_28
  );
  assign id_27 = id_22;
  wire id_31;
  ;
  wire id_32;
  assign id_21 = id_14;
  parameter id_33 = 1;
  logic id_34;
endmodule
