Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Apr 13 21:04:09 2023
| Host         : TELOPS212 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/startup_4DDR/fir_00251_proc_325_startup_4DDR_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_startup_4DDR
| Device       : 7k325tfbg676-1
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                             Instance                             |                       Module                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_startup_4DDR                                      |                                             (top) |     111364 |      99994 |    3788 | 7582 | 169136 |    332 |    105 |          173 |
|   (fir_00251_proc_startup_4DDR)                                  |                                             (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                             |                           fir_00251_proc_isc0207A |     111364 |      99994 |    3788 | 7582 | 169136 |    332 |    105 |          173 |
|     ACQ                                                          |                                fir_00251_proc_acq |     102532 |      91185 |    3788 | 7559 | 156378 |    315 |     86 |          165 |
|       (ACQ)                                                      |                                fir_00251_proc_acq |         46 |         46 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BD                                                         |                                        bd_wrapper |      41061 |      35556 |    3728 | 1777 |  42182 |     67 |      8 |            5 |
|         MIG_4DDR.core_wrapper_i                                  |                                 core_4DDR_wrapper |      41061 |      35556 |    3728 | 1777 |  42182 |     67 |      8 |            5 |
|           (MIG_4DDR.core_wrapper_i)                              |                                 core_4DDR_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           core_4DDR_i                                            |                                         core_4DDR |      41061 |      35556 |    3728 | 1777 |  42182 |     67 |      8 |            5 |
|       BULK_USART                                                 |                                             USART |        503 |        503 |       0 |    0 |    653 |      2 |      0 |            0 |
|         (BULK_USART)                                             |                                             USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                          USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U10                                                      |                                        RX_COUNTER |         51 |         51 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U10)                                                  |                                        RX_COUNTER |         50 |         50 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1A                                                    |                                    double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                    sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                        usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                                   |                     usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                    usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|           (U2)                                                   |                                    usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U1                                                     |                                    sync_reset__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                     USART_TO_AXIS |         55 |         55 |       0 |    0 |     58 |      0 |      0 |            0 |
|           (U3)                                                   |                                     USART_TO_AXIS |         54 |         54 |       0 |    0 |     56 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                    sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                   t_axi4_stream32_fifo__xdcDup__1 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           agen_d512.t_axi4_stream32_afifo_d512_inst              |                    t_axi4_stream32_afifo_d512_HD2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         U6                                                       |                                     AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U6)                                                   |                                     AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                    sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                              t_axi4_stream32_fifo |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (U7)                                                   |                              t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_d512.t_axi4_stream32_afifo_d512_inst              |                        t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         U8                                                       |                                          USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U8)                                                   |                                          USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                    sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                        Usart_Ctrl |         52 |         52 |       0 |    0 |     99 |      0 |      0 |            0 |
|           (U9)                                                   |                                        Usart_Ctrl |         35 |         35 |       0 |    0 |     63 |      0 |      0 |            0 |
|           U0A                                                    |                                    sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                    double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                    double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                    double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                    |                                     gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U2B                                                    |                                    double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                    |                             double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U4A                                                    |                                     gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4B                                                    |                                     gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4C                                                    |                                     gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|       CALIB                                                      |                                       calibration |      47824 |      42419 |       0 | 5405 |  91758 |    209 |     58 |          145 |
|         (CALIB)                                                  |                                       calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                     axis64_sw_2_1 |         88 |         88 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (U1)                                                   |                                     axis64_sw_2_1 |         88 |         88 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (U10)                                                  |                                axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |           t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|           (U11)                                                  |           t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst     |                    fwft_sfifo_wr66_rd66_d512_HD58 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U12                                                      |                             axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U12)                                                  |                             axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |           t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|           (U14)                                                  |           t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst     |                    fwft_sfifo_wr66_rd66_d512_HD81 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U15                                                      |                      t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|           (U15)                                                  |                      t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst     |                         fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|         U17                                                      |                                calibration_common |       1543 |       1543 |       0 |    0 |   7036 |      0 |      1 |            1 |
|           (U17)                                                  |                                calibration_common |         19 |         19 |       0 |    0 |      0 |      0 |      0 |            0 |
|           CONFIG                                                 |                                      calib_config |        183 |        183 |       0 |    0 |   3547 |      0 |      0 |            0 |
|           RAM                                                    |                                   calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           SEL                                                    |                                   calib_block_sel |        808 |        808 |       0 |    0 |   1852 |      0 |      0 |            0 |
|           SEQ                                                    |                             calib_param_sequencer |        122 |        122 |       0 |    0 |   1027 |      0 |      0 |            0 |
|           U1                                                     |                               calib_fast_hder_gen |         95 |         95 |       0 |    0 |    240 |      0 |      0 |            0 |
|           U2                                                     |                                   ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    199 |      0 |      0 |            1 |
|           U36                                                    |                                  calib_status_gen |        210 |        210 |       0 |    0 |    165 |      0 |      0 |            0 |
|           U47                                                    |                               axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U19                                                      |                                               AEC |        537 |        537 |       0 |    0 |    911 |      4 |      0 |            0 |
|           (U19)                                                  |                                               AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                          AEC_Ctrl |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|           U3                                                     |                                        AEC_CUMSUM |        133 |        133 |       0 |    0 |    298 |      0 |      0 |            0 |
|           U4                                                     |                         histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U5                                                     |                             aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|         U25                                                      |                            badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U25)                                                  |                            badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                                     |                                    sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                               badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                  |                               badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                                     |                                    sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U27                                                      |                          axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     75 |      0 |      0 |            0 |
|           (U27)                                                  |                          axis64_hder_extractor__1 |         33 |         33 |       0 |    0 |     73 |      0 |      0 |            0 |
|           r0                                                     |                                   sync_reset__209 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                     axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U29)                                                  |                                     axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__208 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U30                                                      |                             axis_lut_core_a32_d32 |        279 |        279 |       0 |    0 |    387 |     16 |      3 |            0 |
|           (U30)                                                  |                             axis_lut_core_a32_d32 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                               axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U11                                                    |                             native_to_axis32__110 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U12                                                    |              t_axi4_stream32_fifo__parameterized2 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U13                                                    |                     axis32_tuser_merge__xdcDup__1 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           U15                                                    |                     axis32_tuser_merge__xdcDup__2 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           U2                                                     |                               axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U3                                                     |                                  native_to_axis32 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                                     |                                       tdp_ram_w32 |         92 |         92 |       0 |    0 |     88 |     14 |      1 |            0 |
|           U6                                                     |              t_axi4_stream32_fifo__parameterized4 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U8                                                     |                                 LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U9                                                     |                                  axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|         U31                                                      |             axis_lut_core_a32_d32__parameterized1 |        357 |        357 |       0 |    0 |    395 |     31 |      2 |            0 |
|           (U31)                                                  |             axis_lut_core_a32_d32__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                               axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U11                                                    |                             native_to_axis32__108 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U12                                                    |              t_axi4_stream32_fifo__parameterized6 |         37 |         37 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U13                                                    |                     axis32_tuser_merge__xdcDup__3 |         28 |         28 |       0 |    0 |     30 |      0 |      1 |            0 |
|           U15                                                    |                                axis32_tuser_merge |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           U2                                                     |                               axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                             native_to_axis32__109 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                                     |                       tdp_ram_w32__parameterized1 |        169 |        169 |       0 |    0 |     94 |     29 |      0 |            0 |
|           U6                                                     |              t_axi4_stream32_fifo__parameterized8 |         38 |         38 |       0 |    0 |     62 |      1 |      0 |            0 |
|           U8                                                     |                              LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U9                                                     |                               axis32_to_native__2 |          2 |          2 |       0 |    0 |     19 |      0 |      0 |            0 |
|         U7                                                       |                                axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U7)                                                   |                                axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                    sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.CORE_0                                       |                       calibration_core__xdcDup__1 |      22147 |      19397 |       0 | 2750 |  41168 |     76 |     26 |           72 |
|           (gen_cal_2ch.CORE_0)                                   |                       calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                    FCC__xdcDup__1 |        995 |        827 |       0 |  168 |   1973 |      3 |      3 |            6 |
|           U10                                                    |                                    axis32_hole__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U11                                                    |                                    axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U12                                                    |        axis_fi32tofp32__parameterized1__xdcDup__1 |        175 |        146 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U13                                                    |                               ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           U14                                                    |                        axis_fi32tofp32__xdcDup__2 |        221 |        192 |       0 |   29 |    377 |      0 |      0 |            0 |
|           U15                                                    |                   t_axi4_stream16_fifo__xdcDup__1 |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           U16                                                    |       param_fifo_block__parameterized3__xdcDup__1 |         91 |         91 |       0 |    0 |    158 |      1 |      2 |            0 |
|           U17                                                    |                        axis16_reg_wrap__xdcDup__1 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U18                                                    |                        axis16_reg_wrap__xdcDup__2 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U19                                                    |                    t_axi4_stream8_fifo__xdcDup__1 |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           U2                                                     |                                    FSU__xdcDup__1 |       3795 |       3269 |       0 |  526 |   7110 |     10 |      7 |           14 |
|           U20                                                    |                                 pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U22                                                    |                        axis_fp32tofi32__xdcDup__1 |        199 |        193 |       0 |    6 |    313 |      0 |      0 |            0 |
|           U23                                                    |                                 axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     40 |      0 |      0 |            0 |
|           U24                                                    |                                 pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U26                                                    |                                    axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U27                                                    |                         axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U28                                                    |                                  axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U29                                                    |                        axis_fp32tofi32__xdcDup__2 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|           U3                                                     |                                    NLC__xdcDup__1 |       7750 |       6778 |       0 |  972 |  14487 |     32 |      6 |           28 |
|           U30                                                    |                 axis_fi32tou16__parameterized1__2 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U31                                                    |                                 pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U34                                                    |                        fp32_axis_mult__xdcDup__15 |        191 |        141 |       0 |   50 |    418 |      0 |      0 |            2 |
|           U35                                                    |                              native_to_axis32__66 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U39                                                    |                          pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U4                                                     |                                    RQC__xdcDup__1 |       5708 |       5003 |       0 |  705 |  10632 |     25 |      3 |           20 |
|           U40                                                    |                          pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U45                                                    |                        axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U46                                                    |                           param16_fifo__xdcDup__1 |         75 |         75 |       0 |    0 |    142 |      1 |      1 |            0 |
|           U49                                                    | t_axi4_stream32_fifo__parameterized102__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           U5                                                     |                                    CFF__xdcDup__1 |       1395 |       1250 |       0 |  145 |   2531 |      3 |      2 |            2 |
|           U55                                                    |                                    gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                        axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                        axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                       fp32_axis_divide__xdcDup__4 |        930 |        817 |       0 |  113 |   1648 |      0 |      0 |            0 |
|           data_fifo                                              | t_axi4_stream32_fifo__parameterized108__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         gen_cal_2ch.CORE_1                                       |                                  calibration_core |      21930 |      19272 |       0 | 2658 |  40751 |     76 |     26 |           72 |
|           (gen_cal_2ch.CORE_1)                                   |                                  calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                               FCC |        987 |        820 |       0 |  167 |   1931 |      3 |      3 |            6 |
|           U10                                                    |                                    axis32_hole__5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U11                                                    |                                    axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U12                                                    |                   axis_fi32tofp32__parameterized1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U13                                                    |                                  ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           U14                                                    |                                   axis_fi32tofp32 |        218 |        191 |       0 |   27 |    373 |      0 |      0 |            0 |
|           U15                                                    |                              t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     62 |      0 |      1 |            0 |
|           U16                                                    |                  param_fifo_block__parameterized3 |         91 |         91 |       0 |    0 |    157 |      1 |      2 |            0 |
|           U17                                                    |                        axis16_reg_wrap__xdcDup__3 |         16 |         16 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U18                                                    |                                   axis16_reg_wrap |         15 |         15 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U19                                                    |                               t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     90 |      0 |      1 |            0 |
|           U2                                                     |                                               FSU |       3736 |       3234 |       0 |  502 |   7013 |     10 |      7 |           14 |
|           U20                                                    |                                    pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U22                                                    |                        axis_fp32tofi32__xdcDup__4 |        198 |        193 |       0 |    5 |    310 |      0 |      0 |            0 |
|           U23                                                    |                                    axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U24                                                    |                                 pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U26                                                    |                                       axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U27                                                    |                        axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U28                                                    |                                     axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U29                                                    |                        axis_fp32tofi32__xdcDup__5 |        202 |        194 |       0 |    8 |    322 |      0 |      0 |            0 |
|           U3                                                     |                                               NLC |       7688 |       6742 |       0 |  946 |  14378 |     32 |      6 |           28 |
|           U30                                                    |                    axis_fi32tou16__parameterized1 |         29 |         29 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U31                                                    |                                    pixel_bad_repl |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U34                                                    |                        fp32_axis_mult__xdcDup__35 |        184 |        140 |       0 |   44 |    395 |      0 |      0 |            2 |
|           U35                                                    |                             native_to_axis32__107 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U39                                                    |                             pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U4                                                     |                                               RQC |       5675 |       4982 |       0 |  693 |  10566 |     25 |      3 |           20 |
|           U40                                                    |                             pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U45                                                    |                                   axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U46                                                    |                                      param16_fifo |         75 |         75 |       0 |    0 |    141 |      1 |      1 |            0 |
|           U49                                                    |            t_axi4_stream32_fifo__parameterized102 |         43 |         43 |       0 |    0 |     70 |      0 |      0 |            0 |
|           U5                                                     |                                               CFF |       1373 |       1239 |       0 |  134 |   2489 |      3 |      2 |            2 |
|           U55                                                    |                                    gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                                     |                        axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |                                    axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                                     |                                  fp32_axis_divide |        912 |        809 |       0 |  103 |   1624 |      0 |      0 |            0 |
|           data_fifo                                              |            t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |     70 |      1 |      0 |            0 |
|         gen_cal_2ch.U16                                          |                              axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                           ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.U20                                          |           t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         93 |         93 |       0 |    0 |    227 |      1 |      0 |            0 |
|           (gen_cal_2ch.U20)                                      |           t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst   |                fwft_afifo_wr34_rd68_d1024_HD17772 |         89 |         89 |       0 |    0 |    226 |      1 |      0 |            0 |
|         gen_cal_2ch.U23                                          |                  axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                  ip_axis16_combine_axis32_HD17842 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         gen_cal_2ch.U4                                           |                      t_axi4_stream_wr32_rd64_fifo |         94 |         94 |       0 |    0 |    227 |      1 |      0 |            0 |
|           (gen_cal_2ch.U4)                                       |                      t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst   |                        fwft_afifo_wr34_rd68_d1024 |         90 |         90 |       0 |    0 |    226 |      1 |      0 |            0 |
|         gen_cal_2ch.U5                                           |                               axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                            ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.U6                                           |                             axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                          ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         gen_cal_2ch.U9                                           |                      t_axi4_stream_wr64_rd32_fifo |         53 |         53 |       0 |    0 |    141 |      1 |      0 |            0 |
|           (gen_cal_2ch.U9)                                       |                      t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_wr64_rd32_d16.fwft_afifo_wr68_rd34_d16_inst       |                          fwft_afifo_wr68_rd34_d16 |         49 |         49 |       0 |    0 |    140 |      1 |      0 |            0 |
|       EHDRI                                                      |                                    EHDRI_toplevel |        162 |        162 |       0 |    0 |    263 |      0 |      1 |            0 |
|         (EHDRI)                                                  |                                    EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                   ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |                ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U2                                                       |                               axil32_to_native__4 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U2)                                                   |                               axil32_to_native__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                   sync_reset__272 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                        ehdri_ctrl |         97 |         97 |       0 |    0 |    184 |      0 |      0 |            0 |
|           (U3)                                                   |                                        ehdri_ctrl |         97 |         97 |       0 |    0 |    182 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                          ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|           (U4)                                                   |                                          ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       EXP_CTRL                                                   |                                exposure_time_ctrl |        192 |        192 |       0 |    0 |    339 |      0 |      0 |            0 |
|         (EXP_CTRL)                                               |                                exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                  exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|           (U1)                                                   |                                  exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                  exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|           (U2)                                                   |                                  exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U1A                                                    |                                   sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                   double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FAN                                                        |                                         PWM_GEN_1 |         24 |         24 |       0 |    0 |     49 |      0 |      0 |            0 |
|         pwm0                                                     |                                            gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|         pwm_ctrl_inst                                            |                                          PWM_CTRL |          8 |          8 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (pwm_ctrl_inst)                                        |                                          PWM_CTRL |          8 |          8 |       0 |    0 |     22 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                   sync_resetn__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FLAGGING                                                   |                                      flagging_top |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|         (FLAGGING)                                               |                                      flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                              flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U1)                                                   |                              flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                                     |                                   sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                       flagging_SM |        187 |        187 |       0 |    0 |    126 |      0 |      0 |            0 |
|           (U3)                                                   |                                       flagging_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|           E1                                                     |                                   gh_edge_det__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                   double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                   double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FLASH                                                      |                                        Flash_intf |        553 |        553 |       0 |    0 |    448 |      8 |      0 |            0 |
|         U1                                                       |                                        flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U2                                                       |                             axi_bram_ctrl_wrapper |        175 |        175 |       0 |    0 |    180 |      0 |      0 |            0 |
|           inst_ip_axi_bram_ctrl                                  |                                  ip_axi_bram_ctrl |        175 |        175 |       0 |    0 |    180 |      0 |      0 |            0 |
|         U4                                                       |                     blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           (U4)                                                   |                     blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst_blk_mem_gen_w32_d8192                             |                          ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         U5                                                       |                                      flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                                       |                                     flash_process |        271 |        271 |       0 |    0 |    197 |      0 |      0 |            0 |
|       GATING                                                     |                                        gating_top |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|         (GATING)                                                 |                                        gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U2)                                                   |                                gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                                     |                                   sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                         gating_SM |        187 |        187 |       0 |    0 |    126 |      0 |      0 |            0 |
|           (U4)                                                   |                                         gating_SM |        186 |        186 |       0 |    0 |    120 |      0 |      0 |            0 |
|           E1                                                     |                                   gh_edge_det__15 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                   double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                   double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       HEADER                                                     |                                     hder_inserter |       1826 |       1826 |       0 |    0 |   4289 |     10 |     15 |            0 |
|         (HEADER)                                                 |                                     hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                               hder_insert_mb_intf |        113 |        113 |       0 |    0 |    292 |      0 |      0 |            0 |
|           (U1)                                                   |                               hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           Ue1                                                    |                                       err_sync__1 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue2                                                    |                                       err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue3                                                    |                                       err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue4                                                    |                                       err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue5                                                    |                                       err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue6                                                    |                                       err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue7                                                    |                                       err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue8                                                    |                                       err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue9                                                    |                                       err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U19                                                      |                               axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|           (U19)                                                  |                               axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                       gh_stretch__parameterized10 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2                                                       |                  t_axi4_stream128_fifo__xdcDup__1 |         92 |         92 |       0 |    0 |    178 |      3 |      0 |            0 |
|           (U2)                                                   |                  t_axi4_stream128_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d512.t_axi4_stream128_afifo_d512_inst             |               t_axi4_stream128_afifo_d512_HD17845 |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|         U20                                                      |                   t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U20)                                                  |                   t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                |                 t_axi4_lite32_w_afifo_d16_HD17908 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U22                                                      |                   t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U22)                                                  |                   t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                |                 t_axi4_lite32_w_afifo_d16_HD18052 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U24                                                      |                   t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           (U24)                                                  |                   t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                |                 t_axi4_lite32_w_afifo_d16_HD18196 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         U26                                                      |                   t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                |                 t_axi4_lite32_w_afifo_d16_HD18340 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         U28                                                      |                             t_axi4_stream128_fifo |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|           agen_d512.t_axi4_stream128_afifo_d512_inst             |                       t_axi4_stream128_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      3 |      0 |            0 |
|         U3                                                       |                   t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U3)                                                   |                   t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                |                 t_axi4_lite32_w_afifo_d16_HD18484 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U4                                                       |                             hder_insert_sequencer |        330 |        330 |       0 |    0 |    365 |      0 |      1 |            0 |
|           (U4)                                                   |                             hder_insert_sequencer |        305 |        305 |       0 |    0 |    331 |      0 |      0 |            0 |
|           U1A                                                    |                                   sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                   double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                   double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                          fwft_sfifo_w8_d16_HD1389 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U5                                                       |                                      hder_reorder |         96 |         96 |       0 |    0 |    303 |      4 |      0 |            0 |
|           (U5)                                                   |                                      hder_reorder |         96 |         96 |       0 |    0 |    301 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                               dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|         U6                                                       |                   t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U6)                                                   |                   t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                |                 t_axi4_lite32_w_afifo_d16_HD18628 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U7                                                       |                              t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U7)                                                   |                              t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d16.t_axi4_lite32_w_afifo_d16_inst                |                         t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       ICU                                                        |                                      ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|         U1                                                       |                                          ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|           (U1)                                                   |                                          ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|           U0A                                                    |                                   sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                            ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|           (U2)                                                   |                                            ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|           U0A                                                    |                                   sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       IRIG                                                       |                                      expb_irig_v2 |        530 |        529 |       0 |    1 |    667 |      0 |      0 |            0 |
|         (IRIG)                                                   |                                      expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                        irig_signal_conditioner_v2 |         65 |         65 |       0 |    0 |    129 |      0 |      0 |            0 |
|           (U1)                                                   |                        irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                     ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U14                                                    |                             adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U15                                                    |                                 adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U2                                                     |                                  adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U3                                                     |                           adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U7                                                     |                             channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U10                                                      |                                      irig_mb_intf |         77 |         76 |       0 |    1 |    152 |      0 |      0 |            0 |
|           (U10)                                                  |                                      irig_mb_intf |         76 |         75 |       0 |    1 |    140 |      0 |      0 |            0 |
|           E1                                                     |                                   gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                   double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S2                                                     |                                   double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S3                                                     |                                   double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S4                                                     |                                   double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                            irig_clock_detector_v2 |         39 |         39 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U2)                                                   |                            irig_clock_detector_v2 |         29 |         29 |       0 |    0 |     52 |      0 |      0 |            0 |
|           D1                                                     |                                       gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|           S1                                                     |                                   double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                            irig_alphab_decoder_v2 |        129 |        129 |       0 |    0 |     68 |      0 |      0 |            0 |
|           U1                                                     |                             irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U3                                                     |                                irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U4                                                     |                           irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           U5                                                     |                       irig_alphab_decoder_ctrl_v2 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|         U4                                                       |                             irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U4)                                                   |                             irig_frame_decoder_v2 |        171 |        171 |       0 |    0 |    148 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U5)                                                   |                                irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                   double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                          irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|           (U6)                                                   |                          irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__289 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                 clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                     |                 clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|         U7                                                       |                                     irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U7)                                                   |                                     irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                 clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|       MGT                                                        |                                       mgt_wrapper |       3006 |       2599 |      48 |  359 |   6662 |     11 |      0 |            0 |
|         (MGT)                                                    |                                       mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_OUT_FIFO                                             |                              t_axi4_stream64_fifo |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst                |                         t_axi4_stream64_afifo_d16 |         85 |         37 |      48 |    0 |    213 |      0 |      0 |            0 |
|         MGTS                                                     |                                         mgt_block |       2628 |       2269 |       0 |  359 |   5760 |      8 |      0 |            0 |
|           (MGTS)                                                 |                                         mgt_block |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           CTRL                                                   |                                          MGT_CTRL |         92 |         92 |       0 |    0 |    227 |      0 |      0 |            0 |
|           DATA                                                   |                                          data_mgt |        596 |        541 |       0 |   55 |   1319 |      1 |      0 |            0 |
|           DATA_CLOCK                                             |                             data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_COMMON                                            |                        data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_RESET_LOGIC                                       |                      data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           EXP                                                    |                                           exp_mgt |       1233 |        985 |       0 |  248 |   2597 |      2 |      0 |            0 |
|           EXP_COMMON                                             |                         exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U3                                                     |                     t_axi4_stream_wr64_rd128_fifo |         52 |         52 |       0 |    0 |    141 |      2 |      0 |            0 |
|           U6                                                     |                     t_axi4_stream_wr128_rd64_fifo |         52 |         52 |       0 |    0 |    140 |      2 |      0 |            0 |
|           gen_mgt_2ch.VIDEO                                      |                                         video_mgt |        598 |        543 |       0 |   55 |   1319 |      1 |      0 |            0 |
|         U1                                                       |                                          mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U3                                                       |                                 mgt_stream_merger |        275 |        275 |       0 |    0 |    669 |      3 |      0 |            0 |
|           (U3)                                                   |                                 mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           EXP_FIFO                                               |      t_axi4_stream_wr64_rd64_fifo__parameterized7 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|           dont_merge_streams.DATA_FIFO                           |      t_axi4_stream_wr64_rd64_fifo__parameterized3 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|           dont_merge_streams.VIDEO_FIFO                          |      t_axi4_stream_wr64_rd64_fifo__parameterized5 |         91 |         91 |       0 |    0 |    223 |      1 |      0 |            0 |
|       SFW_INTF                                                   |                                               SFW |        549 |        548 |       0 |    1 |    655 |      0 |      1 |            0 |
|         (SFW_INTF)                                               |                                               SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                    SFW_Processing |        271 |        271 |       0 |    0 |     59 |      0 |      0 |            0 |
|           (U1)                                                   |                                    SFW_Processing |        270 |        270 |       0 |    0 |     55 |      0 |      0 |            0 |
|           doube_sync_gen                                         |                                   double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                        |                                   sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                    trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                                       |                                        fw_decoder |        116 |        116 |       0 |    0 |    103 |      0 |      0 |            0 |
|           (U2)                                                   |                                        fw_decoder |        115 |        115 |       0 |    0 |    101 |      0 |      0 |            0 |
|           reset_synchronize                                      |                                   sync_resetn__29 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                          SFW_Ctrl |         50 |         50 |       0 |    0 |    373 |      0 |      0 |            0 |
|           (U3)                                                   |                                          SFW_Ctrl |         49 |         49 |       0 |    0 |    371 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                        |                                   sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                             axil32_addr_demux4__1 |         60 |         60 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                       |                                  axil32_to_native |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U5)                                                   |                                  axil32_to_native |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                   sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                  sdp_ram_w32_d128 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |               sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U8                                                       |                                SFW_ACQUISITION_SM |         45 |         44 |       0 |    1 |    111 |      0 |      0 |            0 |
|           (U8)                                                   |                                SFW_ACQUISITION_SM |         44 |         43 |       0 |    1 |    107 |      0 |      0 |            0 |
|           double_sync_gen                                        |                                   double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                                        |                                   sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       STARTUP_HARDWARE                                           |                                   Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|         (STARTUP_HARDWARE)                                       |                                   Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|         U0                                                       |                                       sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       TRIG                                                       |                                          trig_gen |       1987 |       1987 |       0 |    0 |   1738 |      0 |      0 |            0 |
|         (TRIG)                                                   |                                          trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                              trig_gen_mblaze_intf |        655 |        655 |       0 |    0 |    444 |      0 |      0 |            0 |
|           (U1)                                                   |                              trig_gen_mblaze_intf |        655 |        655 |       0 |    0 |    442 |      0 |      0 |            0 |
|           U2                                                     |                                   sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                    trig_gen_ctler |        346 |        346 |       0 |    0 |    364 |      0 |      0 |            0 |
|           U1                                                     |                                     trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           U2                                                     |                               trig_gen_ctler_core |        161 |        161 |       0 |    0 |    150 |      0 |      0 |            0 |
|           U3                                                     |                                   double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                     progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U9                                                     |                                   double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                      trig_stamper |        146 |        146 |       0 |    0 |    239 |      0 |      0 |            0 |
|           U2                                                     |                                   sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                trig_stamper_ctler |        146 |        146 |       0 |    0 |    237 |      0 |      0 |            0 |
|         U6                                                       |                                  trig_conditioner |         52 |         52 |       0 |    0 |     85 |      0 |      0 |            0 |
|           (U6)                                                   |                                  trig_conditioner |         52 |         52 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                   double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U11                                                   |                                   trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|           (g0.U11)                                               |                                   trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                     |                                period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U10                                                    |                                   min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U11                                                    |                                   min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U3                                                     |                                   sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                   min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U5                                                     |                                   min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U6                                                     |                                   min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U7                                                     |                                   min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U8                                                     |                                   min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U9                                                     |                                   min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|       U11                                                        |                                axil32_addr_demux4 |         91 |         91 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                 Buffering_wrapper |       2299 |       2299 |       0 |    0 |   3169 |      4 |      1 |           14 |
|         U1                                                       |                                    axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                 ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                     axis64_sw_2_1__parameterized1 |        262 |        262 |       0 |    0 |    422 |      0 |      0 |            0 |
|           (U2)                                                   |                     axis64_sw_2_1__parameterized1 |         46 |         46 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                          axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1                          |                             axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg_gen.S0                                             |                                     axis64_reg__8 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S1                                             |                                     axis64_reg__9 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S_out                                          |                                        axis64_reg |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U20                                                      |                                 axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U20)                                                  |                                 axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U22                                                      |                                    axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U22)                                                  |                                    axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                     axis64_sw_2_1__parameterized3 |        261 |        261 |       0 |    0 |    422 |      0 |      0 |            0 |
|           (U3)                                                   |                     axis64_sw_2_1__parameterized3 |         44 |         44 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__233 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                          axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1                          |                          axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg_gen.S0                                             |                                     axis64_reg__5 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S1                                             |                                     axis64_reg__6 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg_gen.S_out                                          |                                     axis64_reg__7 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U4                                                       |                                         Buffering |       1493 |       1493 |       0 |    0 |   1805 |      4 |      1 |           14 |
|           (U4)                                                   |                                         Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           BUF_CTRL                                               |                                    Buffering_Ctrl |         77 |         77 |       0 |    0 |    462 |      0 |      0 |            0 |
|           FSM                                                    |                                     BUFFERING_FSM |       1075 |       1075 |       0 |    0 |    912 |      0 |      0 |           14 |
|           U11                                                    |                                axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           U16                                                    |                                  axis64_hole_sync |         92 |         92 |       0 |    0 |    175 |      0 |      0 |            0 |
|           U27                                                    |                             axis64_hder_extractor |         33 |         33 |       0 |    0 |     32 |      0 |      0 |            0 |
|           U4                                                     |                                  buffer_table_ram |          3 |          3 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U5                                                     |                                   flow_controller |        120 |        120 |       0 |    0 |     93 |      0 |      0 |            0 |
|           U7                                                     |                                 shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                                     |              t_axi4_stream64_fifo__parameterized1 |         51 |         51 |       0 |    0 |     75 |      1 |      1 |            0 |
|         U5                                                       |                     axis64_sw_1_2__parameterized1 |        251 |        251 |       0 |    0 |    482 |      0 |      0 |            0 |
|           (U5)                                                   |                     axis64_sw_1_2__parameterized1 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                          axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg.S0                                                 |                                     axis64_reg__2 |         71 |         71 |       0 |    0 |    137 |      0 |      0 |            0 |
|           reg.S1                                                 |                                     axis64_reg__3 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|           reg.S_in                                               |                                     axis64_reg__1 |         87 |         87 |       0 |    0 |    169 |      0 |      0 |            0 |
|         U7                                                       |                                       moi_handler |         24 |         24 |       0 |    0 |     30 |      0 |      0 |            0 |
|           U10                                                    |                               moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U6                                                     |                                      moi_flag_gen |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                         |                                       axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                                         |                                       FrameBuffer |        810 |        810 |       0 |    0 |   1876 |      4 |      2 |            0 |
|         U1                                                       |                                      fb_ctrl_intf |        152 |        152 |       0 |    0 |    312 |      0 |      0 |            0 |
|           (U1)                                                   |                                      fb_ctrl_intf |        152 |        152 |       0 |    0 |    310 |      0 |      0 |            0 |
|           U2                                                     |                                   sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.READ_FR                                               |                                 axis64_frame_rate |         68 |         68 |       0 |    0 |    155 |      0 |      0 |            0 |
|           (g0.READ_FR)                                           |                                 axis64_frame_rate |         67 |         67 |       0 |    0 |    153 |      0 |      0 |            0 |
|           reset                                                  |                                   sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U2                                                    |                                axis128_frame_rate |         67 |         67 |       0 |    0 |    154 |      0 |      0 |            0 |
|           (g0.U2)                                                |                                axis128_frame_rate |         66 |         66 |       0 |    0 |    152 |      0 |      0 |            0 |
|           reset                                                  |                                   sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U4                                                    |                    t_axi4_stream_wr128_rd128_fifo |         38 |         38 |       0 |    0 |     41 |      2 |      0 |            0 |
|           (g0.U4)                                                |                    t_axi4_stream_wr128_rd128_fifo |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_wr128_rd128_d128.fwft_sfifo_wr130_rd130_d128_inst |                       fwft_sfifo_wr130_rd130_d128 |         33 |         33 |       0 |    0 |     40 |      2 |      0 |            0 |
|         g0.U5                                                    |                                        reader_fsm |        351 |        351 |       0 |    0 |    518 |      2 |      2 |            0 |
|           (g0.U5)                                                |                                        reader_fsm |        275 |        275 |       0 |    0 |    384 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                   double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                   double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                   double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                   double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |              t_axi4_stream64_fifo__parameterized3 |         38 |         38 |       0 |    0 |     62 |      1 |      1 |            0 |
|           U8                                                     |              t_axi4_stream64_fifo__parameterized5 |         38 |         38 |       0 |    0 |     62 |      1 |      1 |            0 |
|         g0.U6                                                    |                                        writer_fsm |        134 |        134 |       0 |    0 |    696 |      0 |      0 |            0 |
|           (g0.U6)                                                |                                        writer_fsm |        124 |        124 |       0 |    0 |    678 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                   double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                   double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                   double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3A                                                    |                                     gh_stretch__5 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3B                                                    |                                        gh_stretch |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U6                                                         |                                        adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                                         |                                   adc_readout_top |        425 |        397 |      12 |   16 |    681 |      0 |      0 |            1 |
|         (U7)                                                     |                                   adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                               adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|           (U1)                                                   |                               adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_cfg_valid                                         |                                   double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                       adc_readout |        354 |        326 |      12 |   16 |    397 |      0 |      0 |            1 |
|           (U2)                                                   |                                       adc_readout |        328 |        312 |       0 |   16 |    367 |      0 |      0 |            1 |
|           U1                                                     |                                   sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           conversion_trigger                                     |                                    gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_INT                                               |                                   double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_data_out                                          |                                     data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|         U3                                                       |                     ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U3)                                                   |                     ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                     ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|           (U4)                                                   |                                     ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       USB                                                        |                                          USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U1                                                           |                   afpa_data_deserializer_16chn_v2 |       2243 |       2243 |       0 |    0 |   2536 |      4 |      0 |            0 |
|       (U1)                                                       |                   afpa_data_deserializer_16chn_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH0                                                        |                            quad_data_deserializer |        467 |        467 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH0)                                                    |                            quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                        adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                              clink_calibration__1 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                  |                              clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                               clink_delay_ctrl__1 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                     |                             clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                      |                                 idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                      |                                 idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                        adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                      |                                 idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                      |                                 idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                      |                                rst_conditioner__1 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                  |                                rst_conditioner__1 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                        adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                       |                         quad_pattern_validator__1 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                     |                          adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                          adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                          adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                          adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |                   adc_pattern_validator_ctrler__1 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                       |            quad_pattern_validator__parameterized1 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                     |                          adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                          adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                          adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                          adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |      adc_pattern_validator_ctrler__parameterized1 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                       |                        adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                      dcm_reset__1 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                           |                 adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           Gen_10_0M.Ux                                           |                        serdes_clkin_10_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH1                                                        |            quad_data_deserializer__parameterized1 |        467 |        467 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH1)                                                    |            quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                        adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                              clink_calibration__2 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                  |                              clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                               clink_delay_ctrl__2 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                     |                             clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                      |                                 idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                      |                                 idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                        adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                      |                                 idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                      |                                 idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                      |                                rst_conditioner__2 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                  |                                rst_conditioner__2 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__320 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                        adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                       |                         quad_pattern_validator__2 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                     |                         adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                         adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                         adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                         adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |                   adc_pattern_validator_ctrler__2 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                       |            quad_pattern_validator__parameterized4 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                     |                          adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                         adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                         adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                         adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |      adc_pattern_validator_ctrler__parameterized3 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                       |                        adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                      dcm_reset__2 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH2                                                        |            quad_data_deserializer__parameterized3 |        467 |        467 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH2)                                                    |            quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                        adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                              clink_calibration__3 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                  |                              clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                               clink_delay_ctrl__3 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                     |                             clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                      |                                 idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                      |                                idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                       adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                      |                                idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                      |                                    idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                      |                                rst_conditioner__3 |         17 |         17 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                  |                                rst_conditioner__3 |         17 |         17 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                       adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                       |                         quad_pattern_validator__3 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                     |                         adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                         adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                         adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                         adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |                   adc_pattern_validator_ctrler__3 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                       |            quad_pattern_validator__parameterized7 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                     |                         adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                         adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                         adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                         adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |      adc_pattern_validator_ctrler__parameterized5 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                       |                       adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                      dcm_reset__3 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH3                                                        |            quad_data_deserializer__parameterized5 |        466 |        466 |       0 |    0 |    484 |      0 |      0 |            0 |
|         (CH3)                                                    |            quad_data_deserializer__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                       adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                                 clink_calibration |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                                  |                                 clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                  clink_delay_ctrl |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                                     |                                clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                                      |                   idelay_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                                      |                   idelay_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                       adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                                      |                   idelay_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                                      |                   idelay_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                      |                                rst_conditioner__4 |         16 |         16 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                  |                                rst_conditioner__4 |         16 |         16 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                       adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                                       |                            quad_pattern_validator |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                                     |                         adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                         adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                         adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                             adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |                      adc_pattern_validator_ctrler |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                                       |           quad_pattern_validator__parameterized10 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                                     |                         adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                                     |                         adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                                     |                         adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                                     |                         adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                                     |      adc_pattern_validator_ctrler__parameterized7 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                                       |                           adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                         dcm_reset |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                           |                            adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           Gen_10_0M.Ux                                           |                serdes_clkin_10_0_MHz_mmcm_HD18947 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                                        |                      quad_data_sync_v2__xdcDup__1 |         97 |         97 |       0 |    0 |    150 |      1 |      0 |            0 |
|         (U11)                                                    |                      quad_data_sync_v2__xdcDup__1 |         48 |         48 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                   sync_reset__363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                        fwft_afifo_w72_d16_HD18952 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           U0                                                     | fwft_afifo_w72_d16_fifo_generator_v13_1_2_HD18953 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|       U12                                                        |                      quad_data_sync_v2__xdcDup__2 |        100 |        100 |       0 |    0 |    150 |      1 |      0 |            0 |
|         (U12)                                                    |                      quad_data_sync_v2__xdcDup__2 |         51 |         51 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__360 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                   sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                        fwft_afifo_w72_d16_HD19018 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           U0                                                     | fwft_afifo_w72_d16_fifo_generator_v13_1_2_HD19019 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|       U4                                                         |                      quad_data_sync_v2__xdcDup__3 |         98 |         98 |       0 |    0 |    150 |      1 |      0 |            0 |
|         (U4)                                                     |                      quad_data_sync_v2__xdcDup__3 |         49 |         49 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                   sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                        fwft_afifo_w72_d16_HD19084 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           U0                                                     | fwft_afifo_w72_d16_fifo_generator_v13_1_2_HD19085 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|       U9                                                         |                                 quad_data_sync_v2 |         93 |         93 |       0 |    0 |    150 |      1 |      0 |            0 |
|         (U9)                                                     |                                 quad_data_sync_v2 |         45 |         45 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                   sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                fwft_afifo_w72_d16 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|           U0                                                     |         fwft_afifo_w72_d16_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    142 |      1 |      0 |            0 |
|     U3                                                           |                                     isc0207A_intf |       6595 |       6572 |       0 |   23 |  10222 |     13 |     19 |            8 |
|       (U3)                                                       |                                     isc0207A_intf |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                               fpa_trig_controller |        162 |        162 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U1)                                                     |                               fpa_trig_controller |        162 |        162 |       0 |    0 |     94 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__416 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                   double_sync__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                   double_sync__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                   double_sync__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1F                                                      |                                   double_sync__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                        |                                isc0207A_digio_map |         70 |         70 |       0 |    0 |     88 |      0 |      0 |            0 |
|         (U19)                                                    |                                isc0207A_digio_map |         70 |         70 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U0                                                       |                                   sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                fpa_intf_sequencer |         28 |         28 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U2)                                                     |                                fpa_intf_sequencer |         28 |         28 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__432 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                  double_sync__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                  double_sync__109 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U23                                                        |                               frm_in_progress_gen |         22 |         22 |       0 |    0 |     16 |      0 |      0 |            0 |
|         (U23)                                                    |                               frm_in_progress_gen |         22 |         22 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U1                                                       |                                   sync_reset__426 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                  double_sync__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                                        |                            fpa_trig_precontroller |         42 |         42 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U24)                                                    |                            fpa_trig_precontroller |         20 |         20 |       0 |    0 |     18 |      0 |      0 |            0 |
|         U0A                                                      |                       gh_stretch__parameterized16 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|         U0B                                                      |                       gh_stretch__parameterized18 |         11 |         11 |       0 |    0 |     13 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                  double_sync__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                  double_sync__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                  double_sync__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                               fpa_watchdog_module |        271 |        270 |       0 |    1 |    527 |      0 |      0 |            0 |
|         (U25)                                                    |                               fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                   edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                   |                                   edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__428 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                  double_sync__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                   edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U10)                                                  |                                   edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__429 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                  double_sync__106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                   edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U2)                                                   |                                   edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__430 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                  double_sync__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U27                                                      |                                   double_sync__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                   double_sync__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                   edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                   |                                   edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__431 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                  double_sync__108 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                              fpa_data_cnt_min_max |         46 |         45 |       0 |    1 |    138 |      0 |      0 |            0 |
|           U1                                                     |                                      fpa_data_cnt |          6 |          5 |       0 |    1 |     42 |      0 |      0 |            0 |
|           U4                                                     |                                  fpa_min_max_ctrl |         40 |         40 |       0 |    0 |     96 |      0 |      0 |            0 |
|         U5                                                       |                                      edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U5)                                                   |                                      edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__422 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   double_sync__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                        trig_delay |        105 |        105 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U7)                                                   |                                        trig_delay |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                 delay_measurement |          7 |          7 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U3                                                     |                                   sync_reset__421 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                      min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U8                                                       |                                       trig_period |        103 |        103 |       0 |    0 |    139 |      0 |      0 |            0 |
|           (U8)                                                   |                                       trig_period |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                   period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U3                                                     |                                   sync_reset__419 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                  min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|       U26                                                        |                                 isc0207A_clks_gen |        206 |        206 |       0 |    0 |    404 |      0 |      1 |            0 |
|         (U26)                                                    |                                 isc0207A_clks_gen |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                            isc0207A_clks_gen_core |        107 |        107 |       0 |    0 |    285 |      0 |      1 |            0 |
|           (U1)                                                   |                            isc0207A_clks_gen_core |         19 |         19 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1A                                                    |                                   sync_reset__383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                    |                                       Clk_Divider |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U2B                                                    |                       Clk_Divider__parameterized1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           UCA                                                    |                       Clk_Divider__parameterized3 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           adcclk_sync                                            |                                fwft_afifo_w8_d256 |         79 |         79 |       0 |    0 |    214 |      0 |      1 |            0 |
|           sync_en                                                |               double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |     14 |      0 |      0 |            0 |
|         U2                                                       |                                isc0207A_clks_mmcm |         81 |         81 |       0 |    0 |    101 |      0 |      0 |            0 |
|           (U2)                                                   |                                isc0207A_clks_mmcm |         81 |         81 |       0 |    0 |     99 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__382 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                             isc0207A_5_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U26                                                      |                                   rst_conditioner |         16 |         16 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                                  |                                   rst_conditioner |         16 |         16 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__381 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U33                                                        |     t_axi4_stream_wr64_rd128_fifo__parameterized1 |         82 |         82 |       0 |    0 |    210 |      2 |      0 |            0 |
|         (U33)                                                    |     t_axi4_stream_wr64_rd128_fifo__parameterized1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr64_rd128_d512.fwft_afifo_wr66_rd132_d512_inst     |                        fwft_afifo_wr66_rd132_d512 |         78 |         78 |       0 |    0 |    209 |      2 |      0 |            0 |
|           U0                                                     | fwft_afifo_wr66_rd132_d512_fifo_generator_v13_1_2 |         78 |         78 |       0 |    0 |    209 |      2 |      0 |            0 |
|       U4                                                         |                              isc0207A_mblaze_intf |        409 |        403 |       0 |    6 |   1470 |      0 |      0 |            2 |
|         (U4)                                                     |                              isc0207A_mblaze_intf |        409 |        403 |       0 |    6 |   1468 |      0 |      0 |            2 |
|         U1                                                       |                                   sync_reset__413 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                isc0207A_hw_driver |        703 |        703 |       0 |    0 |   1290 |      0 |      2 |            0 |
|         (U5)                                                     |                                isc0207A_hw_driver |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                               afpa_int_signal_gen |         95 |         95 |       0 |    0 |    117 |      0 |      0 |            0 |
|           (U1)                                                   |                               afpa_int_signal_gen |         95 |         95 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U1A                                                    |                                   sync_reset__412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                   double_sync__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                   double_sync__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                   double_sync__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                              isc0207A_prog_ctrler |        170 |        170 |       0 |    0 |    319 |      0 |      1 |            0 |
|           U1                                                     |                            isc0207A_bitstream_gen |         62 |         62 |       0 |    0 |    188 |      0 |      0 |            0 |
|           U3                                                     |                               isc0207A_spi_feeder |         36 |         36 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U6                                                     |                      LL8_ext_to_spi_tx__xdcDup__1 |         72 |         72 |       0 |    0 |     78 |      0 |      1 |            0 |
|         U3                                                       |                                  fleG_prog_ctrler |        282 |        282 |       0 |    0 |    331 |      0 |      1 |            0 |
|           (U3)                                                   |                                  fleG_prog_ctrler |          7 |          7 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                     ad5648_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U2                                                     |                            fleg_prog_ctler_kernel |        159 |        159 |       0 |    0 |    171 |      0 |      0 |            0 |
|           U3                                                     |                               fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U4                                                     |                      LL8_ext_to_spi_tx__xdcDup__2 |         72 |         72 |       0 |    0 |     77 |      0 |      1 |            0 |
|         U4                                                       |                             afpa_hw_driver_ctrler |         69 |         69 |       0 |    0 |    418 |      0 |      0 |            0 |
|           (U4)                                                   |                             afpa_hw_driver_ctrler |         69 |         69 |       0 |    0 |    408 |      0 |      0 |            0 |
|           U1A                                                    |                                   sync_reset__404 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                   double_sync__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                   double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                   double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1E                                                    |                                   double_sync__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                           isc0207A_readout_ctrler |         85 |         85 |       0 |    0 |    105 |      0 |      0 |            0 |
|           (U5)                                                   |                           isc0207A_readout_ctrler |         85 |         85 |       0 |    0 |    103 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__403 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                    fpa_status_gen |        361 |        361 |       0 |    0 |     89 |      0 |      0 |            0 |
|         (U6)                                                     |                                    fpa_status_gen |        361 |        361 |       0 |    0 |     85 |      0 |      0 |            0 |
|         U1A                                                      |                                   sync_reset__414 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                   sync_reset__415 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                           afpa_data_ctrl_16chn_v2 |       2679 |       2670 |       0 |    9 |   4184 |     11 |     15 |            4 |
|         ID_A                                                     |                                  afpa_dval_gen_v2 |        429 |        429 |       0 |    0 |    470 |      0 |      1 |            0 |
|           U2                                                     |                                     afpa_flow_mux |         47 |         47 |       0 |    0 |     89 |      0 |      0 |            0 |
|           U4                                                     |                                afpa_diag_data_gen |        382 |        382 |       0 |    0 |    381 |      0 |      1 |            0 |
|         ID_B                                                     |                  afpa_dval_gen_v2__parameterized1 |        433 |        433 |       0 |    0 |    469 |      0 |      1 |            0 |
|           U2                                                     |                                  afpa_flow_mux__3 |         47 |         47 |       0 |    0 |     89 |      0 |      0 |            0 |
|           U4                                                     |                afpa_diag_data_gen__parameterized1 |        386 |        386 |       0 |    0 |    380 |      0 |      1 |            0 |
|         ID_C                                                     |                  afpa_dval_gen_v2__parameterized3 |        430 |        430 |       0 |    0 |    469 |      0 |      1 |            0 |
|           U2                                                     |                                  afpa_flow_mux__2 |         47 |         47 |       0 |    0 |     89 |      0 |      0 |            0 |
|           U4                                                     |                afpa_diag_data_gen__parameterized3 |        383 |        383 |       0 |    0 |    380 |      0 |      1 |            0 |
|         ID_D                                                     |                  afpa_dval_gen_v2__parameterized5 |        434 |        434 |       0 |    0 |    469 |      0 |      1 |            0 |
|           U2                                                     |                                  afpa_flow_mux__1 |         47 |         47 |       0 |    0 |     89 |      0 |      0 |            0 |
|           U4                                                     |                afpa_diag_data_gen__parameterized5 |        388 |        388 |       0 |    0 |    380 |      0 |      1 |            0 |
|         U10                                                      |                                afpa_data_ctrl_map |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                                      |                   afpa_data_dispatcher__xdcDup__1 |         98 |         96 |       0 |    2 |    288 |      1 |      1 |            0 |
|           (U13)                                                  |                   afpa_data_dispatcher__xdcDup__1 |          6 |          4 |       0 |    2 |     67 |      0 |      0 |            0 |
|           U0B                                                    |                                   sync_reset__373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                   double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                       fwft_afifo_w96_d128_HD19279 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U2                                                     |                        fwft_sfifo_w72_d16_HD19486 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U14                                                      |                   afpa_data_dispatcher__xdcDup__2 |         97 |         95 |       0 |    2 |    288 |      1 |      1 |            0 |
|           (U14)                                                  |                   afpa_data_dispatcher__xdcDup__2 |          6 |          4 |       0 |    2 |     67 |      0 |      0 |            0 |
|           U0B                                                    |                                   sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                   double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                       fwft_afifo_w96_d128_HD19347 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U2                                                     |                        fwft_sfifo_w72_d16_HD19506 |         24 |         24 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U15                                                      |                          afpa_readout_flags_delay |         69 |         69 |       0 |    0 |    105 |      0 |      1 |            0 |
|           (U15)                                                  |                          afpa_readout_flags_delay |         25 |         25 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                               fwft_sfifo_w32_d256 |         44 |         44 |       0 |    0 |     53 |      0 |      1 |            0 |
|         U17                                                      |              afpa_chn_diversity_ctrler__xdcDup__1 |        123 |        123 |       0 |    0 |    170 |      2 |      2 |            0 |
|           (U17)                                                  |              afpa_chn_diversity_ctrler__xdcDup__1 |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                    |                       fwft_sfifo_w76_d256_HD19573 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U2B                                                    |                       fwft_sfifo_w76_d256_HD19595 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U18                                                      |                   afpa_data_dispatcher__xdcDup__3 |        215 |        212 |       0 |    3 |    703 |      2 |      1 |            4 |
|           (U18)                                                  |                   afpa_data_dispatcher__xdcDup__3 |        122 |        119 |       0 |    3 |    480 |      0 |      0 |            4 |
|           U0B                                                    |                                   sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                   double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                       fwft_afifo_w96_d128_HD19415 |         68 |         68 |       0 |    0 |    190 |      1 |      1 |            0 |
|           U2                                                     |                        fwft_sfifo_w72_d16_HD19526 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|         U19                                                      |              afpa_chn_diversity_ctrler__xdcDup__2 |        119 |        119 |       0 |    0 |    159 |      2 |      2 |            0 |
|           (U19)                                                  |              afpa_chn_diversity_ctrler__xdcDup__2 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                    |                       fwft_sfifo_w76_d256_HD19617 |         42 |         42 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U2B                                                    |                       fwft_sfifo_w76_d256_HD19639 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|         U20                                                      |                              afpa_saturation_ctrl |         12 |         12 |       0 |    0 |    136 |      0 |      0 |            0 |
|           U15                                                    |                               afpa_low_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|           U16                                                    |                              afpa_high_saturation |          6 |          6 |       0 |    0 |     68 |      0 |      0 |            0 |
|         U25                                                      |                              afpa_data_dispatcher |         98 |         96 |       0 |    2 |    288 |      1 |      1 |            0 |
|           (U25)                                                  |                              afpa_data_dispatcher |          6 |          4 |       0 |    2 |     67 |      0 |      0 |            0 |
|           U0B                                                    |                                   sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                   double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                               fwft_afifo_w96_d128 |         67 |         67 |       0 |    0 |    189 |      1 |      1 |            0 |
|           U2                                                     |                                fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U6                                                       |                         afpa_chn_diversity_ctrler |        123 |        123 |       0 |    0 |    170 |      2 |      2 |            0 |
|           (U6)                                                   |                         afpa_chn_diversity_ctrler |         41 |         41 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                                    |                               fwft_sfifo_w76_d256 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|           U2B                                                    |                       fwft_sfifo_w76_d256_HD19551 |         41 |         41 |       0 |    0 |     44 |      1 |      1 |            0 |
|       g0.U21                                                     |                                     afpa_services |       1561 |       1554 |       0 |    7 |   1754 |      0 |      1 |            2 |
|         U1                                                       |                                     spi_mux_ctler |         20 |         20 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U1)                                                   |                                     spi_mux_ctler |         20 |         20 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                                     |                                        sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                     quad_adc_ctrl |         72 |         72 |       0 |    0 |    572 |      0 |      0 |            0 |
|           (U2)                                                   |                                     quad_adc_ctrl |         29 |         29 |       0 |    0 |     10 |      0 |      0 |            0 |
|           reset_sync                                             |                                   sync_reset__442 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           spi_in                                                 |                                            spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|           spi_out                                                |                                            spi_tx |         42 |         42 |       0 |    0 |    538 |      0 |      0 |            0 |
|           sync_ptren                                             |                                       double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                               adc_brd_switch_ctrl |        107 |        107 |       0 |    0 |    121 |      0 |      1 |            0 |
|           (U3)                                                   |                               adc_brd_switch_ctrl |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__441 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                      Clk_Divider__parameterized25 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U3                                                     |                                 LL8_ext_to_spi_tx |         71 |         71 |       0 |    0 |     71 |      0 |      1 |            0 |
|         U4                                                       |                               monitoring_adc_ctrl |        523 |        520 |       0 |    3 |    253 |      0 |      0 |            2 |
|           (U4)                                                   |                               monitoring_adc_ctrl |        313 |        313 |       0 |    0 |     99 |      0 |      0 |            2 |
|           U1                                                     |                                   sync_reset__439 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                     signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                                     |                                    ads1118_driver |        153 |        152 |       0 |    1 |    107 |      0 |      0 |            0 |
|           UcA                                                    |                      Clk_Divider__parameterized27 |         15 |         15 |       0 |    0 |     12 |      0 |      0 |            0 |
|           UcB                                                    |                      Clk_Divider__parameterized29 |         29 |         29 |       0 |    0 |     21 |      0 |      0 |            0 |
|         U5                                                       |                                 adc_brd_id_reader |        277 |        275 |       0 |    2 |    180 |      0 |      0 |            0 |
|           (U5)                                                   |                                 adc_brd_id_reader |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                  signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                                     |                                     brd_id_reader |        261 |        261 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                       |                                flex_brd_id_reader |        412 |        410 |       0 |    2 |    414 |      0 |      0 |            0 |
|           (U6)                                                   |                                flex_brd_id_reader |          2 |          2 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                   sync_reset__436 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                                    |                                  signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|           U2                                                     |                                  brd_id_reader__1 |        397 |        397 |       0 |    0 |    362 |      0 |      0 |            0 |
|         U7                                                       |                                   reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U8                                                       |                                afpa_services_ctrl |        139 |        139 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U8)                                                   |                                afpa_services_ctrl |        139 |        139 |       0 |    0 |    150 |      0 |      0 |            0 |
|           U0                                                     |                                   sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
+------------------------------------------------------------------+---------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


