#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556dca1aef50 .scope module, "fir_tb" "fir_tb" 2 3;
 .timescale -9 -12;
P_0x556dca173b60 .param/l "NUM_TAPS" 0 2 46, +C4<00000000000000000000000000000011>;
v0x556dca1e3250_0 .net "ack", 0 0, v0x556dca1e2350_0;  1 drivers
v0x556dca1e3340_0 .var "adr", 31 0;
v0x556dca1e3410_0 .var "clk", 0 0;
v0x556dca1e34e0 .array/s "coefs", 7 0, 31 0;
v0x556dca1e3580_0 .var "cyc", 0 0;
v0x556dca1e3620_0 .var "dat_i", 31 0;
v0x556dca1e36f0_0 .net "dat_o", 31 0, v0x556dca1e2690_0;  1 drivers
v0x556dca1e37c0_0 .var/i "golden", 31 0;
v0x556dca1e3860_0 .var/i "i", 31 0;
v0x556dca1e3940_0 .net "irq", 0 0, v0x556dca1e15a0_0;  1 drivers
v0x556dca1e3a10_0 .var/i "j", 31 0;
v0x556dca1e3ad0_0 .var "outval", 31 0;
v0x556dca1e3bb0_0 .var "rst", 0 0;
v0x556dca1e3c80 .array/s "sample_window", 7 0, 31 0;
v0x556dca1e3d20 .array/s "samples", 31 0, 31 0;
v0x556dca1e3de0_0 .var "sel", 3 0;
v0x556dca1e3ed0_0 .var "status", 31 0;
v0x556dca1e3f90_0 .var "stb", 0 0;
v0x556dca1e4060_0 .var "we", 0 0;
S_0x556dca1ad470 .scope module, "dut" "fir_wb" 2 24, 3 15 0, S_0x556dca1aef50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wb_clk_i"
    .port_info 1 /INPUT 1 "wb_rst_i"
    .port_info 2 /INPUT 1 "wbs_cyc_i"
    .port_info 3 /INPUT 1 "wbs_stb_i"
    .port_info 4 /INPUT 1 "wbs_we_i"
    .port_info 5 /INPUT 4 "wbs_sel_i"
    .port_info 6 /INPUT 32 "wbs_adr_i"
    .port_info 7 /INPUT 32 "wbs_dat_i"
    .port_info 8 /OUTPUT 32 "wbs_dat_o"
    .port_info 9 /OUTPUT 1 "wbs_ack_o"
    .port_info 10 /OUTPUT 1 "irq_o"
P_0x556dca1be4b0 .param/l "ACC_W" 0 3 18, +C4<00000000000000000000000001000000>;
P_0x556dca1be4f0 .param/l "ADDR_COEF_BASE" 1 3 44, C4<00000000000000000000000000010000>;
P_0x556dca1be530 .param/l "ADDR_CONTROL" 1 3 41, C4<00000000000000000000000000000000>;
P_0x556dca1be570 .param/l "ADDR_IN_FIFO" 1 3 45, C4<00000000000000000000000010000000>;
P_0x556dca1be5b0 .param/l "ADDR_OUT_FIFO" 1 3 46, C4<00000000000000000000000010000100>;
P_0x556dca1be5f0 .param/l "ADDR_STATUS" 1 3 42, C4<00000000000000000000000000000100>;
P_0x556dca1be630 .param/l "ADDR_TAPS" 1 3 43, C4<00000000000000000000000000001000>;
P_0x556dca1be670 .param/l "COEF_W" 0 3 17, +C4<00000000000000000000000000100000>;
P_0x556dca1be6b0 .param/l "DATA_W" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x556dca1be6f0 .param/l "FIFO_DEPTH" 0 3 20, +C4<00000000000000000000000000100000>;
P_0x556dca1be730 .param/l "MAX_TAPS" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x556dca1be770 .param/l "WB_BASE" 0 3 21, C4<00000000000000000000000000000000>;
L_0x556dca17cbd0 .functor AND 1, L_0x556dca1f50d0, v0x556dca1dc410_0, C4<1>, C4<1>;
L_0x556dca172cb0 .functor BUFZ 32, L_0x556dca1f52c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556dca172de0 .functor OR 1, L_0x556dca1f5440, v0x556dca1dc8f0_0, C4<0>, C4<0>;
L_0x7f210a362330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1e0300_0 .net/2s *"_s14", 31 0, L_0x7f210a362330;  1 drivers
v0x556dca1e0400_0 .net *"_s16", 0 0, L_0x556dca1f50d0;  1 drivers
v0x556dca1e04c0_0 .net *"_s20", 31 0, L_0x556dca1f52c0;  1 drivers
L_0x7f210a362378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1e0580_0 .net/2s *"_s24", 31 0, L_0x7f210a362378;  1 drivers
v0x556dca1e0660_0 .net *"_s26", 0 0, L_0x556dca1f5440;  1 drivers
v0x556dca1e0720_0 .var "coef_wr", 0 0;
v0x556dca1e07c0_0 .var "coef_wr_addr", 5 0;
v0x556dca1e0860_0 .var/s "coef_wr_data", 31 0;
v0x556dca1e0930_0 .var "control", 31 0;
v0x556dca1e09f0_0 .net "core_in_ready", 0 0, v0x556dca1dc410_0;  1 drivers
v0x556dca1e0ac0_0 .net/s "core_in_sample", 31 0, L_0x556dca172cb0;  1 drivers
v0x556dca1e0b90_0 .net "core_in_valid", 0 0, L_0x556dca17cbd0;  1 drivers
v0x556dca1e0c60_0 .net/s "core_out_sample", 31 0, v0x556dca1dc810_0;  1 drivers
v0x556dca1e0d30_0 .net "core_out_valid", 0 0, v0x556dca1dc8f0_0;  1 drivers
v0x556dca1e0e00_0 .var "core_start", 0 0;
v0x556dca1e0ed0_0 .net "in_empty", 0 0, L_0x556dca1f4570;  1 drivers
v0x556dca1e0fa0_0 .var "in_fifo_wr", 0 0;
v0x556dca1e1180_0 .var "in_fifo_write_data", 31 0;
v0x556dca1e1250_0 .net "in_full", 0 0, L_0x556dca1f42a0;  1 drivers
v0x556dca1e1320 .array/s "in_q", 31 0, 31 0;
v0x556dca1e13c0_0 .var/i "in_q_cnt", 31 0;
v0x556dca1e1460_0 .var/i "in_q_rd", 31 0;
v0x556dca1e1500_0 .var/i "in_q_wr", 31 0;
v0x556dca1e15a0_0 .var "irq_o", 0 0;
v0x556dca1e1660_0 .net "mac_busy_internal", 0 0, L_0x556dca172de0;  1 drivers
v0x556dca1e1720_0 .net "out_empty", 0 0, L_0x556dca1f4c30;  1 drivers
v0x556dca1e17f0_0 .var "out_fifo_rd", 0 0;
v0x556dca1e18c0_0 .net "out_fifo_read_data", 31 0, v0x556dca1dfb10_0;  1 drivers
v0x556dca1e1990_0 .net "out_full", 0 0, L_0x556dca1f4960;  1 drivers
v0x556dca1e1a60 .array/s "out_q", 7 0, 31 0;
v0x556dca1e1b00_0 .var "out_q_count", 3 0;
v0x556dca1e1ba0_0 .var "out_q_rd_ptr", 2 0;
v0x556dca1e1c80_0 .var "out_q_wr_ptr", 2 0;
v0x556dca1e1f70_0 .var "start_pulse", 0 0;
v0x556dca1e2030_0 .var "status", 31 0;
v0x556dca1e2110_0 .var "taps_reg", 31 0;
v0x556dca1e21f0_0 .net "wb_clk_i", 0 0, v0x556dca1e3410_0;  1 drivers
v0x556dca1e2290_0 .net "wb_rst_i", 0 0, v0x556dca1e3bb0_0;  1 drivers
v0x556dca1e2350_0 .var "wbs_ack_o", 0 0;
v0x556dca1e2410_0 .net "wbs_adr_i", 31 0, v0x556dca1e3340_0;  1 drivers
v0x556dca1e24f0_0 .net "wbs_cyc_i", 0 0, v0x556dca1e3580_0;  1 drivers
v0x556dca1e25b0_0 .net "wbs_dat_i", 31 0, v0x556dca1e3620_0;  1 drivers
v0x556dca1e2690_0 .var "wbs_dat_o", 31 0;
v0x556dca1e2770_0 .net "wbs_sel_i", 3 0, v0x556dca1e3de0_0;  1 drivers
v0x556dca1e2850_0 .net "wbs_stb_i", 0 0, v0x556dca1e3f90_0;  1 drivers
v0x556dca1e2910_0 .net "wbs_we_i", 0 0, v0x556dca1e4060_0;  1 drivers
L_0x556dca1f4730 .reduce/nor v0x556dca1e3bb0_0;
L_0x556dca1f4da0 .reduce/nor v0x556dca1e3bb0_0;
L_0x556dca1f4e40 .reduce/nor v0x556dca1e3bb0_0;
L_0x556dca1f4f70 .part v0x556dca1e2110_0, 0, 6;
L_0x556dca1f50d0 .cmp/gt.s 32, v0x556dca1e13c0_0, L_0x7f210a362330;
L_0x556dca1f52c0 .array/port v0x556dca1e1320, v0x556dca1e1460_0;
L_0x556dca1f5440 .cmp/gt.s 32, v0x556dca1e13c0_0, L_0x7f210a362378;
S_0x556dca1ae5e0 .scope module, "core" "fir_core" 3 131, 4 9 0, S_0x556dca1ad470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 6 "taps"
    .port_info 3 /INPUT 1 "start_proc"
    .port_info 4 /INPUT 1 "coef_wr"
    .port_info 5 /INPUT 6 "coef_wr_addr"
    .port_info 6 /INPUT 32 "coef_wr_data"
    .port_info 7 /INPUT 1 "in_valid"
    .port_info 8 /INPUT 32 "in_sample"
    .port_info 9 /OUTPUT 1 "in_ready"
    .port_info 10 /OUTPUT 1 "out_valid"
    .port_info 11 /OUTPUT 32 "out_sample"
P_0x556dca1a4fa0 .param/l "ACC_W" 0 4 12, +C4<00000000000000000000000001000000>;
P_0x556dca1a4fe0 .param/l "COEF_W" 0 4 11, +C4<00000000000000000000000000100000>;
P_0x556dca1a5020 .param/l "DATA_W" 0 4 10, +C4<00000000000000000000000000100000>;
P_0x556dca1a5060 .param/l "MAX_TAPS" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x556dca1a50a0 .param/l "TAPS_W" 0 4 14, +C4<00000000000000000000000000000110>;
v0x556dca1b2470_0 .var/s "acc", 63 0;
v0x556dca1b82a0_0 .var/s "acc_reg", 63 0;
v0x556dca1a4cc0_0 .net "clk", 0 0, v0x556dca1e3410_0;  alias, 1 drivers
v0x556dca19ffe0_0 .net "coef_wr", 0 0, v0x556dca1e0720_0;  1 drivers
v0x556dca1a68e0_0 .net "coef_wr_addr", 5 0, v0x556dca1e07c0_0;  1 drivers
v0x556dca1a84d0_0 .net/s "coef_wr_data", 31 0, v0x556dca1e0860_0;  1 drivers
v0x556dca1aa780 .array/s "coefs", 7 0, 31 0;
v0x556dca1dc330_0 .var/i "i", 31 0;
v0x556dca1dc410_0 .var "in_ready", 0 0;
v0x556dca1dc4d0_0 .net/s "in_sample", 31 0, L_0x556dca172cb0;  alias, 1 drivers
v0x556dca1dc5b0_0 .net "in_valid", 0 0, L_0x556dca17cbd0;  alias, 1 drivers
v0x556dca1dc670_0 .var "mac_busy", 0 0;
v0x556dca1dc730_0 .var "mac_idx", 5 0;
v0x556dca1dc810_0 .var/s "out_sample", 31 0;
v0x556dca1dc8f0_0 .var "out_valid", 0 0;
v0x556dca1dc9b0_0 .net "rst_n", 0 0, L_0x556dca1f4e40;  1 drivers
v0x556dca1dca70 .array/s "sample_buf", 7 0, 31 0;
v0x556dca1dcb30 .array/s "sample_shift", 7 0, 31 0;
v0x556dca1dcbf0_0 .net "start_proc", 0 0, v0x556dca1e0e00_0;  1 drivers
v0x556dca1dccb0_0 .net "taps", 5 0, L_0x556dca1f4f70;  1 drivers
E_0x556dca175670 .event posedge, v0x556dca1a4cc0_0;
S_0x556dca1dcf10 .scope function, "get_coef_word" "get_coef_word" 3 298, 3 298 0, S_0x556dca1ad470;
 .timescale -9 -12;
v0x556dca1dd0b0_0 .var "get_coef_word", 31 0;
v0x556dca1dd190_0 .var/i "idx", 31 0;
TD_fir_tb.dut.get_coef_word ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1dd0b0_0, 0, 32;
    %end;
S_0x556dca1dd270 .scope module, "in_fifo" "fifo_sync" 3 67, 5 6 0, S_0x556dca1ad470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 32 "wr_data"
    .port_info 4 /OUTPUT 1 "full"
    .port_info 5 /INPUT 1 "rd_en"
    .port_info 6 /OUTPUT 32 "rd_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 7 "level"
P_0x556dca1dd440 .param/l "DEPTH" 0 5 8, +C4<00000000000000000000000000100000>;
P_0x556dca1dd480 .param/l "PTR_W" 0 5 9, +C4<00000000000000000000000000000110>;
P_0x556dca1dd4c0 .param/l "WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
L_0x556dca179e90 .functor BUFZ 7, v0x556dca1dddd0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x556dca1dd790_0 .net *"_s0", 31 0, L_0x556dca1e4130;  1 drivers
L_0x7f210a3620a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1dd870_0 .net *"_s11", 24 0, L_0x7f210a3620a8;  1 drivers
L_0x7f210a3620f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1dd950_0 .net/2u *"_s12", 31 0, L_0x7f210a3620f0;  1 drivers
L_0x7f210a362018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1dda40_0 .net *"_s3", 24 0, L_0x7f210a362018;  1 drivers
L_0x7f210a362060 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x556dca1ddb20_0 .net/2u *"_s4", 31 0, L_0x7f210a362060;  1 drivers
v0x556dca1ddc50_0 .net *"_s8", 31 0, L_0x556dca1f4430;  1 drivers
v0x556dca1ddd30_0 .net "clk", 0 0, v0x556dca1e3410_0;  alias, 1 drivers
v0x556dca1dddd0_0 .var "count", 6 0;
v0x556dca1dde90_0 .net "empty", 0 0, L_0x556dca1f4570;  alias, 1 drivers
v0x556dca1ddf50_0 .net "full", 0 0, L_0x556dca1f42a0;  alias, 1 drivers
v0x556dca1de010_0 .var/i "i", 31 0;
v0x556dca1de0f0_0 .net "level", 6 0, L_0x556dca179e90;  1 drivers
v0x556dca1de1d0 .array "mem", 31 0, 31 0;
v0x556dca1de290_0 .var "rd_data", 31 0;
L_0x7f210a362138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556dca1de370_0 .net "rd_en", 0 0, L_0x7f210a362138;  1 drivers
v0x556dca1de430_0 .var "rd_ptr", 5 0;
v0x556dca1de510_0 .net "rst_n", 0 0, L_0x556dca1f4730;  1 drivers
v0x556dca1de6e0_0 .net "wr_data", 31 0, v0x556dca1e1180_0;  1 drivers
v0x556dca1de7c0_0 .net "wr_en", 0 0, v0x556dca1e0fa0_0;  1 drivers
v0x556dca1de880_0 .var "wr_ptr", 5 0;
L_0x556dca1e4130 .concat [ 7 25 0 0], v0x556dca1dddd0_0, L_0x7f210a362018;
L_0x556dca1f42a0 .cmp/eq 32, L_0x556dca1e4130, L_0x7f210a362060;
L_0x556dca1f4430 .concat [ 7 25 0 0], v0x556dca1dddd0_0, L_0x7f210a3620a8;
L_0x556dca1f4570 .cmp/eq 32, L_0x556dca1f4430, L_0x7f210a3620f0;
S_0x556dca1dea80 .scope module, "out_fifo" "fifo_sync" 3 80, 5 6 0, S_0x556dca1ad470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 32 "wr_data"
    .port_info 4 /OUTPUT 1 "full"
    .port_info 5 /INPUT 1 "rd_en"
    .port_info 6 /OUTPUT 32 "rd_data"
    .port_info 7 /OUTPUT 1 "empty"
    .port_info 8 /OUTPUT 7 "level"
P_0x556dca1dec00 .param/l "DEPTH" 0 5 8, +C4<00000000000000000000000000100000>;
P_0x556dca1dec40 .param/l "PTR_W" 0 5 9, +C4<00000000000000000000000000000110>;
P_0x556dca1dec80 .param/l "WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
L_0x556dca17a320 .functor BUFZ 7, v0x556dca1df630_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x556dca1def80_0 .net *"_s0", 31 0, L_0x556dca1f4870;  1 drivers
L_0x7f210a362210 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1df080_0 .net *"_s11", 24 0, L_0x7f210a362210;  1 drivers
L_0x7f210a362258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1df160_0 .net/2u *"_s12", 31 0, L_0x7f210a362258;  1 drivers
L_0x7f210a362180 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1df250_0 .net *"_s3", 24 0, L_0x7f210a362180;  1 drivers
L_0x7f210a3621c8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x556dca1df330_0 .net/2u *"_s4", 31 0, L_0x7f210a3621c8;  1 drivers
v0x556dca1df460_0 .net *"_s8", 31 0, L_0x556dca1f4af0;  1 drivers
v0x556dca1df540_0 .net "clk", 0 0, v0x556dca1e3410_0;  alias, 1 drivers
v0x556dca1df630_0 .var "count", 6 0;
v0x556dca1df710_0 .net "empty", 0 0, L_0x556dca1f4c30;  alias, 1 drivers
v0x556dca1df7d0_0 .net "full", 0 0, L_0x556dca1f4960;  alias, 1 drivers
v0x556dca1df890_0 .var/i "i", 31 0;
v0x556dca1df970_0 .net "level", 6 0, L_0x556dca17a320;  1 drivers
v0x556dca1dfa50 .array "mem", 31 0, 31 0;
v0x556dca1dfb10_0 .var "rd_data", 31 0;
v0x556dca1dfbf0_0 .net "rd_en", 0 0, v0x556dca1e17f0_0;  1 drivers
v0x556dca1dfcb0_0 .var "rd_ptr", 5 0;
v0x556dca1dfd90_0 .net "rst_n", 0 0, L_0x556dca1f4da0;  1 drivers
L_0x7f210a3622e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556dca1dff60_0 .net "wr_data", 31 0, L_0x7f210a3622e8;  1 drivers
L_0x7f210a3622a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556dca1e0040_0 .net "wr_en", 0 0, L_0x7f210a3622a0;  1 drivers
v0x556dca1e0100_0 .var "wr_ptr", 5 0;
L_0x556dca1f4870 .concat [ 7 25 0 0], v0x556dca1df630_0, L_0x7f210a362180;
L_0x556dca1f4960 .cmp/eq 32, L_0x556dca1f4870, L_0x7f210a3621c8;
L_0x556dca1f4af0 .concat [ 7 25 0 0], v0x556dca1df630_0, L_0x7f210a362210;
L_0x556dca1f4c30 .cmp/eq 32, L_0x556dca1f4af0, L_0x7f210a362258;
S_0x556dca1e2b30 .scope task, "wb_read" "wb_read" 2 60, 2 60 0, S_0x556dca1aef50;
 .timescale -9 -12;
v0x556dca1e2cd0_0 .var "a", 31 0;
v0x556dca1e2db0_0 .var "dout", 31 0;
TD_fir_tb.wb_read ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dca1e3580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dca1e3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e4060_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x556dca1e3de0_0, 0, 4;
    %load/vec4 v0x556dca1e2cd0_0;
    %store/vec4 v0x556dca1e3340_0, 0, 32;
    %wait E_0x556dca175670;
T_1.0 ;
    %load/vec4 v0x556dca1e3250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %wait E_0x556dca175670;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x556dca1e36f0_0;
    %store/vec4 v0x556dca1e2db0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3340_0, 0, 32;
    %wait E_0x556dca175670;
    %end;
S_0x556dca1e2e90 .scope task, "wb_write" "wb_write" 2 49, 2 49 0, S_0x556dca1aef50;
 .timescale -9 -12;
v0x556dca1e3090_0 .var "a", 31 0;
v0x556dca1e3170_0 .var "d", 31 0;
TD_fir_tb.wb_write ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dca1e3580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dca1e3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dca1e4060_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x556dca1e3de0_0, 0, 4;
    %load/vec4 v0x556dca1e3090_0;
    %store/vec4 v0x556dca1e3340_0, 0, 32;
    %load/vec4 v0x556dca1e3170_0;
    %store/vec4 v0x556dca1e3620_0, 0, 32;
    %wait E_0x556dca175670;
T_2.2 ;
    %load/vec4 v0x556dca1e3250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.3, 8;
    %wait E_0x556dca175670;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e4060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556dca1e3de0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3620_0, 0, 32;
    %wait E_0x556dca175670;
    %end;
    .scope S_0x556dca1dd270;
T_3 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1de510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1de880_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1de430_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556dca1dddd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1de010_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x556dca1de010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556dca1de010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1de1d0, 0, 4;
    %load/vec4 v0x556dca1de010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1de010_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1de290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556dca1de7c0_0;
    %load/vec4 v0x556dca1dddd0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x556dca1de6e0_0;
    %load/vec4 v0x556dca1de880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1de1d0, 0, 4;
    %load/vec4 v0x556dca1de880_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556dca1de880_0, 0;
    %load/vec4 v0x556dca1dddd0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556dca1dddd0_0, 0;
T_3.4 ;
    %load/vec4 v0x556dca1de370_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556dca1dddd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x556dca1de430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556dca1de1d0, 4;
    %assign/vec4 v0x556dca1de290_0, 0;
    %load/vec4 v0x556dca1de430_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556dca1de430_0, 0;
    %load/vec4 v0x556dca1dddd0_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x556dca1dddd0_0, 0;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556dca1dea80;
T_4 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1dfd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1e0100_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1dfcb0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556dca1df630_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1df890_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x556dca1df890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556dca1df890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1dfa50, 0, 4;
    %load/vec4 v0x556dca1df890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1df890_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1dfb10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556dca1e0040_0;
    %load/vec4 v0x556dca1df630_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x556dca1dff60_0;
    %load/vec4 v0x556dca1e0100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1dfa50, 0, 4;
    %load/vec4 v0x556dca1e0100_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556dca1e0100_0, 0;
    %load/vec4 v0x556dca1df630_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556dca1df630_0, 0;
T_4.4 ;
    %load/vec4 v0x556dca1dfbf0_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556dca1df630_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x556dca1dfcb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556dca1dfa50, 4;
    %assign/vec4 v0x556dca1dfb10_0, 0;
    %load/vec4 v0x556dca1dfcb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556dca1dfcb0_0, 0;
    %load/vec4 v0x556dca1df630_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x556dca1df630_0, 0;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556dca1ae5e0;
T_5 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1dc9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x556dca1dc330_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556dca1dc330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1aa780, 0, 4;
    %load/vec4 v0x556dca1dc330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556dca19ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x556dca1a68e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v0x556dca1a84d0_0;
    %ix/getv 3, v0x556dca1a68e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1aa780, 0, 4;
T_5.6 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556dca1ae5e0;
T_6 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1dc9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x556dca1dc330_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556dca1dc330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1dcb30, 0, 4;
    %load/vec4 v0x556dca1dc330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1dc410_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556dca1dc670_0;
    %nor/r;
    %assign/vec4 v0x556dca1dc410_0, 0;
    %load/vec4 v0x556dca1dc5b0_0;
    %load/vec4 v0x556dca1dc410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
T_6.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556dca1dc330_0;
    %cmp/s;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x556dca1dc330_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x556dca1dcb30, 4;
    %ix/getv/s 3, v0x556dca1dc330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1dcb30, 0, 4;
    %load/vec4 v0x556dca1dc330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %load/vec4 v0x556dca1dc4d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1dcb30, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556dca1ae5e0;
T_7 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1dc9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1dc670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1dc730_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x556dca1b2470_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556dca1dcbf0_0;
    %load/vec4 v0x556dca1dc670_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x556dca1dc330_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.5, 5;
    %ix/getv/s 4, v0x556dca1dc330_0;
    %load/vec4a v0x556dca1dcb30, 4;
    %ix/getv/s 3, v0x556dca1dc330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1dca70, 0, 4;
    %load/vec4 v0x556dca1dc330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1dc330_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1dc670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1dc730_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x556dca1b2470_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x556dca1dc670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x556dca1dc730_0;
    %load/vec4 v0x556dca1dccb0_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x556dca1b2470_0;
    %ix/getv 4, v0x556dca1dc730_0;
    %load/vec4a v0x556dca1dca70, 4;
    %pad/s 64;
    %ix/getv 4, v0x556dca1dc730_0;
    %load/vec4a v0x556dca1aa780, 4;
    %pad/s 64;
    %mul;
    %add;
    %assign/vec4 v0x556dca1b2470_0, 0;
    %load/vec4 v0x556dca1dc730_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x556dca1dc730_0, 0;
T_7.8 ;
    %load/vec4 v0x556dca1dccb0_0;
    %pad/u 32;
    %load/vec4 v0x556dca1dc730_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.10, 5;
T_7.10 ;
    %load/vec4 v0x556dca1dc730_0;
    %load/vec4 v0x556dca1dccb0_0;
    %cmp/e;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1dc670_0, 0;
T_7.12 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556dca1ae5e0;
T_8 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1dc9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1dc8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1dc810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x556dca1b82a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556dca1dc670_0;
    %nor/r;
    %load/vec4 v0x556dca1dc730_0;
    %load/vec4 v0x556dca1dccb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556dca1dccb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x556dca1b2470_0;
    %assign/vec4 v0x556dca1b82a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1dc8f0_0, 0;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 0, 0, 32;
    %load/vec4 v0x556dca1b82a0_0;
    %pad/s 65;
    %cmp/s;
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x556dca1dc810_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x556dca1b82a0_0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 2147483648, 0, 32;
    %cmp/s;
    %jmp/0xz  T_8.6, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x556dca1dc810_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x556dca1b82a0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x556dca1dc810_0, 0;
T_8.7 ;
T_8.5 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1dc730_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1dc8f0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556dca1ad470;
T_9 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1e2290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e1500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e1460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e13c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556dca1e0fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x556dca1e1180_0;
    %ix/getv/s 3, v0x556dca1e1500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1e1320, 0, 4;
    %load/vec4 v0x556dca1e1500_0;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %assign/vec4 v0x556dca1e1500_0, 0;
    %load/vec4 v0x556dca1e13c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v0x556dca1e13c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x556dca1e13c0_0, 0;
T_9.4 ;
T_9.2 ;
    %load/vec4 v0x556dca1e0b90_0;
    %load/vec4 v0x556dca1e09f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x556dca1e1460_0;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod/s;
    %assign/vec4 v0x556dca1e1460_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556dca1e13c0_0;
    %cmp/s;
    %jmp/0xz  T_9.8, 5;
    %load/vec4 v0x556dca1e13c0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x556dca1e13c0_0, 0;
T_9.8 ;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556dca1ad470;
T_10 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1e2290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556dca1e1c80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556dca1e1ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556dca1e1b00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556dca1e0d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x556dca1e1b00_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v0x556dca1e0c60_0;
    %load/vec4 v0x556dca1e1c80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556dca1e1a60, 0, 4;
    %load/vec4 v0x556dca1e1c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x556dca1e1c80_0, 0;
    %load/vec4 v0x556dca1e1b00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x556dca1e1b00_0, 0;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1e15a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e15a0_0, 0;
T_10.3 ;
    %load/vec4 v0x556dca1e17f0_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556dca1e1b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x556dca1e1ba0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x556dca1e1ba0_0, 0;
    %load/vec4 v0x556dca1e1b00_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x556dca1e1b00_0, 0;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556dca1ad470;
T_11 ;
    %wait E_0x556dca175670;
    %load/vec4 v0x556dca1e2290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e2350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e2690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e0930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e2030_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x556dca1e2110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e1f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e0720_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x556dca1e07c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e0860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e0fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e1180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e17f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e0e00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e2350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e0720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e0fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e17f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556dca1e0e00_0, 0;
    %load/vec4 v0x556dca1e24f0_0;
    %load/vec4 v0x556dca1e2850_0;
    %and;
    %load/vec4 v0x556dca1e2350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1e2350_0, 0;
    %load/vec4 v0x556dca1e2910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x556dca1e2410_0;
    %subi 0, 0, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x556dca1e2410_0;
    %subi 0, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x556dca1e2410_0;
    %subi 0, 0, 32;
    %cmpi/u 48, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1e0720_0, 0;
    %load/vec4 v0x556dca1e2410_0;
    %subi 16, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 6;
    %assign/vec4 v0x556dca1e07c0_0, 0;
    %load/vec4 v0x556dca1e25b0_0;
    %assign/vec4 v0x556dca1e0860_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x556dca1e2410_0;
    %subi 0, 0, 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0x556dca1e25b0_0;
    %assign/vec4 v0x556dca1e1180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1e0fa0_0, 0;
T_11.12 ;
T_11.11 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x556dca1e25b0_0;
    %assign/vec4 v0x556dca1e0930_0, 0;
    %load/vec4 v0x556dca1e25b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1e0e00_0, 0;
T_11.14 ;
    %load/vec4 v0x556dca1e25b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
T_11.16 ;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x556dca1e25b0_0;
    %assign/vec4 v0x556dca1e2110_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x556dca1e2410_0;
    %subi 0, 0, 32;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 132, 0, 32;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x556dca1e2410_0;
    %subi 0, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x556dca1e2410_0;
    %subi 0, 0, 32;
    %cmpi/u 48, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %load/vec4 v0x556dca1e2410_0;
    %subi 16, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556dca1dd190_0, 0, 32;
    %fork TD_fir_tb.dut.get_coef_word, S_0x556dca1dcf10;
    %join;
    %load/vec4  v0x556dca1dd0b0_0;
    %assign/vec4 v0x556dca1e2690_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556dca1e2690_0, 0;
T_11.25 ;
    %jmp T_11.23;
T_11.18 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x556dca1e0d30_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556dca1e1660_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.28, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.29, 8;
T_11.28 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.29, 8;
 ; End of false expr.
    %blend;
T_11.29;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556dca1e2690_0, 0;
    %jmp T_11.23;
T_11.19 ;
    %load/vec4 v0x556dca1e2110_0;
    %assign/vec4 v0x556dca1e2690_0, 0;
    %jmp T_11.23;
T_11.20 ;
    %load/vec4 v0x556dca1e0930_0;
    %assign/vec4 v0x556dca1e2690_0, 0;
    %jmp T_11.23;
T_11.21 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556dca1e1b00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_11.30, 5;
    %load/vec4 v0x556dca1e1ba0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x556dca1e1a60, 4;
    %assign/vec4 v0x556dca1e2690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556dca1e17f0_0, 0;
    %jmp T_11.31;
T_11.30 ;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x556dca1e2690_0, 0;
T_11.31 ;
    %jmp T_11.23;
T_11.23 ;
    %pop/vec4 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556dca1aef50;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3410_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x556dca1e3410_0;
    %inv;
    %store/vec4 v0x556dca1e3410_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x556dca1aef50;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dca1e3bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e4060_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556dca1e3de0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3620_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dca1e3bb0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x556dca1e3090_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x556dca1e3170_0, 0, 32;
    %fork TD_fir_tb.wb_write, S_0x556dca1e2e90;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x556dca1e3090_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556dca1e3170_0, 0, 32;
    %fork TD_fir_tb.wb_write, S_0x556dca1e2e90;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x556dca1e3090_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x556dca1e3170_0, 0, 32;
    %fork TD_fir_tb.wb_write, S_0x556dca1e2e90;
    %join;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x556dca1e3090_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x556dca1e3170_0, 0, 32;
    %fork TD_fir_tb.wb_write, S_0x556dca1e2e90;
    %join;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556dca1e34e0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556dca1e34e0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556dca1e34e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3860_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x556dca1e3860_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x556dca1e3860_0;
    %ix/getv/s 4, v0x556dca1e3860_0;
    %store/vec4a v0x556dca1e3d20, 4, 0;
    %load/vec4 v0x556dca1e3860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1e3860_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3a10_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x556dca1e3a10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556dca1e3a10_0;
    %store/vec4a v0x556dca1e3c80, 4, 0;
    %load/vec4 v0x556dca1e3a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1e3a10_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3860_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x556dca1e3860_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x556dca1e3a10_0, 0, 32;
T_13.6 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x556dca1e3a10_0;
    %cmp/s;
    %jmp/0xz T_13.7, 5;
    %load/vec4 v0x556dca1e3a10_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x556dca1e3c80, 4;
    %ix/getv/s 4, v0x556dca1e3a10_0;
    %store/vec4a v0x556dca1e3c80, 4, 0;
    %load/vec4 v0x556dca1e3a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556dca1e3a10_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %ix/getv/s 4, v0x556dca1e3860_0;
    %load/vec4a v0x556dca1e3d20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556dca1e3c80, 4, 0;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x556dca1e3090_0, 0, 32;
    %ix/getv/s 4, v0x556dca1e3860_0;
    %load/vec4a v0x556dca1e3d20, 4;
    %store/vec4 v0x556dca1e3170_0, 0, 32;
    %fork TD_fir_tb.wb_write, S_0x556dca1e2e90;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3090_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556dca1e3170_0, 0, 32;
    %fork TD_fir_tb.wb_write, S_0x556dca1e2e90;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3ed0_0, 0, 32;
T_13.8 ;
    %load/vec4 v0x556dca1e3ed0_0;
    %pushi/vec4 2, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz T_13.9, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x556dca1e2cd0_0, 0, 32;
    %fork TD_fir_tb.wb_read, S_0x556dca1e2b30;
    %join;
    %load/vec4 v0x556dca1e2db0_0;
    %store/vec4 v0x556dca1e3ed0_0, 0, 32;
    %wait E_0x556dca175670;
    %jmp T_13.8;
T_13.9 ;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x556dca1e2cd0_0, 0, 32;
    %fork TD_fir_tb.wb_read, S_0x556dca1e2b30;
    %join;
    %load/vec4 v0x556dca1e2db0_0;
    %store/vec4 v0x556dca1e3ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e37c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556dca1e3a10_0, 0, 32;
T_13.10 ;
    %load/vec4 v0x556dca1e3a10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.11, 5;
    %load/vec4 v0x556dca1e37c0_0;
    %ix/getv/s 4, v0x556dca1e3a10_0;
    %load/vec4a v0x556dca1e3c80, 4;
    %ix/getv/s 4, v0x556dca1e3a10_0;
    %load/vec4a v0x556dca1e34e0, 4;
    %mul;
    %add;
    %store/vec4 v0x556dca1e37c0_0, 0, 32;
    %load/vec4 v0x556dca1e3a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1e3a10_0, 0, 32;
    %jmp T_13.10;
T_13.11 ;
    %load/vec4 v0x556dca1e3ad0_0;
    %vpi_call 2 124 "$display", "i=%0d out=%0d golden=%0d", v0x556dca1e3860_0, S<0,vec4,s32>, v0x556dca1e37c0_0 {1 0 0};
    %load/vec4 v0x556dca1e3860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556dca1e3860_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %vpi_call 2 127 "$display", "Test finished" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fir_tb.v";
    "../../rtl/fir_accel/fir_wb.v";
    "../../rtl/fir_accel/fir_core.v";
    "../../rtl/fir_accel/fifo_sync.v";
