/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [15:0] _05_;
  wire [11:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [34:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [16:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [35:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_5z ? celloutsig_0_1z[0] : celloutsig_0_12z[5];
  assign celloutsig_0_6z = celloutsig_0_0z[0] ? celloutsig_0_2z : celloutsig_0_1z[0];
  assign celloutsig_1_9z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_4z;
  assign celloutsig_0_15z = celloutsig_0_4z ? celloutsig_0_8z : celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_0z[2] ? in_data[64] : celloutsig_0_0z[1];
  assign celloutsig_0_20z = celloutsig_0_13z ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_1_12z = ~(celloutsig_1_8z[3] & celloutsig_1_3z);
  assign celloutsig_0_21z = ~(_00_ & celloutsig_0_7z);
  assign celloutsig_0_24z = !(_01_ ? celloutsig_0_16z : in_data[94]);
  assign celloutsig_1_13z = ~((celloutsig_1_9z | _03_) & (celloutsig_1_0z[1] | _04_));
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_13z) & (celloutsig_1_4z | celloutsig_1_12z));
  assign celloutsig_0_29z = ~((celloutsig_0_24z | celloutsig_0_11z) & (celloutsig_0_12z[2] | celloutsig_0_18z));
  assign celloutsig_0_82z = celloutsig_0_39z[21] | celloutsig_0_18z;
  assign celloutsig_1_4z = celloutsig_1_0z[5] | celloutsig_1_3z;
  assign celloutsig_0_14z = ~(celloutsig_0_12z[2] ^ celloutsig_0_3z);
  assign celloutsig_0_1z = in_data[39:28] + { in_data[83:82], celloutsig_0_0z, celloutsig_0_0z };
  reg [15:0] _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 16'h0000;
    else _23_ <= { in_data[103:101], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign { _05_[15:7], _04_, _05_[5], _03_, _05_[3:0] } = _23_;
  reg [11:0] _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 12'h000;
    else _24_ <= { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z };
  assign { _06_[11], _01_, _06_[9:4], _02_, _06_[2], _00_, _06_[0] } = _24_;
  assign celloutsig_0_22z = { celloutsig_0_19z[32:31], celloutsig_0_9z } & { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[189:181] / { 1'h1, in_data[121:114] };
  assign celloutsig_1_8z = in_data[120:115] / { 1'h1, celloutsig_1_0z[5:1] };
  assign celloutsig_0_12z = { in_data[23:22], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, in_data[68:62], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_33z = celloutsig_0_12z[7:1] == { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_22z };
  assign celloutsig_1_10z = { celloutsig_1_2z[3], celloutsig_1_8z } == celloutsig_1_2z[8:2];
  assign celloutsig_0_38z = { celloutsig_0_37z[6], celloutsig_0_19z, celloutsig_0_21z } === { in_data[81:47], celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_0_3z = { celloutsig_0_1z[6:4], celloutsig_0_2z } <= celloutsig_0_1z[3:0];
  assign celloutsig_0_4z = { celloutsig_0_0z[2:0], celloutsig_0_2z } <= celloutsig_0_1z[4:1];
  assign celloutsig_0_44z = { celloutsig_0_39z[26:14], celloutsig_0_0z } <= { celloutsig_0_32z[9:0], celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[33:29] <= in_data[48:44];
  assign celloutsig_0_30z = celloutsig_0_0z <= { in_data[32:31], celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_1z[10:4], celloutsig_0_7z } || { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_81z = { _01_, _06_[9:7] } || { celloutsig_0_45z[5:3], celloutsig_0_30z };
  assign celloutsig_0_26z = { celloutsig_0_22z[0], celloutsig_0_20z, celloutsig_0_15z } || celloutsig_0_12z[3:1];
  assign celloutsig_0_19z = { in_data[69:36], celloutsig_0_18z } % { 1'h1, in_data[34:1] };
  assign celloutsig_0_32z = { celloutsig_0_19z[23:15], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_21z } % { 1'h1, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_22z };
  assign celloutsig_0_37z = celloutsig_0_15z ? { celloutsig_0_20z, celloutsig_0_33z, 1'h1, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_23z[2], celloutsig_0_23z[2], celloutsig_0_23z[0] } : { celloutsig_0_12z[11:10], celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_24z, _06_[11], _01_, _06_[9:4], _02_, _06_[2], _00_, _06_[0] };
  assign celloutsig_0_39z = celloutsig_0_17z ? { celloutsig_0_19z[30:8], _06_[11], _01_, _06_[9:4], _02_, _06_[2], _00_, _06_[0], celloutsig_0_2z } : { celloutsig_0_19z[33:0], celloutsig_0_29z, celloutsig_0_11z };
  assign celloutsig_0_45z = celloutsig_0_0z[4] ? { celloutsig_0_32z[4:2], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_44z, celloutsig_0_24z, celloutsig_0_38z, celloutsig_0_14z } : { celloutsig_0_37z[4:3], celloutsig_0_3z, celloutsig_0_23z[2], celloutsig_0_23z[2], celloutsig_0_23z[0], celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_33z };
  assign celloutsig_1_1z = in_data[105:100] !== celloutsig_1_0z[7:2];
  assign celloutsig_1_3z = { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_1z } !== in_data[176:174];
  assign celloutsig_0_5z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z[6:2] };
  assign celloutsig_0_7z = & { celloutsig_0_4z, celloutsig_0_0z[2:0] };
  assign celloutsig_0_9z = & celloutsig_0_1z[9:1];
  assign celloutsig_1_18z = & { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_8z[3:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_18z = & { celloutsig_0_13z, celloutsig_0_12z[11:8] };
  assign celloutsig_0_25z = | celloutsig_0_1z[9:6];
  assign celloutsig_0_13z = | { celloutsig_0_5z, celloutsig_0_4z, in_data[17:6] };
  assign celloutsig_1_5z = ~^ { celloutsig_1_0z[7:3], celloutsig_1_4z };
  assign celloutsig_0_11z = ~^ { in_data[31], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_16z = ~^ { in_data[95:80], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[19:15] ~^ in_data[27:23];
  assign celloutsig_1_2z = celloutsig_1_0z ~^ { celloutsig_1_0z[7:0], celloutsig_1_1z };
  assign { celloutsig_0_23z[2], celloutsig_0_23z[0] } = { celloutsig_0_17z, celloutsig_0_4z } ~^ { celloutsig_0_7z, celloutsig_0_2z };
  assign { _05_[6], _05_[4] } = { _04_, _03_ };
  assign { _06_[10], _06_[3], _06_[1] } = { _01_, _02_, _00_ };
  assign celloutsig_0_23z[1] = celloutsig_0_23z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
