// Seed: 201976563
module module_0 (
    output tri0 id_0
);
  uwire id_2;
  wor   id_3 = id_2;
  tri1  id_4;
  wire  id_6;
  final id_3 = id_3;
  assign id_2 = 1;
  assign id_3 = id_3 ? id_4 : 1'd0;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0
    , id_3,
    input  tri  id_1
);
  wire id_4, id_5 = id_4;
  module_0 modCall_1 (id_0);
  assign id_3 = id_1;
  id_6(
      .id_0(id_1), .id_1(id_5), .id_2(id_4)
  );
  wire id_7;
endmodule
