git clone --depth 1 --no-tags https://github.com/Sisker1111/2020-NCKU-IC-.git f:/verilog_sva_gh_scraper/data/full_repos/375402863
git clone --depth 1 --no-tags https://github.com/Ultenhofen/ECE_474-VLSI-SYSTEM-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/375565707
git clone --depth 1 --no-tags https://github.com/RuolinHuang/Hardware-Description-Language-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/376309952
git clone --depth 1 --no-tags https://github.com/samblenny/eda_docs.git f:/verilog_sva_gh_scraper/data/full_repos/375818592
git clone --depth 1 --no-tags https://github.com/sstto/LogicDesignFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/377153104
git clone --depth 1 --no-tags https://github.com/jwesterinen/hackdev.git f:/verilog_sva_gh_scraper/data/full_repos/378219481
git clone --depth 1 --no-tags https://github.com/arman-hosain/CSE460_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/378438377
git clone --depth 1 --no-tags https://github.com/amir-pma/Mips-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/384491391
git clone --depth 1 --no-tags https://github.com/dghani/fpga_tutorials.git f:/verilog_sva_gh_scraper/data/full_repos/383214303
git clone --depth 1 --no-tags https://github.com/mehta-nitin/SNOW-2.0.git f:/verilog_sva_gh_scraper/data/full_repos/384530188
git clone --depth 1 --no-tags https://github.com/TehWengWah/Number_Guessing_Game.git f:/verilog_sva_gh_scraper/data/full_repos/385046578
git clone --depth 1 --no-tags https://github.com/erdemer-code/cs240_projectCPU.git f:/verilog_sva_gh_scraper/data/full_repos/380205568
git clone --depth 1 --no-tags https://github.com/Thevakumar-Luheerathan/FPGA_matrix_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/380155281
git clone --depth 1 --no-tags https://github.com/tnb918/FPGA-Applications.git f:/verilog_sva_gh_scraper/data/full_repos/380168492
git clone --depth 1 --no-tags https://github.com/hansthisanke/CPU-Design---Verilog-Based.git f:/verilog_sva_gh_scraper/data/full_repos/381270263
git clone --depth 1 --no-tags https://github.com/marwahmh/Pipelined-RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/377956458
git clone --depth 1 --no-tags https://github.com/18520460/hierarchical-32bit-CLA-adder.git f:/verilog_sva_gh_scraper/data/full_repos/378074208
git clone --depth 1 --no-tags https://github.com/oddogan/FPGA-POS-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/378071947
git clone --depth 1 --no-tags https://github.com/gbalaratnaswamy/MIPSProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/377473377
git clone --depth 1 --no-tags https://github.com/aaronrjmanj/Async-FIFO-RTL-Design.git f:/verilog_sva_gh_scraper/data/full_repos/380244609
git clone --depth 1 --no-tags https://github.com/otooooooooooooooooo/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/379054306
git clone --depth 1 --no-tags https://github.com/rsk4421/Car-Speed-Controller-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/376591607
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/ImageProcessing_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/381799931
git clone --depth 1 --no-tags https://github.com/nagaokayuji/verilog-lib.git f:/verilog_sva_gh_scraper/data/full_repos/382670345
git clone --depth 1 --no-tags https://github.com/PedroMO11/ArchLab04.git f:/verilog_sva_gh_scraper/data/full_repos/382439439
git clone --depth 1 --no-tags https://github.com/abhi-star01/Verilog-Works.git f:/verilog_sva_gh_scraper/data/full_repos/382442324
git clone --depth 1 --no-tags https://github.com/ytl0623/1082-Computer-Organization-Pipelined-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/382043441
git clone --depth 1 --no-tags https://github.com/ytl0623/1091-Experiments-Of-Digital-Logic-Design-Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/382106310
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-Banda_Asamblare.git f:/verilog_sva_gh_scraper/data/full_repos/382110629
git clone --depth 1 --no-tags https://github.com/solale427/dsd_project.git f:/verilog_sva_gh_scraper/data/full_repos/383813990
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Clock-Frequency-Divider-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/383795764
git clone --depth 1 --no-tags https://github.com/huantsai/simple-RISCV-CS4100-NTHU-.git f:/verilog_sva_gh_scraper/data/full_repos/383370077
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/ARM32-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/379761640
git clone --depth 1 --no-tags https://github.com/jrblair52/297-2.git f:/verilog_sva_gh_scraper/data/full_repos/383964351
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/rep2.git f:/verilog_sva_gh_scraper/data/full_repos/384757015
git clone --depth 1 --no-tags https://github.com/AleksandarLilic/ama-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/374893128
git clone --depth 1 --no-tags https://github.com/ColkAssaignmentRepos/logics.git f:/verilog_sva_gh_scraper/data/full_repos/379454365
git clone --depth 1 --no-tags https://github.com/lou296A/Arm-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/376094929
git clone --depth 1 --no-tags https://github.com/tishi43/dsp48e1.git f:/verilog_sva_gh_scraper/data/full_repos/378005828
git clone --depth 1 --no-tags https://github.com/shubhi704/VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/378464651
git clone --depth 1 --no-tags https://github.com/raj9anand/sail.git f:/verilog_sva_gh_scraper/data/full_repos/378583882
git clone --depth 1 --no-tags https://github.com/RoyArch/buptsee_verilog_matrix.git f:/verilog_sva_gh_scraper/data/full_repos/375252195
git clone --depth 1 --no-tags https://github.com/Ananth864/FPGA-Design-of-Floating-Point-Addition-Multiplication-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/375080463
git clone --depth 1 --no-tags https://github.com/jiru1997/Double-ported-memory-block.git f:/verilog_sva_gh_scraper/data/full_repos/378771914
git clone --depth 1 --no-tags https://github.com/RookieLT/IL2203-verilog-ver.git f:/verilog_sva_gh_scraper/data/full_repos/379722668
git clone --depth 1 --no-tags https://github.com/kostascc/HW2-Project.git f:/verilog_sva_gh_scraper/data/full_repos/379558487
git clone --depth 1 --no-tags https://github.com/FADEDATE/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/376786272
git clone --depth 1 --no-tags https://github.com/hadlow/litefury-vivado-template.git f:/verilog_sva_gh_scraper/data/full_repos/376316824
git clone --depth 1 --no-tags https://github.com/THRMAT007/EEE4120F_Yoda.git f:/verilog_sva_gh_scraper/data/full_repos/376547338
git clone --depth 1 --no-tags https://github.com/y38y38/entropy_encode_dc_coefficients.git f:/verilog_sva_gh_scraper/data/full_repos/377484807
git clone --depth 1 --no-tags https://github.com/lub8881/test.git f:/verilog_sva_gh_scraper/data/full_repos/383722401
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/384370380
git clone --depth 1 --no-tags https://github.com/Samarth901/carry-skip-adder.git f:/verilog_sva_gh_scraper/data/full_repos/384445938
git clone --depth 1 --no-tags https://github.com/GoWest279/Sparc_t1.git f:/verilog_sva_gh_scraper/data/full_repos/376692076
git clone --depth 1 --no-tags https://github.com/rogerpease/PYNQFrameGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/374826635
git clone --depth 1 --no-tags https://github.com/arturoverdin/DustBunnyFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/375584872
git clone --depth 1 --no-tags https://github.com/Deepesh368/Verilog_Programs.git f:/verilog_sva_gh_scraper/data/full_repos/383385334
git clone --depth 1 --no-tags https://github.com/mehta-nitin/SNOW-V.git f:/verilog_sva_gh_scraper/data/full_repos/384534227
git clone --depth 1 --no-tags https://github.com/elbin98/elbin98.git f:/verilog_sva_gh_scraper/data/full_repos/380671474
git clone --depth 1 --no-tags https://github.com/Lycheenut/SE358-Digital-Component-Design.git f:/verilog_sva_gh_scraper/data/full_repos/380231634
git clone --depth 1 --no-tags https://github.com/BryantSuen/ultrasonic_distance.git f:/verilog_sva_gh_scraper/data/full_repos/380652794
git clone --depth 1 --no-tags https://github.com/etalian/mensa.git f:/verilog_sva_gh_scraper/data/full_repos/382140187
git clone --depth 1 --no-tags https://github.com/TharushiSuwaris/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/382532781
git clone --depth 1 --no-tags https://github.com/Bhargav-962/4-bit_Register-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/382538722
git clone --depth 1 --no-tags https://github.com/aktgb31/Risc-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/380993810
git clone --depth 1 --no-tags https://github.com/gorkemozgul/CPUDesign.git f:/verilog_sva_gh_scraper/data/full_repos/380602979
git clone --depth 1 --no-tags https://github.com/sudamkalpage/CPU-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/378240466
git clone --depth 1 --no-tags https://github.com/zzfd97/M3SOC_GPIO_UART_sim.git f:/verilog_sva_gh_scraper/data/full_repos/375326785
git clone --depth 1 --no-tags https://github.com/ShrinivasK337/MAC-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/377255893
git clone --depth 1 --no-tags https://github.com/plusagainH/2021_ICD_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/380277581
git clone --depth 1 --no-tags https://github.com/Po-Shun/Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/382264300
git clone --depth 1 --no-tags https://github.com/erivanpaiva/artix7-labs.git f:/verilog_sva_gh_scraper/data/full_repos/382997092
git clone --depth 1 --no-tags https://github.com/tristayunsub/CS-STUDY.git f:/verilog_sva_gh_scraper/data/full_repos/383047562
git clone --depth 1 --no-tags https://github.com/shengwenyuan/mipslite_byModelsimVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/382573988
git clone --depth 1 --no-tags https://github.com/pikamonvvs/PikaCPU-old.git f:/verilog_sva_gh_scraper/data/full_repos/382819247
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL8.git f:/verilog_sva_gh_scraper/data/full_repos/381024549
git clone --depth 1 --no-tags https://github.com/sh619/Songyu_Huang-Chisel.git f:/verilog_sva_gh_scraper/data/full_repos/381558149
git clone --depth 1 --no-tags https://github.com/chenzhuoyu/vga-driver.git f:/verilog_sva_gh_scraper/data/full_repos/383769977
git clone --depth 1 --no-tags https://github.com/ChealyKim-Engr/ADC-Voltage-Divider-Code.git f:/verilog_sva_gh_scraper/data/full_repos/379400366
git clone --depth 1 --no-tags https://github.com/pluto-ljc/IC-code-easy-.git f:/verilog_sva_gh_scraper/data/full_repos/379263628
git clone --depth 1 --no-tags https://github.com/tharakarehan/Multi-Core-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/379276003
git clone --depth 1 --no-tags https://github.com/NetFPGA/NRG-live.git f:/verilog_sva_gh_scraper/data/full_repos/382930062
git clone --depth 1 --no-tags https://github.com/amanuel1271/CompArchLab6.git f:/verilog_sva_gh_scraper/data/full_repos/382920789
git clone --depth 1 --no-tags https://github.com/sathirafdo/processor.git f:/verilog_sva_gh_scraper/data/full_repos/378722798
git clone --depth 1 --no-tags https://github.com/y38y38/entropy_encode_ac_level_coefficients.git f:/verilog_sva_gh_scraper/data/full_repos/380254000
git clone --depth 1 --no-tags https://github.com/lakshita14/Car-Alarm-System.git f:/verilog_sva_gh_scraper/data/full_repos/379638811
git clone --depth 1 --no-tags https://github.com/Gseung/Microprocessor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/380470184
git clone --depth 1 --no-tags https://github.com/luisrodriguez17/Proyecto_Microelectronica2.git f:/verilog_sva_gh_scraper/data/full_repos/380021149
git clone --depth 1 --no-tags https://github.com/TimWu0111/Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/380353574
git clone --depth 1 --no-tags https://github.com/Amulek1416/Basys3_VGA_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/382090279
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-mux-4-1.git f:/verilog_sva_gh_scraper/data/full_repos/382090283
git clone --depth 1 --no-tags https://github.com/henryzhang1996/test0630.git f:/verilog_sva_gh_scraper/data/full_repos/381583513
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL1.git f:/verilog_sva_gh_scraper/data/full_repos/381024375
git clone --depth 1 --no-tags https://github.com/ChenWendi2001/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/384856992
git clone --depth 1 --no-tags https://github.com/cs980407/Digital_Thermometer.git f:/verilog_sva_gh_scraper/data/full_repos/384901700
git clone --depth 1 --no-tags https://github.com/NoSuchProcess/zet86.svn.git f:/verilog_sva_gh_scraper/data/full_repos/374612980
git clone --depth 1 --no-tags https://github.com/TQuach04/ELEN608_TAP_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/374973415
git clone --depth 1 --no-tags https://github.com/embelon/wb_hyperram_gate_level_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/375146793
git clone --depth 1 --no-tags https://github.com/cpxqgg/HDLbits-cpxqgg_Solution.git f:/verilog_sva_gh_scraper/data/full_repos/376153105
git clone --depth 1 --no-tags https://github.com/hvgh88/iverilog-even-sequence-generator.git f:/verilog_sva_gh_scraper/data/full_repos/377026178
