//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { IA64::out0, IA64::out1, IA64::out2, IA64::out3, IA64::out4, IA64::out5, IA64::out6, IA64::out7, 0 };
static const TargetRegisterClass* Barriers1[] = { &IA64::PRRegClass, NULL };
static const unsigned ImplicitList2[] = { IA64::r2, IA64::r3, IA64::r8, IA64::r9, IA64::r10, IA64::r11, IA64::r14, IA64::r15, IA64::r16, IA64::r17, IA64::r18, IA64::r19, IA64::r20, IA64::r21, IA64::r22, IA64::r23, IA64::r24, IA64::r25, IA64::r26, IA64::r27, IA64::r28, IA64::r29, IA64::r30, IA64::r31, IA64::p6, IA64::p7, IA64::p8, IA64::p9, IA64::p10, IA64::p11, IA64::p12, IA64::p13, IA64::p14, IA64::p15, IA64::F6, IA64::F7, IA64::F8, IA64::F9, IA64::F10, IA64::F11, IA64::F12, IA64::F13, IA64::F14, IA64::F15, IA64::F32, IA64::F33, IA64::F34, IA64::F35, IA64::F36, IA64::F37, IA64::F38, IA64::F39, IA64::F40, IA64::F41, IA64::F42, IA64::F43, IA64::F44, IA64::F45, IA64::F46, IA64::F47, IA64::F48, IA64::F49, IA64::F50, IA64::F51, IA64::F52, IA64::F53, IA64::F54, IA64::F55, IA64::F56, IA64::F57, IA64::F58, IA64::F59, IA64::F60, IA64::F61, IA64::F62, IA64::F63, IA64::F64, IA64::F65, IA64::F66, IA64::F67, IA64::F68, IA64::F69, IA64::F70, IA64::F71, IA64::F72, IA64::F73, IA64::F74, IA64::F75, IA64::F76, IA64::F77, IA64::F78, IA64::F79, IA64::F80, IA64::F81, IA64::F82, IA64::F83, IA64::F84, IA64::F85, IA64::F86, IA64::F87, IA64::F88, IA64::F89, IA64::F90, IA64::F91, IA64::F92, IA64::F93, IA64::F94, IA64::F95, IA64::F96, IA64::F97, IA64::F98, IA64::F99, IA64::F100, IA64::F101, IA64::F102, IA64::F103, IA64::F104, IA64::F105, IA64::F106, IA64::F107, IA64::F108, IA64::F109, IA64::F110, IA64::F111, IA64::F112, IA64::F113, IA64::F114, IA64::F115, IA64::F116, IA64::F117, IA64::F118, IA64::F119, IA64::F120, IA64::F121, IA64::F122, IA64::F123, IA64::F124, IA64::F125, IA64::F126, IA64::F127, IA64::out0, IA64::out1, IA64::out2, IA64::out3, IA64::out4, IA64::out5, IA64::out6, IA64::out7, 0 };

static const TargetOperandInfo OperandInfo2[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { IA64::GRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { IA64::PRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { 0, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { IA64::FPRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { IA64::GRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { IA64::GRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { 0, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { IA64::GRRegClassID, 0, 0 }, { 0, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::FPRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { IA64::PRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::GRRegClassID, 0, 0 }, { IA64::PRRegClassID, 0, 0 }, };

static const TargetInstrDesc IA64Insts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo33 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"ADD", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #10 = ADD
  { 11,	3,	1,	0,	"ADD1", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #11 = ADD1
  { 12,	3,	1,	0,	"ADDIMM14", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #12 = ADDIMM14
  { 13,	3,	1,	0,	"ADDIMM22", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #13 = ADDIMM22
  { 14,	3,	1,	0,	"ADDL_EA", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #14 = ADDL_EA
  { 15,	3,	1,	0,	"ADDL_GA", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #15 = ADDL_GA
  { 16,	3,	1,	0,	"ADDS", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #16 = ADDS
  { 17,	0,	0,	0,	"ADJUSTCALLSTACKDOWN", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #17 = ADJUSTCALLSTACKDOWN
  { 18,	0,	0,	0,	"ADJUSTCALLSTACKUP", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #18 = ADJUSTCALLSTACKUP
  { 19,	5,	1,	0,	"ALLOC", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #19 = ALLOC
  { 20,	3,	1,	0,	"AND", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #20 = AND
  { 21,	3,	1,	0,	"ANDCM", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #21 = ANDCM
  { 22,	4,	2,	0,	"BCMPEQ", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #22 = BCMPEQ
  { 23,	1,	0,	0,	"BRCALL", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList1, ImplicitList2, Barriers1, OperandInfo6 },  // Inst #23 = BRCALL
  { 24,	1,	0,	0,	"BRCALL_INDIRECT", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList1, ImplicitList2, Barriers1, OperandInfo7 },  // Inst #24 = BRCALL_INDIRECT
  { 25,	1,	0,	0,	"BRCALL_IPREL_ES", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList1, ImplicitList2, Barriers1, OperandInfo6 },  // Inst #25 = BRCALL_IPREL_ES
  { 26,	1,	0,	0,	"BRCALL_IPREL_GA", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList1, ImplicitList2, Barriers1, OperandInfo6 },  // Inst #26 = BRCALL_IPREL_GA
  { 27,	2,	0,	0,	"BRCOND_CALL", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList1, ImplicitList2, Barriers1, OperandInfo8 },  // Inst #27 = BRCOND_CALL
  { 28,	2,	0,	0,	"BRCOND_NOTCALL", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #28 = BRCOND_NOTCALL
  { 29,	2,	0,	0,	"BRLCOND_CALL", 0|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList1, ImplicitList2, Barriers1, OperandInfo9 },  // Inst #29 = BRLCOND_CALL
  { 30,	2,	0,	0,	"BRLCOND_NOTCALL", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #30 = BRLCOND_NOTCALL
  { 31,	1,	0,	0,	"BRL_NOTCALL", 0|(1<<TID::Branch)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #31 = BRL_NOTCALL
  { 32,	4,	1,	0,	"CADDIMM22", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #32 = CADDIMM22
  { 33,	5,	1,	0,	"CFMADS0", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #33 = CFMADS0
  { 34,	5,	1,	0,	"CFMADS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #34 = CFMADS1
  { 35,	5,	1,	0,	"CFMAS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #35 = CFMAS1
  { 36,	4,	1,	0,	"CFMOV", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #36 = CFMOV
  { 37,	5,	1,	0,	"CFNMADS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #37 = CFNMADS1
  { 38,	5,	1,	0,	"CFNMAS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #38 = CFNMAS1
  { 39,	4,	1,	0,	"CMOV", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #39 = CMOV
  { 40,	3,	1,	0,	"CMPEQ", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #40 = CMPEQ
  { 41,	3,	1,	0,	"CMPGE", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #41 = CMPGE
  { 42,	3,	1,	0,	"CMPGEU", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #42 = CMPGEU
  { 43,	3,	1,	0,	"CMPGT", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #43 = CMPGT
  { 44,	3,	1,	0,	"CMPGTU", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #44 = CMPGTU
  { 45,	3,	1,	0,	"CMPLE", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #45 = CMPLE
  { 46,	3,	1,	0,	"CMPLEU", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #46 = CMPLEU
  { 47,	3,	1,	0,	"CMPLT", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #47 = CMPLT
  { 48,	3,	1,	0,	"CMPLTU", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #48 = CMPLTU
  { 49,	3,	1,	0,	"CMPNE", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #49 = CMPNE
  { 50,	4,	1,	0,	"DEPZ", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #50 = DEPZ
  { 51,	4,	1,	0,	"EXTRU", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #51 = EXTRU
  { 52,	2,	1,	0,	"FABS", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #52 = FABS
  { 53,	3,	1,	0,	"FADD", 0, 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #53 = FADD
  { 54,	3,	1,	0,	"FADDS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #54 = FADDS
  { 55,	3,	1,	0,	"FCMPEQ", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #55 = FCMPEQ
  { 56,	3,	1,	0,	"FCMPGE", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #56 = FCMPGE
  { 57,	3,	1,	0,	"FCMPGEU", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #57 = FCMPGEU
  { 58,	3,	1,	0,	"FCMPGT", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #58 = FCMPGT
  { 59,	3,	1,	0,	"FCMPGTU", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #59 = FCMPGTU
  { 60,	3,	1,	0,	"FCMPLE", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #60 = FCMPLE
  { 61,	3,	1,	0,	"FCMPLEU", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #61 = FCMPLEU
  { 62,	3,	1,	0,	"FCMPLT", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #62 = FCMPLT
  { 63,	3,	1,	0,	"FCMPLTU", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #63 = FCMPLTU
  { 64,	3,	1,	0,	"FCMPNE", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #64 = FCMPNE
  { 65,	2,	1,	0,	"FCVTFX", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #65 = FCVTFX
  { 66,	2,	1,	0,	"FCVTFXTRUNC", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #66 = FCVTFXTRUNC
  { 67,	2,	1,	0,	"FCVTFXTRUNCS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #67 = FCVTFXTRUNCS1
  { 68,	2,	1,	0,	"FCVTFXU", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #68 = FCVTFXU
  { 69,	2,	1,	0,	"FCVTFXUTRUNC", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #69 = FCVTFXUTRUNC
  { 70,	2,	1,	0,	"FCVTFXUTRUNCS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #70 = FCVTFXUTRUNCS1
  { 71,	2,	1,	0,	"FCVTXF", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #71 = FCVTXF
  { 72,	2,	1,	0,	"FCVTXUF", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #72 = FCVTXUF
  { 73,	2,	1,	0,	"FCVTXUFS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #73 = FCVTXUFS1
  { 74,	1,	0,	0,	"FILL_ALL_PREDICATES_FROM_GR", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #74 = FILL_ALL_PREDICATES_FROM_GR
  { 75,	4,	1,	0,	"FMA", 0, 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #75 = FMA
  { 76,	2,	1,	0,	"FMOV", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #76 = FMOV
  { 77,	3,	1,	0,	"FMPY", 0, 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #77 = FMPY
  { 78,	4,	1,	0,	"FMS", 0, 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #78 = FMS
  { 79,	2,	1,	0,	"FNEG", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #79 = FNEG
  { 80,	2,	1,	0,	"FNEGABS", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #80 = FNEGABS
  { 81,	4,	1,	0,	"FNMA", 0, 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #81 = FNMA
  { 82,	2,	1,	0,	"FNORMD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #82 = FNORMD
  { 83,	4,	2,	0,	"FRCPAS0", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #83 = FRCPAS0
  { 84,	4,	2,	0,	"FRCPAS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #84 = FRCPAS1
  { 85,	3,	1,	0,	"FSUB", 0, 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #85 = FSUB
  { 86,	2,	1,	0,	"GETFD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #86 = GETFD
  { 87,	2,	1,	0,	"GETFSIG", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #87 = GETFSIG
  { 88,	2,	1,	0,	"GETFSIGD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #88 = GETFSIGD
  { 89,	0,	0,	0,	"IUSE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #89 = IUSE
  { 90,	2,	1,	0,	"LD1", 0|(1<<TID::FoldableAsLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #90 = LD1
  { 91,	2,	1,	0,	"LD2", 0|(1<<TID::FoldableAsLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #91 = LD2
  { 92,	2,	1,	0,	"LD4", 0|(1<<TID::FoldableAsLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #92 = LD4
  { 93,	2,	1,	0,	"LD8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #93 = LD8
  { 94,	2,	1,	0,	"LDF4", 0|(1<<TID::FoldableAsLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #94 = LDF4
  { 95,	2,	1,	0,	"LDF8", 0|(1<<TID::FoldableAsLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #95 = LDF8
  { 96,	2,	1,	0,	"LDF_FILL", 0|(1<<TID::FoldableAsLoad)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #96 = LDF_FILL
  { 97,	3,	1,	0,	"MIX1L", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #97 = MIX1L
  { 98,	3,	1,	0,	"MIX1R", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #98 = MIX1R
  { 99,	3,	1,	0,	"MIX2L", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #99 = MIX2L
  { 100,	3,	1,	0,	"MIX2R", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #100 = MIX2R
  { 101,	3,	1,	0,	"MIX4L", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #101 = MIX4L
  { 102,	3,	1,	0,	"MIX4R", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #102 = MIX4R
  { 103,	2,	1,	0,	"MOV", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #103 = MOV
  { 104,	2,	1,	0,	"MOVL", 0, 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #104 = MOVL
  { 105,	2,	1,	0,	"MOVLIMM64", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #105 = MOVLIMM64
  { 106,	2,	1,	0,	"MOVSIMM14", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #106 = MOVSIMM14
  { 107,	2,	1,	0,	"MOVSIMM22", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #107 = MOVSIMM22
  { 108,	3,	1,	0,	"OR", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #108 = OR
  { 109,	4,	1,	0,	"PCMPEQOR", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #109 = PCMPEQOR
  { 110,	4,	1,	0,	"PCMPEQUNC", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #110 = PCMPEQUNC
  { 111,	2,	1,	0,	"PCMPEQUNCR0R0", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo28 },  // Inst #111 = PCMPEQUNCR0R0
  { 112,	4,	1,	0,	"PCMPNE", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #112 = PCMPNE
  { 113,	3,	1,	0,	"PFMOV", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #113 = PFMOV
  { 114,	3,	1,	0,	"PMOV", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #114 = PMOV
  { 115,	2,	1,	0,	"POPCNT", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #115 = POPCNT
  { 116,	1,	0,	0,	"PSEUDO_ALLOC", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #116 = PSEUDO_ALLOC
  { 117,	0,	0,	0,	"RET", 0|(1<<TID::Return)|(1<<TID::Terminator), 0, NULL, NULL, NULL, 0 },  // Inst #117 = RET
  { 118,	2,	1,	0,	"SETFD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #118 = SETFD
  { 119,	2,	1,	0,	"SETFSIG", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #119 = SETFSIG
  { 120,	2,	1,	0,	"SETFSIGD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #120 = SETFSIGD
  { 121,	3,	1,	0,	"SHL", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #121 = SHL
  { 122,	4,	1,	0,	"SHLADD", 0, 0, NULL, NULL, NULL, OperandInfo31 },  // Inst #122 = SHLADD
  { 123,	3,	1,	0,	"SHLI", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #123 = SHLI
  { 124,	3,	1,	0,	"SHRS", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #124 = SHRS
  { 125,	3,	1,	0,	"SHRSI", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #125 = SHRSI
  { 126,	3,	1,	0,	"SHRU", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #126 = SHRU
  { 127,	3,	1,	0,	"SHRUI", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #127 = SHRUI
  { 128,	1,	1,	0,	"SPILL_ALL_PREDICATES_TO_GR", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #128 = SPILL_ALL_PREDICATES_TO_GR
  { 129,	2,	0,	0,	"ST1", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #129 = ST1
  { 130,	2,	0,	0,	"ST2", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #130 = ST2
  { 131,	2,	0,	0,	"ST4", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #131 = ST4
  { 132,	2,	0,	0,	"ST8", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #132 = ST8
  { 133,	2,	0,	0,	"STF4", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #133 = STF4
  { 134,	2,	0,	0,	"STF8", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #134 = STF8
  { 135,	2,	0,	0,	"STF_SPILL", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #135 = STF_SPILL
  { 136,	0,	0,	0,	"STOP", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #136 = STOP
  { 137,	3,	1,	0,	"SUB", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #137 = SUB
  { 138,	3,	1,	0,	"SUB1", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #138 = SUB1
  { 139,	3,	1,	0,	"SUBIMM8", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo32 },  // Inst #139 = SUBIMM8
  { 140,	2,	1,	0,	"SXT1", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #140 = SXT1
  { 141,	2,	1,	0,	"SXT2", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #141 = SXT2
  { 142,	2,	1,	0,	"SXT4", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #142 = SXT4
  { 143,	6,	1,	0,	"TCFMADS0", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo34 },  // Inst #143 = TCFMADS0
  { 144,	6,	1,	0,	"TCFMAS1", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo34 },  // Inst #144 = TCFMAS1
  { 145,	4,	1,	0,	"TCMPNE", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo35 },  // Inst #145 = TCMPNE
  { 146,	4,	1,	0,	"TPCADDIMM22", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo36 },  // Inst #146 = TPCADDIMM22
  { 147,	4,	1,	0,	"TPCADDS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo36 },  // Inst #147 = TPCADDS
  { 148,	5,	1,	0,	"TPCMPEQ", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo37 },  // Inst #148 = TPCMPEQ
  { 149,	5,	1,	0,	"TPCMPEQOR", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo37 },  // Inst #149 = TPCMPEQOR
  { 150,	3,	1,	0,	"TPCMPEQR0R0", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo38 },  // Inst #150 = TPCMPEQR0R0
  { 151,	5,	1,	0,	"TPCMPIMM8NE", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo39 },  // Inst #151 = TPCMPIMM8NE
  { 152,	5,	1,	0,	"TPCMPNE", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo37 },  // Inst #152 = TPCMPNE
  { 153,	3,	1,	0,	"TPCMPNER0R0", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo38 },  // Inst #153 = TPCMPNER0R0
  { 154,	4,	1,	0,	"XMAHD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #154 = XMAHD
  { 155,	4,	1,	0,	"XMAHUD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #155 = XMAHUD
  { 156,	4,	1,	0,	"XMAL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #156 = XMAL
  { 157,	4,	1,	0,	"XMALD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #157 = XMALD
  { 158,	3,	1,	0,	"XOR", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #158 = XOR
  { 159,	2,	1,	0,	"ZXT1", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #159 = ZXT1
  { 160,	2,	1,	0,	"ZXT2", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #160 = ZXT2
  { 161,	2,	1,	0,	"ZXT4", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #161 = ZXT4
  { 162,	4,	1,	0,	"pOR", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo40 },  // Inst #162 = pOR
};
} // End llvm namespace 
