// Seed: 1572983928
module module_0;
  assign id_1 = 1 || 1;
  assign id_1 = 1;
  wire id_2;
  supply0 id_3 = id_1;
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7
    , id_29,
    output tri id_8,
    output wor id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    output tri id_14,
    input wand id_15,
    output wire id_16,
    input tri1 id_17,
    output wand id_18,
    input supply1 id_19,
    input wor id_20,
    output supply1 id_21
    , id_30,
    input tri0 id_22,
    inout wor id_23,
    output tri0 id_24,
    input wire id_25,
    output wire id_26,
    input wire id_27
);
  wire id_31;
  module_0 modCall_1 ();
endmodule
