Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 20 15:36:14 2021
| Host         : ALEC-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      2496        
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-16  Warning   Large setup violation          286         
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.876    -5986.302                    333                 6231        0.024        0.000                      0                 6231        4.020        0.000                       0                  2453  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 40.500}     81.000          12.346          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -22.876    -5986.302                    333                 5224        0.024        0.000                      0                 5224        4.020        0.000                       0                  2453  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.585        0.000                      0                 1007        0.655        0.000                      0                 1007  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          333  Failing Endpoints,  Worst Slack      -22.876ns,  Total Violation    -5986.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.876ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.611ns  (logic 18.966ns (58.158%)  route 13.645ns (41.842%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.656     2.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y71          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456     3.420 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.644     4.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     7.905 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           1.545     9.450    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.574 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.794    10.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    12.188 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[14]
                         net (fo=2, routed)           1.479    13.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.118    13.785 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.777 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.253    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.584 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.397    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.729 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.729    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.335 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.919    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.225 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.062 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.062    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.463 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.463    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.797 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.379    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.682 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.232    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.093    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.396 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.396    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.776 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.776    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         0.998    25.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.838    28.935 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[14]
                         net (fo=2, routed)           0.789    29.724    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17__0[14]
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.124    29.848 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1/O
                         net (fo=13, routed)          1.504    31.352    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    33.172 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[14]
                         net (fo=2, routed)           1.185    34.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_n_91
    SLICE_X33Y21         LUT2 (Prop_lut2_I0_O)        0.124    34.481 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5/O
                         net (fo=1, routed)           0.000    34.481    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.013 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.127    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.241 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.575 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.575    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1_n_6
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.483    12.675    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)        0.062    12.699    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -35.575    
  -------------------------------------------------------------------
                         slack                                -22.876    

Slack (VIOLATED) :        -22.855ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.590ns  (logic 18.945ns (58.131%)  route 13.645ns (41.869%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.656     2.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y71          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456     3.420 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.644     4.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     7.905 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           1.545     9.450    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.574 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.794    10.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    12.188 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[14]
                         net (fo=2, routed)           1.479    13.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.118    13.785 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.777 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.253    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.584 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.397    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.729 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.729    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.335 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.919    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.225 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.062 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.062    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.463 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.463    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.797 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.379    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.682 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.232    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.093    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.396 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.396    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.776 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.776    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         0.998    25.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.838    28.935 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[14]
                         net (fo=2, routed)           0.789    29.724    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17__0[14]
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.124    29.848 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1/O
                         net (fo=13, routed)          1.504    31.352    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    33.172 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[14]
                         net (fo=2, routed)           1.185    34.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_n_91
    SLICE_X33Y21         LUT2 (Prop_lut2_I0_O)        0.124    34.481 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5/O
                         net (fo=1, routed)           0.000    34.481    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.013 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.127    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.241 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.554 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.554    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1_n_4
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.483    12.675    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][15]/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)        0.062    12.699    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -35.554    
  -------------------------------------------------------------------
                         slack                                -22.855    

Slack (VIOLATED) :        -22.781ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.516ns  (logic 18.871ns (58.036%)  route 13.645ns (41.964%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.656     2.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y71          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456     3.420 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.644     4.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     7.905 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           1.545     9.450    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.574 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.794    10.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    12.188 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[14]
                         net (fo=2, routed)           1.479    13.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.118    13.785 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.777 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.253    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.584 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.397    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.729 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.729    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.335 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.919    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.225 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.062 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.062    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.463 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.463    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.797 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.379    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.682 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.232    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.093    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.396 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.396    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.776 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.776    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         0.998    25.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.838    28.935 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[14]
                         net (fo=2, routed)           0.789    29.724    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17__0[14]
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.124    29.848 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1/O
                         net (fo=13, routed)          1.504    31.352    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    33.172 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[14]
                         net (fo=2, routed)           1.185    34.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_n_91
    SLICE_X33Y21         LUT2 (Prop_lut2_I0_O)        0.124    34.481 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5/O
                         net (fo=1, routed)           0.000    34.481    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.013 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.127    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.241 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.480 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1/O[2]
                         net (fo=1, routed)           0.000    35.480    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1_n_5
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.483    12.675    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][14]/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)        0.062    12.699    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -35.480    
  -------------------------------------------------------------------
                         slack                                -22.781    

Slack (VIOLATED) :        -22.765ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.500ns  (logic 18.855ns (58.015%)  route 13.645ns (41.985%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.656     2.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y71          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456     3.420 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.644     4.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     7.905 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           1.545     9.450    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.574 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.794    10.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    12.188 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[14]
                         net (fo=2, routed)           1.479    13.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.118    13.785 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.777 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.253    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.584 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.397    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.729 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.729    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.335 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.919    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.225 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.062 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.062    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.463 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.463    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.797 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.379    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.682 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.232    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.093    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.396 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.396    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.776 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.776    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         0.998    25.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.838    28.935 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[14]
                         net (fo=2, routed)           0.789    29.724    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17__0[14]
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.124    29.848 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1/O
                         net (fo=13, routed)          1.504    31.352    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    33.172 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[14]
                         net (fo=2, routed)           1.185    34.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_n_91
    SLICE_X33Y21         LUT2 (Prop_lut2_I0_O)        0.124    34.481 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5/O
                         net (fo=1, routed)           0.000    34.481    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.013 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.127    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.241 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.241    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    35.464 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1/O[0]
                         net (fo=1, routed)           0.000    35.464    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]_i_1_n_7
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.483    12.675    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y24         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X33Y24         FDCE (Setup_fdce_C_D)        0.062    12.699    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -35.464    
  -------------------------------------------------------------------
                         slack                                -22.765    

Slack (VIOLATED) :        -22.760ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.497ns  (logic 18.852ns (58.011%)  route 13.645ns (41.989%))
  Logic Levels:           26  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.656     2.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y71          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456     3.420 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.644     4.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     7.905 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           1.545     9.450    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.574 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.794    10.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    12.188 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[14]
                         net (fo=2, routed)           1.479    13.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.118    13.785 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.777 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.253    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.584 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.397    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.729 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.729    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.335 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.919    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.225 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.062 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.062    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.463 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.463    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.797 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.379    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.682 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.232    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.093    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.396 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.396    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.776 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.776    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         0.998    25.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.838    28.935 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[14]
                         net (fo=2, routed)           0.789    29.724    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17__0[14]
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.124    29.848 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1/O
                         net (fo=13, routed)          1.504    31.352    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    33.172 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[14]
                         net (fo=2, routed)           1.185    34.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_n_91
    SLICE_X33Y21         LUT2 (Prop_lut2_I0_O)        0.124    34.481 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5/O
                         net (fo=1, routed)           0.000    34.481    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.013 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.127    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.461 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.461    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1_n_6
    SLICE_X33Y23         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.485    12.677    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y23         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][9]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    12.701    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][9]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -35.461    
  -------------------------------------------------------------------
                         slack                                -22.760    

Slack (VIOLATED) :        -22.755ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.193ns  (logic 18.761ns (58.277%)  route 13.432ns (41.723%))
  Logic Levels:           26  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.670     2.978    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.478     3.456 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/Q
                         net (fo=7, routed)           1.296     4.752    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.827     8.579 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[14]
                         net (fo=2, routed)           0.712     9.291    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12__0[14]
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124     9.415 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1/O
                         net (fo=13, routed)          0.787    10.202    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    12.022 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/P[14]
                         net (fo=2, routed)           1.648    13.670    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150    13.820 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.486    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.812 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.812    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.452 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.289    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.620 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.433    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.765 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.765    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.371 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.955    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.261 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.973    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.498 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.832 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.415    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.268 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.268    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.616 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.432 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.432    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.812 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.812    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.135 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.202    25.337    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[13]_P[14])
                                                      3.838    29.175 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30/P[14]
                         net (fo=2, routed)           0.527    29.701    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30__0[14]
    SLICE_X8Y49          LUT1 (Prop_lut1_I0_O)        0.124    29.825 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1/O
                         net (fo=13, routed)          0.802    30.628    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_i_1_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    32.448 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23/P[14]
                         net (fo=2, routed)           0.843    33.290    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__23_n_91
    SLICE_X10Y55         LUT2 (Prop_lut2_I0_O)        0.124    33.414 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[13][0]_i_5/O
                         net (fo=1, routed)           0.000    33.414    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[13][0]_i_5_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.927 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.927    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][0]_i_1_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.044 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.044    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][4]_i_1_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.263 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]_i_1/O[0]
                         net (fo=1, routed)           0.908    35.171    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]_i_1_n_7
    SLICE_X11Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.491    12.683    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y65         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X11Y65         FDCE (Setup_fdce_C_D)       -0.229    12.416    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[13][8]
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                         -35.171    
  -------------------------------------------------------------------
                         slack                                -22.755    

Slack (VIOLATED) :        -22.748ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][3]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.138ns  (logic 18.520ns (57.627%)  route 13.618ns (42.373%))
  Logic Levels:           24  (CARRY4=9 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.670     2.978    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.478     3.456 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/Q
                         net (fo=7, routed)           1.296     4.752    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.827     8.579 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[14]
                         net (fo=2, routed)           0.712     9.291    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12__0[14]
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124     9.415 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1/O
                         net (fo=13, routed)          0.787    10.202    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    12.022 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/P[14]
                         net (fo=2, routed)           1.648    13.670    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150    13.820 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.486    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.812 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.812    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.452 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.289    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.620 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.433    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.765 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.765    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.371 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.955    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.261 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.973    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.498 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.832 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.415    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.268 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.268    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.616 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.432 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.432    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.812 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.812    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.135 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.091    25.226    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.838    29.064 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22/P[14]
                         net (fo=2, routed)           1.124    30.189    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22__0[14]
    SLICE_X8Y62          LUT1 (Prop_lut1_I0_O)        0.124    30.313 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1/O
                         net (fo=13, routed)          0.734    31.047    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_i_1_n_0
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      1.820    32.867 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7/P[14]
                         net (fo=2, routed)           0.919    33.786    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__7_n_91
    SLICE_X10Y66         LUT2 (Prop_lut2_I0_O)        0.124    33.910 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5/O
                         net (fo=1, routed)           0.000    33.910    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[5][0]_i_5_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    34.518 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1/O[3]
                         net (fo=2, routed)           0.598    35.116    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][0]_i_1_n_4
    SLICE_X11Y66         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][3]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.490    12.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y66         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][3]_replica/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.276    12.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[5][3]_replica
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -35.116    
  -------------------------------------------------------------------
                         slack                                -22.748    

Slack (VIOLATED) :        -22.739ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.481ns  (logic 19.024ns (58.570%)  route 13.457ns (41.430%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.670     2.978    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.478     3.456 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/Q
                         net (fo=7, routed)           1.296     4.752    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12]_11[15]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_P[14])
                                                      3.827     8.579 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12/P[14]
                         net (fo=2, routed)           0.712     9.291    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12__0[14]
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124     9.415 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1/O
                         net (fo=13, routed)          0.787    10.202    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22_i_1_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    12.022 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__22/P[14]
                         net (fo=2, routed)           1.648    13.670    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE38[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I1_O)        0.150    13.820 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.486    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.812 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.812    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.452 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.289    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.620 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.433    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.765 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.765    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.371 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.955    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.261 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.973    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.097 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.498 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.498    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.832 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.415    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.718 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.718    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.268 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.268    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.616 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.129    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.432 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.432    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.812 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.812    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.135 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.294    25.429    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[14])
                                                      3.838    29.267 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21/P[14]
                         net (fo=2, routed)           0.709    29.975    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21__0[14]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.124    30.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1/O
                         net (fo=13, routed)          1.018    31.118    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_i_1_n_0
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_C[5]_P[15])
                                                      1.820    32.938 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5/P[15]
                         net (fo=2, routed)           1.285    34.223    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__5_n_90
    SLICE_X18Y17         LUT2 (Prop_lut2_I0_O)        0.124    34.347 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[4][0]_i_4/O
                         net (fo=1, routed)           0.000    34.347    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[4][0]_i_4_n_0
    SLICE_X18Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.897 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.897    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][0]_i_1_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.011 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.011    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][4]_i_1_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.125 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.125    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][8]_i_1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.459 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][12]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.459    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][12]_i_1_n_6
    SLICE_X18Y20         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.489    12.681    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X18Y20         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][13]/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X18Y20         FDCE (Setup_fdce_C_D)        0.062    12.719    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[4][13]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -35.459    
  -------------------------------------------------------------------
                         slack                                -22.739    

Slack (VIOLATED) :        -22.739ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.476ns  (logic 18.831ns (57.984%)  route 13.645ns (42.016%))
  Logic Levels:           26  (CARRY4=11 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.656     2.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y71          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456     3.420 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.644     4.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     7.905 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           1.545     9.450    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.574 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.794    10.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    12.188 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[14]
                         net (fo=2, routed)           1.479    13.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.118    13.785 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.777 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.253    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.584 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.397    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.729 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.729    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.335 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.919    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.225 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.062 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.062    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.463 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.463    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.797 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.379    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.682 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.232    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.093    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.396 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.396    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.776 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.776    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         0.998    25.097    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[16]_P[14])
                                                      3.838    28.935 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17/P[14]
                         net (fo=2, routed)           0.789    29.724    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17__0[14]
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.124    29.848 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1/O
                         net (fo=13, routed)          1.504    31.352    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_i_1_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_C[9]_P[14])
                                                      1.820    33.172 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29/P[14]
                         net (fo=2, routed)           1.185    34.357    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__29_n_91
    SLICE_X33Y21         LUT2 (Prop_lut2_I0_O)        0.124    34.481 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5/O
                         net (fo=1, routed)           0.000    34.481    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[0][0]_i_5_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.013 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.013    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][0]_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.127 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.127    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.440 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.440    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][8]_i_1_n_4
    SLICE_X33Y23         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.485    12.677    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y23         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][11]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    12.701    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[0][11]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -35.440    
  -------------------------------------------------------------------
                         slack                                -22.739    

Slack (VIOLATED) :        -22.737ns  (required time - arrival time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.224ns  (logic 18.954ns (58.819%)  route 13.270ns (41.181%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=4 LUT1=2 LUT2=3 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.656     2.964    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X9Y71          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.456     3.420 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1/Q
                         net (fo=10, routed)          0.644     4.064    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__1_n_0
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      3.841     7.905 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13/P[14]
                         net (fo=2, routed)           1.545     9.450    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13__0[14]
    SLICE_X32Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.574 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1/O
                         net (fo=13, routed)          0.794    10.368    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24_i_1_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[8]_P[14])
                                                      1.820    12.188 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__24/P[14]
                         net (fo=2, routed)           1.479    13.667    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/RESIZE40[0]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.118    13.785 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3/O
                         net (fo=2, routed)           0.666    14.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_3_n_0
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.326    14.777 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6/O
                         net (fo=1, routed)           0.000    14.777    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_i_6_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.417 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry/O[3]
                         net (fo=2, routed)           0.837    16.253    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__46_carry_n_4
    SLICE_X26Y33         LUT3 (Prop_lut3_I0_O)        0.331    16.584 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4/O
                         net (fo=2, routed)           0.813    17.397    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_4_n_0
    SLICE_X26Y34         LUT4 (Prop_lut4_I3_O)        0.332    17.729 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.729    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_i_8_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    18.335 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0/O[3]
                         net (fo=3, routed)           0.584    18.919    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__230_carry__0_n_4
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.306    19.225 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12/O
                         net (fo=2, routed)           0.712    19.938    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_12_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I1_O)        0.124    20.062 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5/O
                         net (fo=1, routed)           0.000    20.062    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_i_5_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.463 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.463    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__0_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.797 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/add_temp_14__278_carry__1/O[1]
                         net (fo=1, routed)           0.582    21.379    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/filter_sum[9]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303    21.682 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/sub_temp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    21.682    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sync_reg_e_k_reg[11][1]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.232 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.232    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    22.580 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/sub_temp_carry__2/O[1]
                         net (fo=4, routed)           0.513    23.093    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/D[13]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.303    23.396 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.396    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_i_2_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.776 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.776    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__2_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.099 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG_carry__3/O[1]
                         net (fo=160, routed)         1.440    25.539    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__31[32]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[15]_P[14])
                                                      3.838    29.377 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29/P[14]
                         net (fo=2, routed)           0.509    29.886    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29__0[14]
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124    30.010 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1/O
                         net (fo=13, routed)          0.762    30.772    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      1.820    32.592 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21/P[15]
                         net (fo=2, routed)           1.054    33.646    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/ARG__21_n_90
    SLICE_X32Y32         LUT2 (Prop_lut2_I0_O)        0.124    33.771 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[12][0]_i_4/O
                         net (fo=1, routed)           0.000    33.771    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight[12][0]_i_4_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.304 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.304    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][0]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.421 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.421    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][4]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.538 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.538    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][8]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.853 r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]_i_1/O[3]
                         net (fo=1, routed)           0.336    35.188    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][12]_i_1_n_4
    SLICE_X32Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.496    12.688    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y37         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X32Y37         FDCE (Setup_fdce_C_D)       -0.199    12.451    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/weight_reg[12][15]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -35.188    
  -------------------------------------------------------------------
                         slack                                -22.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.331%)  route 0.199ns (51.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.584     0.925    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.199     1.264    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[15]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.309 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.309    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[16]
    SLICE_X3Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.853     1.223    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.564     0.905    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28]/Q
                         net (fo=1, routed)           0.200     1.245    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[3]
    SLICE_X17Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.290 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.290    ip_design_i/axi_gpio_1/U0/ip2bus_data[28]
    SLICE_X17Y50         FDRE                                         r  ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.831     1.201    ip_design_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    ip_design_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.062%)  route 0.279ns (62.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.564     0.905    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y53         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.279     1.347    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X12Y47         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.835     1.205    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y47         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.581     0.922    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.233     1.296    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.893     1.263    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.160%)  route 0.261ns (63.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.564     0.905    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y54          FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.148     1.053 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.261     1.314    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X8Y47          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.835     1.205    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.238    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.173%)  route 0.261ns (63.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.581     0.922    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y56          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.148     1.070 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.261     1.331    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X0Y47          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.852     1.222    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y47          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.249    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.577%)  route 0.291ns (69.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.580     0.921    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y57          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.291     1.339    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X0Y49          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.852     1.222    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y49          SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     1.257    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.667%)  route 0.221ns (63.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.581     0.922    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.221     1.271    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.893     1.263    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.684%)  route 0.221ns (63.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.581     0.922    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.128     1.050 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.221     1.271    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.893     1.263    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                     -0.054     1.180    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.374%)  route 0.264ns (58.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.561     0.902    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.264     1.306    ip_design_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[1]
    SLICE_X17Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.351    ip_design_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[1]
    SLICE_X17Y49         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.832     1.202    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.092     1.260    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10   ip_design_i/nco_0/inst/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   ip_design_i/nco_0/inst/sine_lut_V_U/nco_sine_lut_V_rom_U/q0_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y47   ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y46   ip_design_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y46   ip_design_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y46   ip_design_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X17Y46   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y46   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y46   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y50   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y50   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y47    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y47    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y52    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y52    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y50   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y50   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y47    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y47    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y47   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y52    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y52    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.636ns (7.488%)  route 7.858ns (92.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.660    11.462    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y7          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.499    12.691    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y7          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X33Y7          FDCE (Recov_fdce_C_CLR)     -0.607    12.046    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep__1
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][8]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.636ns (7.488%)  route 7.858ns (92.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.660    11.462    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y7          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][8]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.499    12.691    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y7          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][8]_replica/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X33Y7          FDCE (Recov_fdce_C_CLR)     -0.607    12.046    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][8]_replica
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][4]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.636ns (7.488%)  route 7.857ns (92.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.659    11.461    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y1          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][4]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y1          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][4]_replica/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.607    12.048    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][4]_replica
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][5]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.636ns (7.488%)  route 7.857ns (92.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.659    11.461    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y1          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y1          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][5]_replica/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.607    12.048    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][5]_replica
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.636ns (7.488%)  route 7.857ns (92.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.659    11.461    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X33Y1          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X33Y1          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]_replica/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X33Y1          FDCE (Recov_fdce_C_CLR)     -0.607    12.048    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][6]_replica
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.636ns (7.452%)  route 7.899ns (92.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.701    11.503    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y0          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y0          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X32Y0          FDCE (Recov_fdce_C_CLR)     -0.521    12.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][15]_rep
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][0]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.636ns (7.452%)  route 7.899ns (92.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.701    11.503    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y0          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y0          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][0]_replica/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X32Y0          FDCE (Recov_fdce_C_CLR)     -0.521    12.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][0]_replica
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][1]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.636ns (7.452%)  route 7.899ns (92.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.701    11.503    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y0          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y0          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][1]_replica/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X32Y0          FDCE (Recov_fdce_C_CLR)     -0.521    12.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][1]_replica
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][3]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.636ns (7.452%)  route 7.899ns (92.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.701    11.503    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y0          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.501    12.693    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y0          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][3]_replica/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X32Y0          FDCE (Recov_fdce_C_CLR)     -0.521    12.134    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[12][3]_replica
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][10]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 0.636ns (7.488%)  route 7.858ns (92.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.660     2.968    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.198     4.684    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.118     4.802 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         6.660    11.462    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X32Y7          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][10]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        1.499    12.691    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X32Y7          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][10]_replica/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X32Y7          FDCE (Recov_fdce_C_CLR)     -0.521    12.132    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[0][10]_replica
  -------------------------------------------------------------------
                         required time                         12.132    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  0.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.206ns (25.953%)  route 0.588ns (74.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.376     1.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y56         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.833     1.203    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X10Y56         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][4]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.129     1.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.206ns (25.953%)  route 0.588ns (74.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.376     1.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y56         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.833     1.203    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X10Y56         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.129     1.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][15]_rep__4/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.206ns (25.953%)  route 0.588ns (74.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.376     1.700    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X10Y56         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][15]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.833     1.203    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X10Y56         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][15]_rep__4/C
                         clock pessimism             -0.029     1.174    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.129     1.045    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[4][15]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.206ns (26.676%)  route 0.566ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.354     1.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y50         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.834     1.204    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.154     1.021    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.206ns (26.676%)  route 0.566ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.354     1.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y50         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.834     1.204    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__2/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.154     1.021    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][15]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.206ns (26.676%)  route 0.566ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.354     1.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y50         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.834     1.204    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.154     1.021    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.206ns (26.676%)  route 0.566ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.354     1.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y50         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.834     1.204    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.154     1.021    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][2]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.206ns (26.676%)  route 0.566ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.354     1.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y50         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.834     1.204    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.154     1.021    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][3]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.206ns (26.676%)  route 0.566ns (73.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.566     0.907    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.164     1.071 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.212     1.283    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.042     1.325 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_cp_controller_cpstate[2]_i_2/O
                         net (fo=955, routed)         0.354     1.679    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/reset
    SLICE_X11Y50         FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.834     1.204    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/IPCORE_CLK
    SLICE_X11Y50         FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][7]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.154     1.021    ip_design_i/lms_pcore_0/U0/u_lms_pcore_dut_inst/u_LMS/data_pipeline_tmp_reg[13][7]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.209ns (23.900%)  route 0.665ns (76.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.559     0.900    ip_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y61         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y61         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  ip_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.466     1.530    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.045     1.575 f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[0]_i_2/O
                         net (fo=52, routed)          0.200     1.774    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/reset_0
    SLICE_X8Y44          FDCE                                         f  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2453, routed)        0.834     1.204    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X8Y44          FDCE                                         r  ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y44          FDCE (Remov_fdce_C_CLR)     -0.067     1.108    ip_design_i/lms_pcore_0/U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/soft_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.666    





