List of CLB Tiles
CLEM_R_X41Y99
CLEL_R_X41Y99
CLEM_X2Y75
CLEL_R_X2Y75
CLEM_R_X38Y61
CLEL_R_X19Y161
CLEM_X7Y58
CLEM_R_X41Y23
CLEL_R_X41Y23
CLEM_R_X38Y64
CLEM_X23Y196
CLEL_R_X23Y196
CLEL_R_X19Y160
CLEM_X13Y35
CLEL_R_X13Y35

List of Congested Nets
design_1_i/mac_logger_0/inst/ps_m_axi_U/load_unit/buff_rdata/Q[7]
design_1_i/mac_logger_0/inst/ps_m_axi_U/load_unit/buff_rdata/Q[6]
design_1_i/mac_logger_0/inst/ps_m_axi_U/load_unit/buff_rdata/Q[5]
design_1_i/mac_logger_0/inst/ps_m_axi_U/load_unit/buff_rdata/Q[4]
design_1_i/mac_logger_0/inst/ps_m_axi_U/load_unit/buff_rdata/Q[0]
design_1_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_addr_cntr_reg[9]_0[4]
design_1_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_addr_cntr_reg[9]_0[0]
design_1_i/clu_0/inst/grp_uart_data_read_1_fu_302/grp_ddr_write_1_fu_382/grp_fu_459_p1[22]
design_1_i/clu_0/inst/grp_uart_data_read_1_fu_302/grp_ddr_write_1_fu_382/urem_32ns_32ns_32_36_seq_1_U13/remd_reg[31]_0[5]
design_1_i/clu_0/inst/grp_uart_data_read_1_fu_302/grp_ddr_write_1_fu_382/ringbuffer_header_bytes_U/writeUartIndex_fu_443_p5[13]
design_1_i/clu_0/inst/grp_uart_data_read_1_fu_302/grp_ddr_write_1_fu_382/urem_32ns_32ns_32_36_seq_1_U13/remd_reg[31]_0[12]
design_1_i/clu_0/inst/grp_uart_data_read_1_fu_302/grp_ddr_write_1_fu_382/urem_32ns_32ns_32_36_seq_1_U13/remd_reg[31]_0[21]
design_1_i/clu_0/inst/grp_uart_data_read_1_fu_302/grp_ddr_write_1_fu_382/urem_32ns_32ns_32_36_seq_1_U13/remd_reg[31]_0[19]
design_1_i/CHIPDLIN_0/inst/U_DLIN/mGzAIQoYVKf_reg_n_0
design_1_i/CHIPDLIN_0/inst/U_DLIN/jxVyJ3en4Rm[3]_i_3_n_0
design_1_i/axi_xc_canfd_ipcore/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg_n_8_[42]
design_1_i/axi_xc_canfd_ipcore/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg_n_8_[43]
design_1_i/axi_xc_uart_ipcore/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg_n_8_[62]
design_1_i/CHIPDLIN_0/inst/U_DLIN/Fp2fOpDF78j_reg_n_0_[5]
design_1_i/CHIPDLIN_0/inst/U_DLIN/Fp2fOpDF78j_reg_n_0_[3]
design_1_i/CHIPDLIN_0/inst/U_DLIN/Fp2fOpDF78j_reg_n_0_[2]
design_1_i/mac_logger_1/inst/mac_fifo_m_axi_U/bus_read/sect_cnt_reg_n_8_[17]
design_1_i/mac_logger_1/inst/mac_fifo_m_axi_U/bus_read/sect_cnt_reg_n_8_[15]
design_1_i/mac_logger_1/inst/mac_fifo_m_axi_U/bus_read/p_0_in0_in[11]
design_1_i/mac_logger_1/inst/mac_fifo_m_axi_U/bus_read/p_0_in0_in[10]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/p_0_in_1[13]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/sect_cnt_reg_n_8_[14]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/sect_cnt_reg_n_8_[16]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/p_0_in_1[17]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/sect_cnt_reg_n_8_[18]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/p_0_in_1[19]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/p_0_in_1[22]
design_1_i/clu_0/inst/ps_ddr_m_axi_U/bus_write/p_0_in_1[23]
design_1_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr_reg[9]_0[2]
design_1_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr_reg[9]_0[3]
design_1_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/wrp_inst/Q[4]
design_1_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/wrp_inst/Q[2]
design_1_i/canfd_8/inst/can_inst/tl/bsp/BRS_EN_BTR
design_1_i/canfd_8/inst/can_inst/tl/btl/RSYNC_FLG_I_reg_0
design_1_i/canfd_8/inst/can_inst/tl/btl/BTL_COUNTER_I11__1
design_1_i/canfd_8/inst/can_inst/tl/bsp/BRS_L_SP_FE_reg_2
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_sat
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_8
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx[1]
design_1_i/axi_ethernet_2/inst/pcs_pma/inst/transceiver_inst/bd_53da_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.bd_53da_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx[0]

