# Single-Cycle-Risc-Processor-32-bit-Verilog
Implement a single cycle MIPS computer in Verilog that supports MIPS assembly instructions including:

Memory-reference instructions load word lw and store word sw
Arithmetic-logical instructions add, addi, sub, and, andi, or, and slt
Jumping instructions branch-equal beq and jump j

[img_src: Click Here<br>](https://www.eg.bucknell.edu/~csci320/2014-fall/#!single.md)
![](single_cycle.png)
