--
-- VHDL Architecture Cursor.CNT_2Bit.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 08:47:32 10.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY sequential;

ARCHITECTURE struct OF CNT_2Bit IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL out1 : std_uLogic;

    -- Implicit buffer signal declarations
    SIGNAL cnt_internal : std_ulogic;


    -- Component Declarations
    COMPONENT and2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT xor2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1    : IN     std_ulogic ;
        in2    : IN     std_ulogic ;
        xorOut : OUT    std_ulogic 
    );
    END COMPONENT;
    COMPONENT DFF
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        CLK : IN     std_uLogic ;
        CLR : IN     std_uLogic ;
        D   : IN     std_uLogic ;
        Q   : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : DFF USE ENTITY sequential.DFF;
    FOR ALL : and2 USE ENTITY gates.and2;
    FOR ALL : xor2 USE ENTITY gates.xor2;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_2 : and2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => en,
            in2  => cnt_internal,
            out1 => cout
        );
    U_1 : xor2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1    => cnt_internal,
            in2    => en,
            xorOut => out1
        );
    U_0 : DFF
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            CLK => clock,
            CLR => reset,
            D   => out1,
            Q   => cnt_internal
        );

    -- Implicit buffered output assignments
    cnt <= cnt_internal;

END struct;
