-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "03/23/2015 20:28:50"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	microprocessor IS
    PORT (
	cpu_clk : IN std_logic;
	cpu_rst : IN std_logic;
	cpu_output : OUT std_logic_vector(15 DOWNTO 0);
	D_addr_bus : OUT std_logic_vector(15 DOWNTO 0);
	D_mdout_bus : OUT std_logic_vector(15 DOWNTO 0);
	D_cur_state : OUT std_logic_vector(7 DOWNTO 0);
	D_main_mem_status : OUT std_logic;
	D_main_mem_clk : OUT std_logic;
	D_main_mem_out : OUT std_logic_vector(63 DOWNTO 0);
	D_cache_set0_line0_tag : OUT std_logic_vector(7 DOWNTO 0);
	D_cache_set0_line0_word0 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set0_line0_word1 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set0_line0_word2 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set0_line0_word3 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set0_line1_tag : OUT std_logic_vector(7 DOWNTO 0);
	D_cache_set0_line1_word0 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set0_line1_word1 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set0_line1_word2 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set0_line1_word3 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set1_line0_tag : OUT std_logic_vector(7 DOWNTO 0);
	D_cache_set1_line0_word0 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set1_line0_word1 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set1_line0_word2 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set1_line0_word3 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set2_line0_tag : OUT std_logic_vector(7 DOWNTO 0);
	D_cache_set2_line0_word0 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set2_line0_word1 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set2_line0_word2 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set2_line0_word3 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set3_line0_tag : OUT std_logic_vector(7 DOWNTO 0);
	D_cache_set3_line0_word0 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set3_line0_word1 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set3_line0_word2 : OUT std_logic_vector(15 DOWNTO 0);
	D_cache_set3_line0_word3 : OUT std_logic_vector(15 DOWNTO 0);
	D_tagIn : OUT std_logic_vector(7 DOWNTO 0)
	);
END microprocessor;

-- Design Ports Information
-- cpu_output[0]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[1]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[2]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[4]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[6]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[7]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[8]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[9]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[10]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[11]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[12]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[13]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[14]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_output[15]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[2]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[4]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[5]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[6]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[7]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[8]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[9]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[10]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[11]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[12]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[13]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[14]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_addr_bus[15]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[0]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[1]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[2]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[4]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[8]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[9]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[10]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[11]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[12]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[13]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[14]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_mdout_bus[15]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[0]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[2]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[3]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[4]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[5]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[6]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cur_state[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_status	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_clk	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[0]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[2]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[3]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[6]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[7]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[8]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[9]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[10]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[11]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[12]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[13]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[14]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[15]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[16]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[17]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[18]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[19]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[20]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[21]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[22]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[23]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[24]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[26]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[27]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[28]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[29]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[30]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[31]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[32]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[33]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[34]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[35]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[36]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[37]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[38]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[39]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[40]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[41]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[42]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[43]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[44]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[45]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[46]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[47]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[48]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[49]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[50]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[51]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[52]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[53]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[54]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[55]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[56]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[57]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[58]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[59]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[60]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[61]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[62]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_main_mem_out[63]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[3]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[4]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[5]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[6]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_tag[7]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[1]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[2]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[3]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[4]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[5]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[9]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[10]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[11]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[13]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[14]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word0[15]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[0]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[1]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[2]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[3]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[4]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[7]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[8]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[9]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[11]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[12]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[13]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[14]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word1[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[0]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[1]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[2]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[4]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[7]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[8]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[9]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[10]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[11]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[12]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[13]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[14]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word2[15]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[1]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[3]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[4]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[5]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[6]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[7]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[8]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[9]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[10]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[11]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[12]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[13]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[14]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line0_word3[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[1]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[2]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[3]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_tag[7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[0]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[4]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[5]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[6]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[7]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[8]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[9]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[10]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[11]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[13]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word0[15]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[1]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[3]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[5]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[6]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[7]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[8]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[10]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[11]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[12]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[13]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[14]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word1[15]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[1]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[4]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[5]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[6]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[7]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[8]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[10]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[11]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[13]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[14]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word2[15]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[0]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[3]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[4]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[5]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[8]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[10]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[11]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[12]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[13]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[14]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set0_line1_word3[15]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[2]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[5]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[6]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_tag[7]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[3]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[5]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[6]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[7]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[9]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[10]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[11]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[12]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[13]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word0[15]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[0]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[1]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[3]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[5]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[8]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[9]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[10]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[11]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[12]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[14]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word1[15]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[2]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[3]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[4]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[5]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[9]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[10]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[11]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[12]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[14]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word2[15]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[1]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[5]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[6]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[7]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[8]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[9]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[10]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[11]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[12]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[13]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[14]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set1_line0_word3[15]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[0]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[3]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[4]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[5]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[6]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_tag[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[0]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[2]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[6]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[10]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[11]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[13]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[14]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word0[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[1]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[2]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[4]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[5]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[6]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[7]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[8]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[9]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[10]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[11]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[12]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[13]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[14]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word1[15]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[3]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[10]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[12]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[14]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word2[15]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[2]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[3]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[6]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[7]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[9]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[10]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[12]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[13]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[14]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set2_line0_word3[15]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[3]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[4]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[6]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_tag[7]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[2]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[3]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[5]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[6]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[8]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[9]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[10]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[11]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[12]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[13]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[14]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word0[15]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[1]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[4]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[5]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[6]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[7]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[9]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[11]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[12]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[13]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[14]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word1[15]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[1]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[2]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[4]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[6]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[7]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[8]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[9]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[10]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[11]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[13]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[14]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word2[15]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[0]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[1]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[2]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[4]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[5]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[6]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[8]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[9]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[10]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[11]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[12]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[13]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[14]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_cache_set3_line0_word3[15]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[0]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[1]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[2]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[3]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- D_tagIn[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- cpu_rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF microprocessor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_cpu_clk : std_logic;
SIGNAL ww_cpu_rst : std_logic;
SIGNAL ww_cpu_output : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_addr_bus : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_mdout_bus : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cur_state : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_D_main_mem_status : std_logic;
SIGNAL ww_D_main_mem_clk : std_logic;
SIGNAL ww_D_main_mem_out : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_D_cache_set0_line0_tag : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_D_cache_set0_line0_word0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set0_line0_word1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set0_line0_word2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set0_line0_word3 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set0_line1_tag : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_D_cache_set0_line1_word0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set0_line1_word1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set0_line1_word2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set0_line1_word3 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set1_line0_tag : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_D_cache_set1_line0_word0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set1_line0_word1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set1_line0_word2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set1_line0_word3 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set2_line0_tag : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_D_cache_set2_line0_word0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set2_line0_word1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set2_line0_word2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set2_line0_word3 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set3_line0_tag : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_D_cache_set3_line0_word0 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set3_line0_word1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set3_line0_word2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_cache_set3_line0_word3 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_D_tagIn : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Unit1|U3|Mux1~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit0|U0|IRld_ctrl~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu_rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit1|U3|Mux33~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit0|U1|tmp_PC[5]~27_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~12_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~15_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~27_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~33_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~0_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~8_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~20_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~28_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~40_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~42_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~53\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~54_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~55\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~56_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~57\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~58_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~59\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~60_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \Unit1|U2|RFr1[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit0|U0|jmpen_ctrl~q\ : std_logic;
SIGNAL \Unit1|U3|ALUz~1_combout\ : std_logic;
SIGNAL \Unit0|U0|PCinc_ctrl~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][0]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux15~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux14~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux14~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][1]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux14~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][1]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux14~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux14~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux13~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux13~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][3]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux11~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux11~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux10~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux10~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux10~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux10~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux10~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux10~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux9~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux9~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux8~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux8~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux7~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux7~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux7~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux7~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux7~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux6~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][9]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux6~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux6~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux6~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux6~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][10]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux5~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux5~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][11]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux4~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux3~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux3~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][13]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux2~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux2~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux2~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][13]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux2~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][13]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux2~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][14]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux1~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][15]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][15]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux0~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux0~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][15]~q\ : std_logic;
SIGNAL \Unit2|Mux93~0_combout\ : std_logic;
SIGNAL \Unit2|Mux88~0_combout\ : std_logic;
SIGNAL \Unit2|Mux88~1_combout\ : std_logic;
SIGNAL \Unit2|Mux89~0_combout\ : std_logic;
SIGNAL \Unit2|Mux89~1_combout\ : std_logic;
SIGNAL \Unit2|Equal2~3_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[3][0]~q\ : std_logic;
SIGNAL \Unit2|data_out[9]~28_combout\ : std_logic;
SIGNAL \Unit2|Mux66~0_combout\ : std_logic;
SIGNAL \Unit2|Mux66~1_combout\ : std_logic;
SIGNAL \Unit2|Mux67~0_combout\ : std_logic;
SIGNAL \Unit2|Mux67~1_combout\ : std_logic;
SIGNAL \Unit2|Equal1~2_combout\ : std_logic;
SIGNAL \Unit2|Mux65~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~39_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~40_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~45_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~46_combout\ : std_logic;
SIGNAL \Unit2|data_out~51_combout\ : std_logic;
SIGNAL \Unit2|data_out~52_combout\ : std_logic;
SIGNAL \Unit2|data_out~54_combout\ : std_logic;
SIGNAL \Unit2|data_out~55_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|data_out~61_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|data_out~62_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|data_out~69_combout\ : std_logic;
SIGNAL \Unit2|data_out~71_combout\ : std_logic;
SIGNAL \Unit2|data_out~72_combout\ : std_logic;
SIGNAL \Unit2|data_out~74_combout\ : std_logic;
SIGNAL \Unit2|data_out~75_combout\ : std_logic;
SIGNAL \Unit2|data_out~77_combout\ : std_logic;
SIGNAL \Unit2|data_out~78_combout\ : std_logic;
SIGNAL \Unit2|data_out~81_combout\ : std_logic;
SIGNAL \Unit2|data_out~82_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~85_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~86_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~88_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~89_combout\ : std_logic;
SIGNAL \Unit2|data_out~91_combout\ : std_logic;
SIGNAL \Unit2|data_out~97_combout\ : std_logic;
SIGNAL \Unit2|data_out~98_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~111_combout\ : std_logic;
SIGNAL \Unit2|data_out~112_combout\ : std_logic;
SIGNAL \Unit2|data_out~114_combout\ : std_logic;
SIGNAL \Unit2|data_out~115_combout\ : std_logic;
SIGNAL \Unit2|data_out~117_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~128_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~129_combout\ : std_logic;
SIGNAL \Unit2|data_out~131_combout\ : std_logic;
SIGNAL \Unit2|data_out~134_combout\ : std_logic;
SIGNAL \Unit2|data_out~135_combout\ : std_logic;
SIGNAL \Unit2|data_out~137_combout\ : std_logic;
SIGNAL \Unit2|data_out~138_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~143_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~144_combout\ : std_logic;
SIGNAL \Unit2|data_out~151_combout\ : std_logic;
SIGNAL \Unit2|data_out~152_combout\ : std_logic;
SIGNAL \Unit2|data_out~154_combout\ : std_logic;
SIGNAL \Unit2|data_out~155_combout\ : std_logic;
SIGNAL \Unit2|data_out~161_combout\ : std_logic;
SIGNAL \Unit2|data_out~162_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~168_combout\ : std_logic;
SIGNAL \Unit2|data_out~177_combout\ : std_logic;
SIGNAL \Unit2|data_out~178_combout\ : std_logic;
SIGNAL \Unit2|data_out~179_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|data_out~189_combout\ : std_logic;
SIGNAL \Unit2|data_out~190_combout\ : std_logic;
SIGNAL \Unit2|data_out~194_combout\ : std_logic;
SIGNAL \Unit2|data_out~195_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~205_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~206_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~208_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~209_combout\ : std_logic;
SIGNAL \Unit2|data_out~214_combout\ : std_logic;
SIGNAL \Unit2|data_out~215_combout\ : std_logic;
SIGNAL \Unit2|data_out~217_combout\ : std_logic;
SIGNAL \Unit2|data_out~218_combout\ : std_logic;
SIGNAL \Unit2|data_out~219_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|data_out~226_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|data_out~227_combout\ : std_logic;
SIGNAL \Unit2|data_out~229_combout\ : std_logic;
SIGNAL \Unit2|data_out~231_combout\ : std_logic;
SIGNAL \Unit2|data_out~232_combout\ : std_logic;
SIGNAL \Unit2|data_out~237_combout\ : std_logic;
SIGNAL \Unit2|data_out~238_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~243_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~244_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~245_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~246_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~251_combout\ : std_logic;
SIGNAL \Unit2|data_out~252_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~261_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~262_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~269_combout\ : std_logic;
SIGNAL \Unit2|data_out~270_combout\ : std_logic;
SIGNAL \Unit2|data_out~274_combout\ : std_logic;
SIGNAL \Unit2|data_out~275_combout\ : std_logic;
SIGNAL \Unit2|data_out~277_combout\ : std_logic;
SIGNAL \Unit2|data_out~278_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~283_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~284_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~285_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~286_combout\ : std_logic;
SIGNAL \Unit2|data_out~287_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~288_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~289_combout\ : std_logic;
SIGNAL \Unit2|data_out~290_combout\ : std_logic;
SIGNAL \Unit2|data_out~294_combout\ : std_logic;
SIGNAL \Unit2|data_out~297_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|data_out~306_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|data_out~307_combout\ : std_logic;
SIGNAL \Unit2|data_out~311_combout\ : std_logic;
SIGNAL \Unit2|data_out~312_combout\ : std_logic;
SIGNAL \Unit2|data_out~317_combout\ : std_logic;
SIGNAL \Unit2|data_out~318_combout\ : std_logic;
SIGNAL \Unit2|data_out~321_combout\ : std_logic;
SIGNAL \Unit2|data_out~322_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~331_combout\ : std_logic;
SIGNAL \Unit2|data_out~332_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~341_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~342_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~343_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~344_combout\ : std_logic;
SIGNAL \Unit2|data_out~345_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~346_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~347_combout\ : std_logic;
SIGNAL \Unit2|data_out~348_combout\ : std_logic;
SIGNAL \Unit2|data_out~351_combout\ : std_logic;
SIGNAL \Unit2|data_out~352_combout\ : std_logic;
SIGNAL \Unit2|data_out~357_combout\ : std_logic;
SIGNAL \Unit2|data_out~358_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr6~1_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr5~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_JUMP_Zb~q\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[5]~q\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[11]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~2_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[15]~q\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[21]~q\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[22]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~6_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[28]~q\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[29]~q\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[30]~q\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[31]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~8_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].tag[5]~0_combout\ : std_logic;
SIGNAL \Unit2|address_sent[8]~5_combout\ : std_logic;
SIGNAL \Unit2|address_sent[10]~7_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector54~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector60~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~8_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~11_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux20~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux20~1_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux23~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux25~2_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux25~3_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~35_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~38_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux29~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~41_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux31~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector50~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector1~0_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[3][0]~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux31~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux29~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux29~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux29~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux29~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux26~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux26~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux26~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux25~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux25~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux24~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux24~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux23~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux23~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux22~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux22~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux21~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux21~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux20~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux20~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux19~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux19~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux19~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux18~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux18~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux18~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux17~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux17~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~1_combout\ : std_logic;
SIGNAL \Unit2|read:state.Wait_For_Inst_Received~q\ : std_logic;
SIGNAL \Unit2|state~10_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~366_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[6]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].tag[1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][2]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][4]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][9]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][9]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][10]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].tag[7]~feeder_combout\ : std_logic;
SIGNAL \cpu_output[0]~output_o\ : std_logic;
SIGNAL \cpu_output[1]~output_o\ : std_logic;
SIGNAL \cpu_output[2]~output_o\ : std_logic;
SIGNAL \cpu_output[3]~output_o\ : std_logic;
SIGNAL \cpu_output[4]~output_o\ : std_logic;
SIGNAL \cpu_output[5]~output_o\ : std_logic;
SIGNAL \cpu_output[6]~output_o\ : std_logic;
SIGNAL \cpu_output[7]~output_o\ : std_logic;
SIGNAL \cpu_output[8]~output_o\ : std_logic;
SIGNAL \cpu_output[9]~output_o\ : std_logic;
SIGNAL \cpu_output[10]~output_o\ : std_logic;
SIGNAL \cpu_output[11]~output_o\ : std_logic;
SIGNAL \cpu_output[12]~output_o\ : std_logic;
SIGNAL \cpu_output[13]~output_o\ : std_logic;
SIGNAL \cpu_output[14]~output_o\ : std_logic;
SIGNAL \cpu_output[15]~output_o\ : std_logic;
SIGNAL \D_addr_bus[0]~output_o\ : std_logic;
SIGNAL \D_addr_bus[1]~output_o\ : std_logic;
SIGNAL \D_addr_bus[2]~output_o\ : std_logic;
SIGNAL \D_addr_bus[3]~output_o\ : std_logic;
SIGNAL \D_addr_bus[4]~output_o\ : std_logic;
SIGNAL \D_addr_bus[5]~output_o\ : std_logic;
SIGNAL \D_addr_bus[6]~output_o\ : std_logic;
SIGNAL \D_addr_bus[7]~output_o\ : std_logic;
SIGNAL \D_addr_bus[8]~output_o\ : std_logic;
SIGNAL \D_addr_bus[9]~output_o\ : std_logic;
SIGNAL \D_addr_bus[10]~output_o\ : std_logic;
SIGNAL \D_addr_bus[11]~output_o\ : std_logic;
SIGNAL \D_addr_bus[12]~output_o\ : std_logic;
SIGNAL \D_addr_bus[13]~output_o\ : std_logic;
SIGNAL \D_addr_bus[14]~output_o\ : std_logic;
SIGNAL \D_addr_bus[15]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[0]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[1]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[2]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[3]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[4]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[5]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[6]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[7]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[8]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[9]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[10]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[11]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[12]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[13]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[14]~output_o\ : std_logic;
SIGNAL \D_mdout_bus[15]~output_o\ : std_logic;
SIGNAL \D_cur_state[0]~output_o\ : std_logic;
SIGNAL \D_cur_state[1]~output_o\ : std_logic;
SIGNAL \D_cur_state[2]~output_o\ : std_logic;
SIGNAL \D_cur_state[3]~output_o\ : std_logic;
SIGNAL \D_cur_state[4]~output_o\ : std_logic;
SIGNAL \D_cur_state[5]~output_o\ : std_logic;
SIGNAL \D_cur_state[6]~output_o\ : std_logic;
SIGNAL \D_cur_state[7]~output_o\ : std_logic;
SIGNAL \D_main_mem_status~output_o\ : std_logic;
SIGNAL \D_main_mem_clk~output_o\ : std_logic;
SIGNAL \D_main_mem_out[0]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[1]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[2]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[3]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[4]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[5]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[6]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[7]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[8]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[9]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[10]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[11]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[12]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[13]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[14]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[15]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[16]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[17]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[18]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[19]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[20]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[21]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[22]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[23]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[24]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[25]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[26]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[27]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[28]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[29]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[30]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[31]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[32]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[33]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[34]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[35]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[36]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[37]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[38]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[39]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[40]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[41]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[42]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[43]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[44]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[45]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[46]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[47]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[48]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[49]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[50]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[51]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[52]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[53]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[54]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[55]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[56]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[57]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[58]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[59]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[60]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[61]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[62]~output_o\ : std_logic;
SIGNAL \D_main_mem_out[63]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_tag[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word0[15]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word1[15]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word2[15]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line0_word3[15]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_tag[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word0[15]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word1[15]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word2[15]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[0]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[1]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[2]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[3]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[4]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[5]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[6]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[7]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[8]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[9]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[10]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[11]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[12]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[13]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[14]~output_o\ : std_logic;
SIGNAL \D_cache_set0_line1_word3[15]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[0]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[1]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[2]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[3]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[4]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[5]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[6]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_tag[7]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[0]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[1]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[2]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[3]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[4]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[5]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[6]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[7]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[8]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[9]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[10]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[11]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[12]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[13]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[14]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word0[15]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[0]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[1]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[2]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[3]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[4]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[5]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[6]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[7]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[8]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[9]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[10]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[11]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[12]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[13]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[14]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word1[15]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[0]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[1]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[2]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[3]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[4]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[5]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[6]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[7]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[8]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[9]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[10]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[11]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[12]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[13]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[14]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word2[15]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[0]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[1]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[2]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[3]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[4]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[5]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[6]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[7]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[8]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[9]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[10]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[11]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[12]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[13]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[14]~output_o\ : std_logic;
SIGNAL \D_cache_set1_line0_word3[15]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[0]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[1]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[2]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[3]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[4]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[5]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[6]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_tag[7]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[0]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[1]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[2]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[3]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[4]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[5]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[6]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[7]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[8]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[9]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[10]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[11]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[12]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[13]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[14]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word0[15]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[0]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[1]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[2]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[3]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[4]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[5]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[6]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[7]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[8]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[9]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[10]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[11]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[12]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[13]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[14]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word1[15]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[0]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[1]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[2]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[3]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[4]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[5]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[6]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[7]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[8]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[9]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[10]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[11]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[12]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[13]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[14]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word2[15]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[0]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[1]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[2]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[3]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[4]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[5]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[6]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[7]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[8]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[9]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[10]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[11]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[12]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[13]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[14]~output_o\ : std_logic;
SIGNAL \D_cache_set2_line0_word3[15]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[0]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[1]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[2]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[3]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[4]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[5]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[6]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_tag[7]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[0]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[1]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[2]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[3]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[4]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[5]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[6]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[7]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[8]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[9]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[10]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[11]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[12]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[13]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[14]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word0[15]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[0]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[1]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[2]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[3]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[4]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[5]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[6]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[7]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[8]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[9]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[10]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[11]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[12]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[13]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[14]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word1[15]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[0]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[1]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[2]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[3]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[4]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[5]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[6]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[7]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[8]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[9]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[10]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[11]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[12]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[13]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[14]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word2[15]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[0]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[1]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[2]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[3]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[4]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[5]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[6]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[7]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[8]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[9]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[10]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[11]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[12]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[13]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[14]~output_o\ : std_logic;
SIGNAL \D_cache_set3_line0_word3[15]~output_o\ : std_logic;
SIGNAL \D_tagIn[0]~output_o\ : std_logic;
SIGNAL \D_tagIn[1]~output_o\ : std_logic;
SIGNAL \D_tagIn[2]~output_o\ : std_logic;
SIGNAL \D_tagIn[3]~output_o\ : std_logic;
SIGNAL \D_tagIn[4]~output_o\ : std_logic;
SIGNAL \D_tagIn[5]~output_o\ : std_logic;
SIGNAL \D_tagIn[6]~output_o\ : std_logic;
SIGNAL \D_tagIn[7]~output_o\ : std_logic;
SIGNAL \cpu_clk~input_o\ : std_logic;
SIGNAL \cpu_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \Unit2|manageStatus:old_main_mem_status~0_combout\ : std_logic;
SIGNAL \Unit2|manageStatus:old_main_mem_status~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~1\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~2_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[2]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~3\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~5\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~6_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[4]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~7\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~9\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~11\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~12_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[7]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~13\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~14_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[8]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~15\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~16_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[9]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~17\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~18_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[10]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~19\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~21\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~22_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[12]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~23\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~25\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~26_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[14]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~27\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~29\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~30_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[16]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~31\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~32_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[17]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~33\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~34_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[18]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~35\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~36_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[19]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~5_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~10_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[6]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~1_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~24_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[13]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~3_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~4_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[3]~q\ : std_logic;
SIGNAL \Unit2|Unit1|counter~0_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[1]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~0_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~4_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~37\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~38_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[20]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~39\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~41\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~43\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~44_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[23]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~45\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~46_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[24]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~47\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~48_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[25]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~49\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~50_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[26]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~51\ : std_logic;
SIGNAL \Unit2|Unit1|Add0~52_combout\ : std_logic;
SIGNAL \Unit2|Unit1|slowClock:counter[27]~q\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~7_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~9_combout\ : std_logic;
SIGNAL \Unit2|Unit1|Equal0~10_combout\ : std_logic;
SIGNAL \Unit2|Unit1|clk_8th~0_combout\ : std_logic;
SIGNAL \Unit2|Unit1|clk_8th~q\ : std_logic;
SIGNAL \Unit2|Unit1|main_mem_status~0_combout\ : std_logic;
SIGNAL \Unit2|Unit1|main_mem_status~q\ : std_logic;
SIGNAL \Unit2|tmp_mem_status~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_mem_status~q\ : std_logic;
SIGNAL \Unit0|U0|Selector21~0_combout\ : std_logic;
SIGNAL \cpu_rst~input_o\ : std_logic;
SIGNAL \cpu_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_SAVE_b~q\ : std_logic;
SIGNAL \Unit0|U0|Selector28~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_SAVEb~q\ : std_logic;
SIGNAL \Unit0|U0|Selector57~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~10_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector2~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_FETCH_INSTa~q\ : std_logic;
SIGNAL \Unit0|U0|Selector3~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_FETCH_INSTb~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_DECODE_INST~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_MULT~q\ : std_logic;
SIGNAL \Unit0|U0|Mux1~13_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_JUMP_Z~q\ : std_logic;
SIGNAL \Unit0|U0|Mux1~12_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_SUBT~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr64~0_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr64~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector72~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux25~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~7_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_ADD~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_ADDa~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_SUBTa~q\ : std_logic;
SIGNAL \Unit0|U0|Selector56~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector55~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector55~1_combout\ : std_logic;
SIGNAL \Unit0|U0|RFr1e_ctrl~q\ : std_logic;
SIGNAL \Unit0|U0|Mux1~3_combout\ : std_logic;
SIGNAL \Unit2|mem_status~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector27~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_SAVEa~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr12~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector6~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_LOAD~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\ : std_logic;
SIGNAL \Unit0|U0|Selector67~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~5_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_SHORT_LOAD~q\ : std_logic;
SIGNAL \Unit0|U0|Selector67~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~8_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_IMM_LOAD~q\ : std_logic;
SIGNAL \Unit0|U0|Mux1~9_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_IMM_LOAD~q\ : std_logic;
SIGNAL \Unit0|U0|Selector66~2_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector66~3_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit1|U3|Add0~2_cout\ : std_logic;
SIGNAL \Unit1|U3|Add0~3_combout\ : std_logic;
SIGNAL \Unit2|read:state.Output_data~q\ : std_logic;
SIGNAL \Unit2|read_mem_status~1_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[0][0]~0_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[0][0]~q\ : std_logic;
SIGNAL \Unit2|read_replace~0_combout\ : std_logic;
SIGNAL \Unit2|read_replace~q\ : std_logic;
SIGNAL \Unit0|U0|Selector74~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector73~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux33~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux33~0clkctrl_outclk\ : std_logic;
SIGNAL \Unit2|tmp_cache~31_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][0]~0_combout\ : std_logic;
SIGNAL \Unit2|write:state.Wait_Write_Back_Complete~feeder_combout\ : std_logic;
SIGNAL \Unit2|state~9_combout\ : std_logic;
SIGNAL \Unit2|write:state.Wait_Write_Back_Complete~q\ : std_logic;
SIGNAL \Unit2|write:state.Wait_For_Read_Inst_Received~0_combout\ : std_logic;
SIGNAL \Unit2|write:state.Wait_For_Read_Inst_Received~q\ : std_logic;
SIGNAL \Unit2|write:state.Wait_For_Read_Data~0_combout\ : std_logic;
SIGNAL \Unit2|write:state.Wait_For_Read_Data~q\ : std_logic;
SIGNAL \Unit2|Selector3~0_combout\ : std_logic;
SIGNAL \Unit2|write:state.Update_Block~feeder_combout\ : std_logic;
SIGNAL \Unit2|write~0_combout\ : std_logic;
SIGNAL \Unit2|write:state.Update_Block~q\ : std_logic;
SIGNAL \Unit2|Selector4~0_combout\ : std_logic;
SIGNAL \Unit2|write:state.Wait_Write_Back_Inst_Received~q\ : std_logic;
SIGNAL \Unit2|write_replace~0_combout\ : std_logic;
SIGNAL \Unit2|write_line[0]~0_combout\ : std_logic;
SIGNAL \Unit2|tag~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][3]~q\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[0]~16_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_INIT~feeder_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_INIT~q\ : std_logic;
SIGNAL \Unit0|U0|PCclr_ctrl~0_combout\ : std_logic;
SIGNAL \Unit0|U0|PCclr_ctrl~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr66~combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~362_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[2][0]~0_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[2][0]~q\ : std_logic;
SIGNAL \Unit2|data_out[9]~364_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~41_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~42_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~43_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~2_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_SAVE~q\ : std_logic;
SIGNAL \Unit0|U0|Selector20~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_SAVE_a~q\ : std_logic;
SIGNAL \Unit0|U0|Selector54~2_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector54~3_combout\ : std_logic;
SIGNAL \Unit0|U0|big_addr~q\ : std_logic;
SIGNAL \Unit1|U3|Mux25~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~6_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_LOAD~q\ : std_logic;
SIGNAL \Unit0|U0|Selector64~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector23~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_LOADa~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_LOADb~q\ : std_logic;
SIGNAL \Unit0|U0|RFwa_ctrl[3]~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector65~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector63~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~14_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector62~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~23_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][10]~feeder_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector7~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_SHORT_LOADa~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_SHORT_LOADb~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_LOAD_b~q\ : std_logic;
SIGNAL \Unit0|U0|Selector53~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector51~1_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_MULTa~q\ : std_logic;
SIGNAL \Unit0|U0|Selector53~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector53~2_combout\ : std_logic;
SIGNAL \Unit0|U0|RFwe_ctrl~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~10_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~21_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][10]~q\ : std_logic;
SIGNAL \Unit2|data_out[9]~37_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~38_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit1|U3|Mux19~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux1~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux1~0clkctrl_outclk\ : std_logic;
SIGNAL \Unit1|U3|Mux19~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux13~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~46_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|write_replace~1_combout\ : std_logic;
SIGNAL \Unit2|write_replace~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][0]~5_combout\ : std_logic;
SIGNAL \Unit2|tag~1_combout\ : std_logic;
SIGNAL \Unit2|read_line[0]~0_combout\ : std_logic;
SIGNAL \Unit2|Decoder1~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][0]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~62_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][0]~7_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][11]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~20_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~17_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][11]~q\ : std_logic;
SIGNAL \Unit2|Selector66~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[0]~2_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[0]~3_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[3]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[3]~feeder_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector75~0_combout\ : std_logic;
SIGNAL \Unit0|U0|RFr2a_ctrl[2]~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux9~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux9~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~16_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux25~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux25~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux25~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][6]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][6]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~12_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~22_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux25~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux25~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~11_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~13_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux25~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][6]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~15_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux25~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux25~9_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector56~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector56~2_combout\ : std_logic;
SIGNAL \Unit0|U0|RFr2e_ctrl~q\ : std_logic;
SIGNAL \Unit1|U3|Add0~20_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux12~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux12~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][3]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~19_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux12~7_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector69~0_combout\ : std_logic;
SIGNAL \Unit0|U0|RFr1a_ctrl[2]~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux12~8_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector71~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][3]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux12~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux12~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][3]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][3]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~18_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][3]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux12~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux12~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux12~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][3]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux12~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux12~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux12~9_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux11~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux11~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux11~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][4]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Decoder0~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux11~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux11~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux11~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][4]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux11~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux11~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux11~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux11~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux10~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux10~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux10~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux10~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][6]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][6]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux9~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][6]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][6]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux9~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux9~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux9~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux9~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][6]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux9~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux9~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux9~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][13]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux18~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][13]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux18~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux18~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux18~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][13]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux18~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux18~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux18~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][14]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux17~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][14]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux17~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][14]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux17~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux17~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][14]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][14]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux17~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][14]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux17~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux17~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux17~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~44_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit1|U2|RFr1[12]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit1|U3|Add0~32_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][9]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux22~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][9]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux22~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][9]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][9]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux22~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][9]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][9]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux22~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux22~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][9]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][9]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux22~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux22~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux22~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~29_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux7~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux7~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux23~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux23~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux23~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux23~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux23~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux23~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux23~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux23~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~26_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux24~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux24~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux24~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux24~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux24~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux24~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux24~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux24~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~23_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~22\ : std_logic;
SIGNAL \Unit1|U3|Add0~25\ : std_logic;
SIGNAL \Unit1|U3|Add0~28\ : std_logic;
SIGNAL \Unit1|U3|Add0~31\ : std_logic;
SIGNAL \Unit1|U3|Add0~34\ : std_logic;
SIGNAL \Unit1|U3|Add0~37\ : std_logic;
SIGNAL \Unit1|U3|Add0~40\ : std_logic;
SIGNAL \Unit1|U3|Add0~43\ : std_logic;
SIGNAL \Unit1|U3|Add0~45_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux0~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][15]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux0~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux0~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][15]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][15]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][15]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux0~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux0~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux0~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][15]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux0~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux0~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux0~9_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux14~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux14~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][1]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux30~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux30~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][1]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux30~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux30~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][1]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux30~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux30~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux30~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][1]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][1]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux30~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux30~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux30~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux29~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux29~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux29~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][2]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux29~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][2]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux29~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux29~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][3]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux28~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][3]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux28~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux28~9_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][4]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux27~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux27~9_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux19~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux19~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux19~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux19~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux19~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux19~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux19~9_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~7_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][15]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][15]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux16~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux16~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \Unit1|U3|Mux31~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux1~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][14]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][14]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux1~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux1~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \Unit1|U3|Add0~42_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux30~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux30~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux2~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][13]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][13]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][13]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux2~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux2~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux2~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux2~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux2~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \Unit1|U3|Add0~39_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux29~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux3~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux3~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux3~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][12]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][12]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][12]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux3~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux3~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux3~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux3~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux3~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux3~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \Unit1|U3|Add0~14_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit1|U3|Add0~5_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~4\ : std_logic;
SIGNAL \Unit1|U3|Add0~7\ : std_logic;
SIGNAL \Unit1|U3|Add0~10\ : std_logic;
SIGNAL \Unit1|U3|Add0~13\ : std_logic;
SIGNAL \Unit1|U3|Add0~16\ : std_logic;
SIGNAL \Unit1|U3|Add0~18_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit1|U3|Mux22~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux22~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux10~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux10~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux26~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][5]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux26~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux26~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][5]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][5]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux26~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux26~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux26~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux26~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~17_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~19\ : std_logic;
SIGNAL \Unit1|U3|Add0~21_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \Unit1|U3|Mux23~1_combout\ : std_logic;
SIGNAL \Unit2|Selector63~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[6]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector61~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[8]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~24_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux24~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \Unit1|U3|Mux24~1_combout\ : std_logic;
SIGNAL \Unit2|Selector62~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[7]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector64~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[5]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector65~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[4]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector67~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[2]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector68~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[1]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~66_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|Selector15~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[48]~2_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[48]~3_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[54]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[54]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector14~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[55]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[55]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector13~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[56]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[56]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector9~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[60]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[60]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector7~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[62]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[62]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector8~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[61]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[61]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector10~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[59]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[59]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector11~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[58]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[58]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector12~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[57]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[57]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~18_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[1]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit0|U3|Mux14~0_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux14~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][0]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~174_combout\ : std_logic;
SIGNAL \Unit2|data_out~175_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][0]~0_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~363_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~171_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][0]~5_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~172_combout\ : std_logic;
SIGNAL \Unit2|tag~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][0]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~163_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~34_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~164_combout\ : std_logic;
SIGNAL \Unit2|Selector51~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[16]~2_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[16]~3_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[18]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[18]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector50~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[19]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[19]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector48~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[21]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[21]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector47~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[22]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[22]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector43~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[26]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[26]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~30_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux26~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux26~1_combout\ : std_logic;
SIGNAL \Unit2|Selector44~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[25]~q\ : std_logic;
SIGNAL \Unit2|Selector45~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[24]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[24]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector46~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[23]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[23]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector49~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[20]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[20]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~50_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tag~6_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][0]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~169_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tag~5_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][0]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~165_combout\ : std_logic;
SIGNAL \Unit2|data_out~166_combout\ : std_logic;
SIGNAL \Unit2|data_out~167_combout\ : std_logic;
SIGNAL \Unit2|data_out~170_combout\ : std_logic;
SIGNAL \Unit2|data_out~173_combout\ : std_logic;
SIGNAL \Unit2|data_out~176_combout\ : std_logic;
SIGNAL \Unit2|data_out[6]~6_combout\ : std_logic;
SIGNAL \Unit2|tag~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][0]~8_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][0]~6_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|data_out~180_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~26_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~60_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~365_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector76~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux20~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux20~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux20~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux20~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][11]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][11]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux20~2_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][11]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux20~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux20~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux20~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~36_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux28~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux28~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux4~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux4~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][11]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][11]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][11]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux4~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux4~5_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux4~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux4~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux4~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux4~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux4~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][11]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][11]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][11]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux4~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux4~9_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[11]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[6]~30\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[7]~31_combout\ : std_logic;
SIGNAL \Unit1|U3|ALUz~0_combout\ : std_logic;
SIGNAL \Unit1|U3|ALUz~2_combout\ : std_logic;
SIGNAL \Unit1|U3|ALUz~3_combout\ : std_logic;
SIGNAL \Unit1|U3|ALUz~4_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC~18_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[7]~32\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[8]~33_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[8]~34\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[9]~35_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[9]~36\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[10]~37_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[10]~38\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[11]~39_combout\ : std_logic;
SIGNAL \Unit2|address_sent[11]~4_combout\ : std_logic;
SIGNAL \Unit2|Selector23~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[32]~2_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[32]~3_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[46]~q\ : std_logic;
SIGNAL \Unit2|Selector21~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[48]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[48]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector19~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[50]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[50]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector16~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[53]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[53]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector17~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[52]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[52]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector18~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[51]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[51]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector20~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[49]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[49]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector22~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[47]~q\ : std_logic;
SIGNAL \Unit2|Selector24~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[45]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[45]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~14_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~94_combout\ : std_logic;
SIGNAL \Unit2|data_out~95_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][2]~q\ : std_logic;
SIGNAL \Unit2|Selector42~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[27]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[27]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector38~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[31]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[31]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector35~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[34]~q\ : std_logic;
SIGNAL \Unit2|Selector34~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[35]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[35]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector36~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[33]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[33]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector37~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[32]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[32]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector39~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[30]~q\ : std_logic;
SIGNAL \Unit2|Selector40~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[29]~q\ : std_logic;
SIGNAL \Unit2|Selector41~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[28]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[28]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~30_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~92_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~83_combout\ : std_logic;
SIGNAL \Unit2|data_out~84_combout\ : std_logic;
SIGNAL \Unit2|data_out~87_combout\ : std_logic;
SIGNAL \Unit2|data_out~90_combout\ : std_logic;
SIGNAL \Unit2|data_out~93_combout\ : std_logic;
SIGNAL \Unit2|data_out~96_combout\ : std_logic;
SIGNAL \Unit2|data_out[2]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|data_out~99_combout\ : std_logic;
SIGNAL \Unit2|data_out~100_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux13~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][2]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[15][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux13~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux13~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux13~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][2]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux13~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux13~6_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[4][2]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux13~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux13~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux13~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \Unit1|U3|Add0~6_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux18~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux18~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~61_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~13_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|data_out~63_combout\ : std_logic;
SIGNAL \Unit2|data_out~64_combout\ : std_logic;
SIGNAL \Unit2|data_out~65_combout\ : std_logic;
SIGNAL \Unit2|Selector58~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[11]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector53~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[16]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[16]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector52~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[17]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[17]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector54~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[15]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector55~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[14]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector56~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[13]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector57~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[12]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector59~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[10]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~45_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~29_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|data_out~66_combout\ : std_logic;
SIGNAL \Unit2|data_out~67_combout\ : std_logic;
SIGNAL \Unit2|data_out~68_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tag~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|data_out~70_combout\ : std_logic;
SIGNAL \Unit2|data_out~73_combout\ : std_logic;
SIGNAL \Unit2|data_out~76_combout\ : std_logic;
SIGNAL \Unit2|data_out[1]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|data_out~79_combout\ : std_logic;
SIGNAL \Unit2|data_out~80_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector77~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux21~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[6][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][10]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][10]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux21~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][10]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][10]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux21~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux21~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][10]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux21~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux21~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux21~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux21~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux27~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux27~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux5~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux5~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][10]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][10]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][10]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux5~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux5~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux5~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][10]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][10]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux5~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux5~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux5~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux5~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux5~9_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[10]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit2|address_sent[8]~0_combout\ : std_logic;
SIGNAL \Unit2|address_sent[10]~3_combout\ : std_logic;
SIGNAL \Unit2|Selector30~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[39]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[39]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector28~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[41]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[41]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector27~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[42]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[42]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector25~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[44]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[44]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector26~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[43]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[43]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector29~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[40]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[40]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector31~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[38]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[38]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Selector32~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[37]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[37]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~37_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~53_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~21_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|data_out~221_combout\ : std_logic;
SIGNAL \Unit2|data_out~222_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~69_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|data_out~223_combout\ : std_logic;
SIGNAL \Unit2|data_out~224_combout\ : std_logic;
SIGNAL \Unit2|data_out~225_combout\ : std_logic;
SIGNAL \Unit2|data_out~228_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|data_out~234_combout\ : std_logic;
SIGNAL \Unit2|data_out~235_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|data_out~230_combout\ : std_logic;
SIGNAL \Unit2|data_out~233_combout\ : std_logic;
SIGNAL \Unit2|data_out~236_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~9_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|data_out~239_combout\ : std_logic;
SIGNAL \Unit2|data_out~240_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux6~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux6~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][9]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux6~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][9]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][9]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux6~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux6~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux6~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux6~9_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit2|address_sent[9]~2_combout\ : std_logic;
SIGNAL \Unit2|Selector60~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[9]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~71_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~55_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~39_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~23_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~266_combout\ : std_logic;
SIGNAL \Unit2|data_out~267_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~263_combout\ : std_logic;
SIGNAL \Unit2|data_out~264_combout\ : std_logic;
SIGNAL \Unit2|data_out~265_combout\ : std_logic;
SIGNAL \Unit2|data_out~268_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~271_combout\ : std_logic;
SIGNAL \Unit2|data_out~272_combout\ : std_logic;
SIGNAL \Unit2|data_out~273_combout\ : std_logic;
SIGNAL \Unit2|data_out~276_combout\ : std_logic;
SIGNAL \Unit2|data_out[11]~11_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~279_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|data_out~280_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector68~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][8]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][8]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux7~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux7~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][8]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux7~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux7~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux7~9_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit2|address_sent[8]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~35_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~67_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][0]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~19_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|data_out~197_combout\ : std_logic;
SIGNAL \Unit2|data_out~198_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~51_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|data_out~181_combout\ : std_logic;
SIGNAL \Unit2|data_out~182_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|data_out~186_combout\ : std_logic;
SIGNAL \Unit2|data_out~187_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|data_out~183_combout\ : std_logic;
SIGNAL \Unit2|data_out~184_combout\ : std_logic;
SIGNAL \Unit2|data_out~185_combout\ : std_logic;
SIGNAL \Unit2|data_out~188_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|data_out~191_combout\ : std_logic;
SIGNAL \Unit2|data_out~192_combout\ : std_logic;
SIGNAL \Unit2|data_out~193_combout\ : std_logic;
SIGNAL \Unit2|data_out~196_combout\ : std_logic;
SIGNAL \Unit2|data_out[7]~7_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|data_out~199_combout\ : std_logic;
SIGNAL \Unit2|data_out~200_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux8~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux8~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux8~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux8~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][7]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][7]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][7]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux8~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux8~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux8~2_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux8~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux8~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux8~9_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit0|U3|Mux8~2_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux8~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~68_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~52_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~20_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][0]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][0]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~201_combout\ : std_logic;
SIGNAL \Unit2|data_out~202_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~211_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~36_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~212_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~203_combout\ : std_logic;
SIGNAL \Unit2|data_out~204_combout\ : std_logic;
SIGNAL \Unit2|data_out~207_combout\ : std_logic;
SIGNAL \Unit2|data_out~210_combout\ : std_logic;
SIGNAL \Unit2|data_out~213_combout\ : std_logic;
SIGNAL \Unit2|data_out~216_combout\ : std_logic;
SIGNAL \Unit2|data_out[8]~8_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|data_out~220_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux15~0_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux15~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~65_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~49_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][0]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~17_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~157_combout\ : std_logic;
SIGNAL \Unit2|data_out~158_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~33_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~141_combout\ : std_logic;
SIGNAL \Unit2|data_out~142_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~146_combout\ : std_logic;
SIGNAL \Unit2|data_out~147_combout\ : std_logic;
SIGNAL \Unit2|data_out~145_combout\ : std_logic;
SIGNAL \Unit2|data_out~148_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~149_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~150_combout\ : std_logic;
SIGNAL \Unit2|data_out~153_combout\ : std_logic;
SIGNAL \Unit2|data_out~156_combout\ : std_logic;
SIGNAL \Unit2|data_out[5]~5_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|data_out~159_combout\ : std_logic;
SIGNAL \Unit2|data_out~160_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector70~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux14~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux14~8_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux14~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][1]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][1]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux14~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux14~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \Unit1|U3|Add0~47_combout\ : std_logic;
SIGNAL \Unit1|U3|Add0~46\ : std_logic;
SIGNAL \Unit1|U3|Add0~48_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux32~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux32~1_combout\ : std_logic;
SIGNAL \Unit0|U1|process_0~0_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[0]~17\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[1]~19_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[1]~20\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[2]~21_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[2]~22\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[3]~24\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[4]~25_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[4]~26\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[5]~28\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[6]~29_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux9~2_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux9~3_combout\ : std_logic;
SIGNAL \Unit2|Selector69~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[0]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~63_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~118_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~15_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~47_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~101_combout\ : std_logic;
SIGNAL \Unit2|data_out~102_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~106_combout\ : std_logic;
SIGNAL \Unit2|data_out~107_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~103_combout\ : std_logic;
SIGNAL \Unit2|data_out~104_combout\ : std_logic;
SIGNAL \Unit2|data_out~105_combout\ : std_logic;
SIGNAL \Unit2|data_out~108_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~109_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~110_combout\ : std_logic;
SIGNAL \Unit2|data_out~113_combout\ : std_logic;
SIGNAL \Unit2|data_out~116_combout\ : std_logic;
SIGNAL \Unit2|data_out[3]~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|data_out~119_combout\ : std_logic;
SIGNAL \Unit2|data_out~120_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[3]~23_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux12~0_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux12~1_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~361_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[1][0]~0_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[1][0]~q\ : std_logic;
SIGNAL \Unit2|Mux239~0_combout\ : std_logic;
SIGNAL \Unit2|Mux239~1_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~27_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~32_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~33_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~34_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~32_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~16_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~121_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~48_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~122_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~64_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~132_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~123_combout\ : std_logic;
SIGNAL \Unit2|data_out~124_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~125_combout\ : std_logic;
SIGNAL \Unit2|data_out~126_combout\ : std_logic;
SIGNAL \Unit2|data_out~127_combout\ : std_logic;
SIGNAL \Unit2|data_out~130_combout\ : std_logic;
SIGNAL \Unit2|data_out~133_combout\ : std_logic;
SIGNAL \Unit2|data_out~136_combout\ : std_logic;
SIGNAL \Unit2|data_out[4]~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~139_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|data_out~140_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector78~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[13][0]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[12][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux31~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux31~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[10][0]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[8][0]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[9][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux31~0_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][0]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[11][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux31~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][0]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[7][0]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[5][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux31~3_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[1][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux31~4_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][0]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[2][0]~q\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[3][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux31~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux31~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux31~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux17~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \Unit1|U3|Mux17~1_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux15~0_combout\ : std_logic;
SIGNAL \Unit1|U1|Mux15~1_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][0]~feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[14][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux15~7_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux15~8_combout\ : std_logic;
SIGNAL \Unit1|U2|tmp_rf[0][0]~q\ : std_logic;
SIGNAL \Unit1|U2|Mux15~4_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux15~5_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux15~3_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux15~6_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux15~0_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux15~1_combout\ : std_logic;
SIGNAL \Unit1|U2|Mux15~9_combout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \Unit1|U2|RFr1[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit1|U3|Mux21~0_combout\ : std_logic;
SIGNAL \Unit1|U3|Mux21~1_combout\ : std_logic;
SIGNAL \Unit2|Selector33~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[36]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[36]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~38_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~70_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~22_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~257_combout\ : std_logic;
SIGNAL \Unit2|data_out~258_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~54_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~241_combout\ : std_logic;
SIGNAL \Unit2|data_out~242_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~248_combout\ : std_logic;
SIGNAL \Unit2|data_out~249_combout\ : std_logic;
SIGNAL \Unit2|data_out~247_combout\ : std_logic;
SIGNAL \Unit2|data_out~250_combout\ : std_logic;
SIGNAL \Unit2|data_out~253_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~254_combout\ : std_logic;
SIGNAL \Unit2|data_out~255_combout\ : std_logic;
SIGNAL \Unit2|data_out~256_combout\ : std_logic;
SIGNAL \Unit2|data_out[10]~10_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~259_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|data_out~260_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux13~0_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux13~1_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~29_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~30_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~31_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~59_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|Selector6~0_combout\ : std_logic;
SIGNAL \Unit2|write:changeBlock[63]~q\ : std_logic;
SIGNAL \Unit2|data_to_write[63]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~27_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~354_combout\ : std_logic;
SIGNAL \Unit2|data_out~355_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~75_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~349_combout\ : std_logic;
SIGNAL \Unit2|data_out~350_combout\ : std_logic;
SIGNAL \Unit2|data_out~353_combout\ : std_logic;
SIGNAL \Unit2|data_out~356_combout\ : std_logic;
SIGNAL \Unit2|data_out[15]~15_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~43_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|data_out~359_combout\ : std_logic;
SIGNAL \Unit2|data_out~360_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_REG_ADDR_SAVE~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr48~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector57~1_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux10~2_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux10~3_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux11~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~8_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[5]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].tag[7]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].tag[1]~0_combout\ : std_logic;
SIGNAL \Unit2|Mux95~0_combout\ : std_logic;
SIGNAL \Unit2|Mux95~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~9_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].tag[3]~0_combout\ : std_logic;
SIGNAL \Unit2|Mux94~0_combout\ : std_logic;
SIGNAL \Unit2|Mux94~1_combout\ : std_logic;
SIGNAL \Unit2|Equal2~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~11_combout\ : std_logic;
SIGNAL \Unit2|Mux92~0_combout\ : std_logic;
SIGNAL \Unit2|Mux92~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~10_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[5]~1_combout\ : std_logic;
SIGNAL \Unit2|Mux93~1_combout\ : std_logic;
SIGNAL \Unit2|Equal2~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~76_combout\ : std_logic;
SIGNAL \Unit2|Mux91~0_combout\ : std_logic;
SIGNAL \Unit2|Mux91~1_combout\ : std_logic;
SIGNAL \Unit2|address_sent[9]~6_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~77_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].tag[5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Mux90~0_combout\ : std_logic;
SIGNAL \Unit2|Mux90~1_combout\ : std_logic;
SIGNAL \Unit2|Equal2~2_combout\ : std_logic;
SIGNAL \Unit2|Equal2~4_combout\ : std_logic;
SIGNAL \Unit2|read:lines_to_replace[3][0]~1_combout\ : std_logic;
SIGNAL \Unit2|read:state.Wait_For_Data~0_combout\ : std_logic;
SIGNAL \Unit2|read:state.Wait_For_Data~q\ : std_logic;
SIGNAL \Unit2|Selector73~0_combout\ : std_logic;
SIGNAL \Unit2|read:state.Write_To_Cache~q\ : std_logic;
SIGNAL \Unit2|main_mem_ren~0_combout\ : std_logic;
SIGNAL \Unit2|main_mem_ren~1_combout\ : std_logic;
SIGNAL \Unit2|main_mem_ren~q\ : std_logic;
SIGNAL \Unit2|Selector0~0_combout\ : std_logic;
SIGNAL \Unit2|main_mem_ren_for_write~q\ : std_logic;
SIGNAL \Unit2|main_mem_read_en~combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~42_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~74_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~58_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~26_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~337_combout\ : std_logic;
SIGNAL \Unit2|data_out~338_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][0]~2_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~334_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~335_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~323_combout\ : std_logic;
SIGNAL \Unit2|data_out~324_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][1].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~328_combout\ : std_logic;
SIGNAL \Unit2|data_out~329_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~325_combout\ : std_logic;
SIGNAL \Unit2|data_out~326_combout\ : std_logic;
SIGNAL \Unit2|data_out~327_combout\ : std_logic;
SIGNAL \Unit2|data_out~330_combout\ : std_logic;
SIGNAL \Unit2|data_out~333_combout\ : std_logic;
SIGNAL \Unit2|data_out~336_combout\ : std_logic;
SIGNAL \Unit2|data_out[14]~14_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|data_out~339_combout\ : std_logic;
SIGNAL \Unit2|data_out~340_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~4_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_OUTPUT_MEM~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr12~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector59~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector59~2_combout\ : std_logic;
SIGNAL \Unit0|U0|Mwe_ctrl~q\ : std_logic;
SIGNAL \Unit2|write_mem_status~0_combout\ : std_logic;
SIGNAL \Unit2|write_mem_status~q\ : std_logic;
SIGNAL \Unit0|U0|Selector16~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_LOAD_a~q\ : std_logic;
SIGNAL \Unit0|U0|Selector52~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector11~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_SHORT_SAVEa~q\ : std_logic;
SIGNAL \Unit0|U0|Selector59~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector52~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector52~2_combout\ : std_logic;
SIGNAL \Unit0|U0|Mre_ctrl~q\ : std_logic;
SIGNAL \Unit2|read~0_combout\ : std_logic;
SIGNAL \Unit2|read_mem_status~0_combout\ : std_logic;
SIGNAL \Unit2|read_mem_status~q\ : std_logic;
SIGNAL \Unit0|U0|Selector12~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_SHORT_SAVEb~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_IMM_LOADa~q\ : std_logic;
SIGNAL \Unit0|U0|state.S_LONG_IMM_LOADa~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr2~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector54~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_SUBTb~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~40_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~72_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~298_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~56_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~24_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~281_combout\ : std_logic;
SIGNAL \Unit2|data_out~282_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~295_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~291_combout\ : std_logic;
SIGNAL \Unit2|data_out~292_combout\ : std_logic;
SIGNAL \Unit2|data_out~293_combout\ : std_logic;
SIGNAL \Unit2|data_out~296_combout\ : std_logic;
SIGNAL \Unit2|data_out[12]~12_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|data_out~299_combout\ : std_logic;
SIGNAL \Unit2|data_out~300_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux0~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector1~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector1~2_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector1~3_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_FETCH_INST~q\ : std_logic;
SIGNAL \Unit0|U0|Selector51~2_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector51~3_combout\ : std_logic;
SIGNAL \Unit0|U0|IRld_ctrl~q\ : std_logic;
SIGNAL \Unit0|U0|IRld_ctrl~clkctrl_outclk\ : std_logic;
SIGNAL \Unit2|tmp_cache~57_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~41_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|data_out~314_combout\ : std_logic;
SIGNAL \Unit2|data_out~315_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~73_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~25_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][1].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|data_out~301_combout\ : std_logic;
SIGNAL \Unit2|data_out~302_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|data_out~303_combout\ : std_logic;
SIGNAL \Unit2|data_out~304_combout\ : std_logic;
SIGNAL \Unit2|data_out~305_combout\ : std_logic;
SIGNAL \Unit2|data_out~308_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|data_out~309_combout\ : std_logic;
SIGNAL \Unit2|data_out~310_combout\ : std_logic;
SIGNAL \Unit2|data_out~313_combout\ : std_logic;
SIGNAL \Unit2|data_out~316_combout\ : std_logic;
SIGNAL \Unit2|data_out[13]~13_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|data_out~319_combout\ : std_logic;
SIGNAL \Unit2|data_out~320_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~1_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_SHORT_SAVE~q\ : std_logic;
SIGNAL \Unit0|U0|Selector51~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector58~0_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector58~1_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux11~2_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux11~4_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].tag[5]~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].tag[1]~0_combout\ : std_logic;
SIGNAL \Unit2|Mux70~0_combout\ : std_logic;
SIGNAL \Unit2|Mux70~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[6]~0_combout\ : std_logic;
SIGNAL \Unit2|Mux71~0_combout\ : std_logic;
SIGNAL \Unit2|Mux71~1_combout\ : std_logic;
SIGNAL \Unit2|Equal1~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~78_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].tag[6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].tag[1]~0_combout\ : std_logic;
SIGNAL \Unit2|Mux65~1_combout\ : std_logic;
SIGNAL \Unit2|address_sent[11]~8_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~79_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].tag[7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Mux64~0_combout\ : std_logic;
SIGNAL \Unit2|Mux64~1_combout\ : std_logic;
SIGNAL \Unit2|Equal1~3_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].tag[3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Mux68~0_combout\ : std_logic;
SIGNAL \Unit2|Mux68~1_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|Mux69~0_combout\ : std_logic;
SIGNAL \Unit2|Mux69~1_combout\ : std_logic;
SIGNAL \Unit2|Equal1~1_combout\ : std_logic;
SIGNAL \Unit2|Equal1~4_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~56_combout\ : std_logic;
SIGNAL \Unit2|data_out[9]~57_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache~28_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~60_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~44_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache~12_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][1].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~35_combout\ : std_logic;
SIGNAL \Unit2|data_out~36_combout\ : std_logic;
SIGNAL \Unit2|data_out~44_combout\ : std_logic;
SIGNAL \Unit2|data_out~47_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~48_combout\ : std_logic;
SIGNAL \Unit2|data_out~49_combout\ : std_logic;
SIGNAL \Unit2|data_out~50_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~24_combout\ : std_logic;
SIGNAL \Unit2|data_out~25_combout\ : std_logic;
SIGNAL \Unit2|data_out~53_combout\ : std_logic;
SIGNAL \Unit2|data_out[0]~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~58_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|data_out~59_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector61~0_combout\ : std_logic;
SIGNAL \Unit0|U0|oe_ctrl~q\ : std_logic;
SIGNAL \Unit0|U3|Mux7~0_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux6~0_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux5~0_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux4~0_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[11]~40\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[12]~41_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux3~0_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[12]~42\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[13]~43_combout\ : std_logic;
SIGNAL \Unit0|U3|Mux2~0_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[13]~44\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[14]~45_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[14]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit0|U3|Mux1~0_combout\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[14]~46\ : std_logic;
SIGNAL \Unit0|U1|tmp_PC[15]~47_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[15]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \Unit1|U2|RFr1[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \Unit0|U3|Mux0~0_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr6~0_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr58~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_JUMP_Za~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr5~1_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr5~2_combout\ : std_logic;
SIGNAL \Unit0|U0|Mux1~11_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_HALT~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_HALT~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr4~0_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr6~combout\ : std_logic;
SIGNAL \Unit0|U0|Selector47~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_OUTPUT_MEMa~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr4~1_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr5~3_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr5~combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr4~2_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr4~combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr3~1_combout\ : std_logic;
SIGNAL \Unit0|U0|Selector50~0_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr3~0_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr2~1_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr3~combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr2~2_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr2~3_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr2~combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr1~1_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_ADDb~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr1~0_combout\ : std_logic;
SIGNAL \Unit0|U0|state.S_MULTb~q\ : std_logic;
SIGNAL \Unit0|U0|WideOr1~2_combout\ : std_logic;
SIGNAL \Unit0|U0|WideOr1~combout\ : std_logic;
SIGNAL \Unit0|U0|cur_state~0_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].tag[2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][0].words[3][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].tag[7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[0][1].words[3][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].tag[0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].tag[1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].tag[4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].tag[5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[1][0].words[3][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].tag[6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][8]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][8]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][12]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][12]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][7]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][11]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][7]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][11]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[2][0].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].tag[3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[0][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[1][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][0]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][0]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][1]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][2]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][2]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][3]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][4]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][4]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][5]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][6]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][6]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][9]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][10]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][13]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[2][15]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][1]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][3]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][5]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][9]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][10]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][13]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][14]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][14]~q\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][15]~feeder_combout\ : std_logic;
SIGNAL \Unit2|tmp_cache[3][0].words[3][15]~q\ : std_logic;
SIGNAL \Unit1|U2|RFr2\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit1|U3|mult_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Unit1|U3|alu_tmp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit2|write_line\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[3][1].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[3][0].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[2][1].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[2][0].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[1][1].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[1][0].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[0][1].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|tmp_cache[0][0].tag\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit2|read_line\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Unit2|data_to_write\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Unit2|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit0|U0|cur_state\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Unit0|U0|RFwa_ctrl\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit0|U0|RFs_ctrl\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Unit0|U0|RFr2a_ctrl\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit0|U0|RFr1a_ctrl\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Unit0|U0|Ms_ctrl\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Unit0|U0|ALUs_ctrl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Unit0|U1|tmp_PC\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit0|U2|dir_addr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit0|U2|IRout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Unit2|Unit1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \ALT_INV_cpu_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_cpu_rst~input_o\ : std_logic;
SIGNAL \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\ : std_logic;

BEGIN

ww_cpu_clk <= cpu_clk;
ww_cpu_rst <= cpu_rst;
cpu_output <= ww_cpu_output;
D_addr_bus <= ww_D_addr_bus;
D_mdout_bus <= ww_D_mdout_bus;
D_cur_state <= ww_D_cur_state;
D_main_mem_status <= ww_D_main_mem_status;
D_main_mem_clk <= ww_D_main_mem_clk;
D_main_mem_out <= ww_D_main_mem_out;
D_cache_set0_line0_tag <= ww_D_cache_set0_line0_tag;
D_cache_set0_line0_word0 <= ww_D_cache_set0_line0_word0;
D_cache_set0_line0_word1 <= ww_D_cache_set0_line0_word1;
D_cache_set0_line0_word2 <= ww_D_cache_set0_line0_word2;
D_cache_set0_line0_word3 <= ww_D_cache_set0_line0_word3;
D_cache_set0_line1_tag <= ww_D_cache_set0_line1_tag;
D_cache_set0_line1_word0 <= ww_D_cache_set0_line1_word0;
D_cache_set0_line1_word1 <= ww_D_cache_set0_line1_word1;
D_cache_set0_line1_word2 <= ww_D_cache_set0_line1_word2;
D_cache_set0_line1_word3 <= ww_D_cache_set0_line1_word3;
D_cache_set1_line0_tag <= ww_D_cache_set1_line0_tag;
D_cache_set1_line0_word0 <= ww_D_cache_set1_line0_word0;
D_cache_set1_line0_word1 <= ww_D_cache_set1_line0_word1;
D_cache_set1_line0_word2 <= ww_D_cache_set1_line0_word2;
D_cache_set1_line0_word3 <= ww_D_cache_set1_line0_word3;
D_cache_set2_line0_tag <= ww_D_cache_set2_line0_tag;
D_cache_set2_line0_word0 <= ww_D_cache_set2_line0_word0;
D_cache_set2_line0_word1 <= ww_D_cache_set2_line0_word1;
D_cache_set2_line0_word2 <= ww_D_cache_set2_line0_word2;
D_cache_set2_line0_word3 <= ww_D_cache_set2_line0_word3;
D_cache_set3_line0_tag <= ww_D_cache_set3_line0_tag;
D_cache_set3_line0_word0 <= ww_D_cache_set3_line0_word0;
D_cache_set3_line0_word1 <= ww_D_cache_set3_line0_word1;
D_cache_set3_line0_word2 <= ww_D_cache_set3_line0_word2;
D_cache_set3_line0_word3 <= ww_D_cache_set3_line0_word3;
D_tagIn <= ww_D_tagIn;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\Unit2|data_to_write\(8) & \Unit2|data_to_write\(7) & \Unit2|data_to_write\(6) & \Unit2|data_to_write\(5) & \Unit2|data_to_write\(4) & \Unit2|data_to_write\(3)
& \Unit2|data_to_write\(2) & \Unit2|data_to_write\(1) & \Unit2|data_to_write\(0));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\ & 
\Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(0) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(1) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(2) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(3) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(4) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(5) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(6) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(7) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(8) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\Unit2|data_to_write\(17) & \Unit2|data_to_write\(16) & \Unit2|data_to_write\(15) & \Unit2|data_to_write\(14) & \Unit2|data_to_write\(13) & \Unit2|data_to_write\(12)
& \Unit2|data_to_write\(11) & \Unit2|data_to_write\(10) & \Unit2|data_to_write\(9));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\ & 
\Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(9) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(10) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(11) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(12) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(13) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(14) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(15) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(16) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(17) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\Unit2|data_to_write\(26) & \Unit2|data_to_write\(25) & \Unit2|data_to_write\(24) & \Unit2|data_to_write\(23) & \Unit2|data_to_write\(22) & \Unit2|data_to_write\(21)
& \Unit2|data_to_write\(20) & \Unit2|data_to_write\(19) & \Unit2|data_to_write\(18));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\
& \Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(18) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(19) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(20) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(21) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(22) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(23) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(24) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(25) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(26) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (\Unit2|data_to_write\(35) & \Unit2|data_to_write\(34) & \Unit2|data_to_write\(33) & \Unit2|data_to_write\(32) & \Unit2|data_to_write\(31) & \Unit2|data_to_write\(30)
& \Unit2|data_to_write\(29) & \Unit2|data_to_write\(28) & \Unit2|data_to_write\(27));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\
& \Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(27) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(28) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(29) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(2);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(30) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(3);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(31) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(4);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(32) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(5);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(33) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(6);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(34) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(7);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(35) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(8);

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ <= (\Unit2|data_to_write\(44) & \Unit2|data_to_write\(43) & \Unit2|data_to_write\(42) & \Unit2|data_to_write\(41) & \Unit2|data_to_write\(40) & \Unit2|data_to_write\(39)
& \Unit2|data_to_write\(38) & \Unit2|data_to_write\(37) & \Unit2|data_to_write\(36));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\
& \Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(36) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(37) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(38) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(2);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(39) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(3);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(40) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(4);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(41) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(5);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(42) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(6);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(43) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(7);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(44) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(8);

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ <= (\Unit2|data_to_write\(53) & \Unit2|data_to_write\(52) & \Unit2|data_to_write\(51) & \Unit2|data_to_write\(50) & \Unit2|data_to_write\(49) & \Unit2|data_to_write\(48)
& \Unit2|data_to_write\(47) & \Unit2|data_to_write\(46) & \Unit2|data_to_write\(45));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\
& \Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(45) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(46) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(1);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(47) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(2);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(48) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(3);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(49) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(4);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(50) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(5);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(51) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(6);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(52) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(7);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(53) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(8);

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ <= (\Unit2|data_to_write\(62) & \Unit2|data_to_write\(61) & \Unit2|data_to_write\(60) & \Unit2|data_to_write\(59) & \Unit2|data_to_write\(58) & \Unit2|data_to_write\(57)
& \Unit2|data_to_write\(56) & \Unit2|data_to_write\(55) & \Unit2|data_to_write\(54));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\
& \Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(54) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(55) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(1);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(56) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(2);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(57) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(3);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(58) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(4);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(59) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(5);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(60) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(6);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(61) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(7);
\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(62) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(8);

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Unit2|data_to_write\(63));

\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Unit2|address_sent[11]~4_combout\ & \Unit2|address_sent[10]~3_combout\ & \Unit2|address_sent[9]~2_combout\ & \Unit2|address_sent[8]~1_combout\ & \Unit0|U3|Mux8~3_combout\
& \Unit0|U3|Mux9~3_combout\ & \Unit0|U3|Mux10~3_combout\ & \Unit0|U3|Mux11~4_combout\ & \Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\);

\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(63) <= \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\Unit1|U3|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\Unit1|U3|Mult0|auto_generated|mac_mult1~dataout\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~3\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~2\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~1\ & \Unit1|U3|Mult0|auto_generated|mac_mult1~0\);

\Unit1|U3|Mult0|auto_generated|mac_out2~0\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\Unit1|U3|Mult0|auto_generated|mac_out2~1\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\Unit1|U3|Mult0|auto_generated|mac_out2~2\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\Unit1|U3|Mult0|auto_generated|mac_out2~3\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\Unit1|U3|Mult0|auto_generated|mac_out2~dataout\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\Unit1|U3|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\Unit1|U2|Mux0~9_combout\ & \Unit1|U2|Mux1~9_combout\ & \Unit1|U2|Mux2~9_combout\ & \Unit1|U2|Mux3~9_combout\ & \Unit1|U2|Mux4~9_combout\ & \Unit1|U2|Mux5~9_combout\ & \Unit1|U2|Mux6~9_combout\ & 
\Unit1|U2|Mux7~9_combout\ & \Unit1|U2|Mux8~9_combout\ & \Unit1|U2|Mux9~9_combout\ & \Unit1|U2|Mux10~9_combout\ & \Unit1|U2|Mux11~9_combout\ & \Unit1|U2|Mux12~9_combout\ & \Unit1|U2|Mux13~9_combout\ & \Unit1|U2|Mux14~9_combout\ & \Unit1|U2|Mux15~9_combout\
& gnd & gnd);

\Unit1|U3|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\Unit1|U2|RFr2\(15) & \Unit1|U2|RFr2\(14) & \Unit1|U2|RFr2\(13) & \Unit1|U2|RFr2\(12) & \Unit1|U2|RFr2\(11) & \Unit1|U2|RFr2\(10) & \Unit1|U2|RFr2\(9) & \Unit1|U2|RFr2\(8) & 
\Unit1|U2|RFr2\(7) & \Unit1|U2|RFr2\(6) & \Unit1|U2|RFr2\(5) & \Unit1|U2|RFr2\(4) & \Unit1|U2|RFr2\(3) & \Unit1|U2|RFr2\(2) & \Unit1|U2|RFr2\(1) & \Unit1|U2|RFr2\(0) & gnd & gnd);

\Unit1|U3|Mult0|auto_generated|mac_mult1~0\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\Unit1|U3|Mult0|auto_generated|mac_mult1~1\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\Unit1|U3|Mult0|auto_generated|mac_mult1~2\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\Unit1|U3|Mult0|auto_generated|mac_mult1~3\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\Unit1|U3|Mult0|auto_generated|mac_mult1~dataout\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\Unit1|U3|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\Unit1|U3|Mux1~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Unit1|U3|Mux1~0_combout\);

\Unit0|U0|IRld_ctrl~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Unit0|U0|IRld_ctrl~q\);

\cpu_rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cpu_rst~input_o\);

\Unit1|U3|Mux33~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Unit1|U3|Mux33~0_combout\);

\cpu_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cpu_clk~input_o\);
\ALT_INV_cpu_rst~inputclkctrl_outclk\ <= NOT \cpu_rst~inputclkctrl_outclk\;
\ALT_INV_cpu_rst~input_o\ <= NOT \cpu_rst~input_o\;
\Unit0|U0|ALT_INV_state.S_DECODE_INST~q\ <= NOT \Unit0|U0|state.S_DECODE_INST~q\;

-- Location: FF_X66_Y30_N11
\Unit0|U1|tmp_PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[5]~27_combout\,
	asdata => \Unit0|U2|dir_addr\(5),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(5));

-- Location: LCCOMB_X66_Y30_N10
\Unit0|U1|tmp_PC[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[5]~27_combout\ = (\Unit0|U1|tmp_PC\(5) & (!\Unit0|U1|tmp_PC[4]~26\)) # (!\Unit0|U1|tmp_PC\(5) & ((\Unit0|U1|tmp_PC[4]~26\) # (GND)))
-- \Unit0|U1|tmp_PC[5]~28\ = CARRY((!\Unit0|U1|tmp_PC[4]~26\) # (!\Unit0|U1|tmp_PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(5),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[4]~26\,
	combout => \Unit0|U1|tmp_PC[5]~27_combout\,
	cout => \Unit0|U1|tmp_PC[5]~28\);

-- Location: LCCOMB_X68_Y29_N22
\Unit1|U3|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~9_combout\ = (\Unit1|U3|Add0~8_combout\ & ((\Unit1|U2|RFr1[2]~_Duplicate_1_q\ & (\Unit1|U3|Add0~7\ & VCC)) # (!\Unit1|U2|RFr1[2]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~7\)))) # (!\Unit1|U3|Add0~8_combout\ & ((\Unit1|U2|RFr1[2]~_Duplicate_1_q\ & 
-- (!\Unit1|U3|Add0~7\)) # (!\Unit1|U2|RFr1[2]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~7\) # (GND)))))
-- \Unit1|U3|Add0~10\ = CARRY((\Unit1|U3|Add0~8_combout\ & (!\Unit1|U2|RFr1[2]~_Duplicate_1_q\ & !\Unit1|U3|Add0~7\)) # (!\Unit1|U3|Add0~8_combout\ & ((!\Unit1|U3|Add0~7\) # (!\Unit1|U2|RFr1[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~8_combout\,
	datab => \Unit1|U2|RFr1[2]~_Duplicate_1_q\,
	datad => VCC,
	cin => \Unit1|U3|Add0~7\,
	combout => \Unit1|U3|Add0~9_combout\,
	cout => \Unit1|U3|Add0~10\);

-- Location: LCCOMB_X68_Y29_N24
\Unit1|U3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~12_combout\ = ((\Unit1|U3|Add0~11_combout\ $ (\Unit1|U2|RFr1[3]~_Duplicate_1_q\ $ (!\Unit1|U3|Add0~10\)))) # (GND)
-- \Unit1|U3|Add0~13\ = CARRY((\Unit1|U3|Add0~11_combout\ & ((\Unit1|U2|RFr1[3]~_Duplicate_1_q\) # (!\Unit1|U3|Add0~10\))) # (!\Unit1|U3|Add0~11_combout\ & (\Unit1|U2|RFr1[3]~_Duplicate_1_q\ & !\Unit1|U3|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~11_combout\,
	datab => \Unit1|U2|RFr1[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \Unit1|U3|Add0~10\,
	combout => \Unit1|U3|Add0~12_combout\,
	cout => \Unit1|U3|Add0~13\);

-- Location: LCCOMB_X68_Y29_N26
\Unit1|U3|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~15_combout\ = (\Unit1|U2|RFr1[4]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~14_combout\ & (\Unit1|U3|Add0~13\ & VCC)) # (!\Unit1|U3|Add0~14_combout\ & (!\Unit1|U3|Add0~13\)))) # (!\Unit1|U2|RFr1[4]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~14_combout\ & 
-- (!\Unit1|U3|Add0~13\)) # (!\Unit1|U3|Add0~14_combout\ & ((\Unit1|U3|Add0~13\) # (GND)))))
-- \Unit1|U3|Add0~16\ = CARRY((\Unit1|U2|RFr1[4]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~14_combout\ & !\Unit1|U3|Add0~13\)) # (!\Unit1|U2|RFr1[4]~_Duplicate_1_q\ & ((!\Unit1|U3|Add0~13\) # (!\Unit1|U3|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[4]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~14_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~13\,
	combout => \Unit1|U3|Add0~15_combout\,
	cout => \Unit1|U3|Add0~16\);

-- Location: LCCOMB_X68_Y28_N2
\Unit1|U3|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~27_combout\ = (\Unit1|U2|RFr1[8]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~26_combout\ & (\Unit1|U3|Add0~25\ & VCC)) # (!\Unit1|U3|Add0~26_combout\ & (!\Unit1|U3|Add0~25\)))) # (!\Unit1|U2|RFr1[8]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~26_combout\ & 
-- (!\Unit1|U3|Add0~25\)) # (!\Unit1|U3|Add0~26_combout\ & ((\Unit1|U3|Add0~25\) # (GND)))))
-- \Unit1|U3|Add0~28\ = CARRY((\Unit1|U2|RFr1[8]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~26_combout\ & !\Unit1|U3|Add0~25\)) # (!\Unit1|U2|RFr1[8]~_Duplicate_1_q\ & ((!\Unit1|U3|Add0~25\) # (!\Unit1|U3|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[8]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~26_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~25\,
	combout => \Unit1|U3|Add0~27_combout\,
	cout => \Unit1|U3|Add0~28\);

-- Location: LCCOMB_X68_Y28_N6
\Unit1|U3|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~33_combout\ = (\Unit1|U2|RFr1[10]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~32_combout\ & (\Unit1|U3|Add0~31\ & VCC)) # (!\Unit1|U3|Add0~32_combout\ & (!\Unit1|U3|Add0~31\)))) # (!\Unit1|U2|RFr1[10]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~32_combout\ & 
-- (!\Unit1|U3|Add0~31\)) # (!\Unit1|U3|Add0~32_combout\ & ((\Unit1|U3|Add0~31\) # (GND)))))
-- \Unit1|U3|Add0~34\ = CARRY((\Unit1|U2|RFr1[10]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~32_combout\ & !\Unit1|U3|Add0~31\)) # (!\Unit1|U2|RFr1[10]~_Duplicate_1_q\ & ((!\Unit1|U3|Add0~31\) # (!\Unit1|U3|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[10]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~32_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~31\,
	combout => \Unit1|U3|Add0~33_combout\,
	cout => \Unit1|U3|Add0~34\);

-- Location: LCCOMB_X68_Y24_N2
\Unit2|Unit1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~0_combout\ = (\Unit2|Unit1|slowClock:counter[1]~q\ & (\Unit2|manageStatus:old_main_mem_status~q\ $ (VCC))) # (!\Unit2|Unit1|slowClock:counter[1]~q\ & (\Unit2|manageStatus:old_main_mem_status~q\ & VCC))
-- \Unit2|Unit1|Add0~1\ = CARRY((\Unit2|Unit1|slowClock:counter[1]~q\ & \Unit2|manageStatus:old_main_mem_status~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[1]~q\,
	datab => \Unit2|manageStatus:old_main_mem_status~q\,
	datad => VCC,
	combout => \Unit2|Unit1|Add0~0_combout\,
	cout => \Unit2|Unit1|Add0~1\);

-- Location: LCCOMB_X68_Y24_N10
\Unit2|Unit1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~8_combout\ = (\Unit2|Unit1|slowClock:counter[5]~q\ & (\Unit2|Unit1|Add0~7\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[5]~q\ & (!\Unit2|Unit1|Add0~7\ & VCC))
-- \Unit2|Unit1|Add0~9\ = CARRY((\Unit2|Unit1|slowClock:counter[5]~q\ & !\Unit2|Unit1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[5]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~7\,
	combout => \Unit2|Unit1|Add0~8_combout\,
	cout => \Unit2|Unit1|Add0~9\);

-- Location: LCCOMB_X68_Y24_N22
\Unit2|Unit1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~20_combout\ = (\Unit2|Unit1|slowClock:counter[11]~q\ & (\Unit2|Unit1|Add0~19\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[11]~q\ & (!\Unit2|Unit1|Add0~19\ & VCC))
-- \Unit2|Unit1|Add0~21\ = CARRY((\Unit2|Unit1|slowClock:counter[11]~q\ & !\Unit2|Unit1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[11]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~19\,
	combout => \Unit2|Unit1|Add0~20_combout\,
	cout => \Unit2|Unit1|Add0~21\);

-- Location: LCCOMB_X68_Y24_N30
\Unit2|Unit1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~28_combout\ = (\Unit2|Unit1|slowClock:counter[15]~q\ & (\Unit2|Unit1|Add0~27\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[15]~q\ & (!\Unit2|Unit1|Add0~27\ & VCC))
-- \Unit2|Unit1|Add0~29\ = CARRY((\Unit2|Unit1|slowClock:counter[15]~q\ & !\Unit2|Unit1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[15]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~27\,
	combout => \Unit2|Unit1|Add0~28_combout\,
	cout => \Unit2|Unit1|Add0~29\);

-- Location: LCCOMB_X68_Y23_N10
\Unit2|Unit1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~40_combout\ = (\Unit2|Unit1|slowClock:counter[21]~q\ & (\Unit2|Unit1|Add0~39\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[21]~q\ & (!\Unit2|Unit1|Add0~39\ & VCC))
-- \Unit2|Unit1|Add0~41\ = CARRY((\Unit2|Unit1|slowClock:counter[21]~q\ & !\Unit2|Unit1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[21]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~39\,
	combout => \Unit2|Unit1|Add0~40_combout\,
	cout => \Unit2|Unit1|Add0~41\);

-- Location: LCCOMB_X68_Y23_N12
\Unit2|Unit1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~42_combout\ = (\Unit2|Unit1|slowClock:counter[22]~q\ & (!\Unit2|Unit1|Add0~41\)) # (!\Unit2|Unit1|slowClock:counter[22]~q\ & ((\Unit2|Unit1|Add0~41\) # (GND)))
-- \Unit2|Unit1|Add0~43\ = CARRY((!\Unit2|Unit1|Add0~41\) # (!\Unit2|Unit1|slowClock:counter[22]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[22]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~41\,
	combout => \Unit2|Unit1|Add0~42_combout\,
	cout => \Unit2|Unit1|Add0~43\);

-- Location: LCCOMB_X68_Y23_N22
\Unit2|Unit1|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~52_combout\ = (\Unit2|Unit1|slowClock:counter[27]~q\ & (\Unit2|Unit1|Add0~51\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[27]~q\ & (!\Unit2|Unit1|Add0~51\ & VCC))
-- \Unit2|Unit1|Add0~53\ = CARRY((\Unit2|Unit1|slowClock:counter[27]~q\ & !\Unit2|Unit1|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[27]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~51\,
	combout => \Unit2|Unit1|Add0~52_combout\,
	cout => \Unit2|Unit1|Add0~53\);

-- Location: LCCOMB_X68_Y23_N24
\Unit2|Unit1|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~54_combout\ = (\Unit2|Unit1|slowClock:counter[28]~q\ & (!\Unit2|Unit1|Add0~53\)) # (!\Unit2|Unit1|slowClock:counter[28]~q\ & ((\Unit2|Unit1|Add0~53\) # (GND)))
-- \Unit2|Unit1|Add0~55\ = CARRY((!\Unit2|Unit1|Add0~53\) # (!\Unit2|Unit1|slowClock:counter[28]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[28]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~53\,
	combout => \Unit2|Unit1|Add0~54_combout\,
	cout => \Unit2|Unit1|Add0~55\);

-- Location: LCCOMB_X68_Y23_N26
\Unit2|Unit1|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~56_combout\ = (\Unit2|Unit1|slowClock:counter[29]~q\ & (\Unit2|Unit1|Add0~55\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[29]~q\ & (!\Unit2|Unit1|Add0~55\ & VCC))
-- \Unit2|Unit1|Add0~57\ = CARRY((\Unit2|Unit1|slowClock:counter[29]~q\ & !\Unit2|Unit1|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[29]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~55\,
	combout => \Unit2|Unit1|Add0~56_combout\,
	cout => \Unit2|Unit1|Add0~57\);

-- Location: LCCOMB_X68_Y23_N28
\Unit2|Unit1|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~58_combout\ = (\Unit2|Unit1|slowClock:counter[30]~q\ & (!\Unit2|Unit1|Add0~57\)) # (!\Unit2|Unit1|slowClock:counter[30]~q\ & ((\Unit2|Unit1|Add0~57\) # (GND)))
-- \Unit2|Unit1|Add0~59\ = CARRY((!\Unit2|Unit1|Add0~57\) # (!\Unit2|Unit1|slowClock:counter[30]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[30]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~57\,
	combout => \Unit2|Unit1|Add0~58_combout\,
	cout => \Unit2|Unit1|Add0~59\);

-- Location: LCCOMB_X68_Y23_N30
\Unit2|Unit1|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~60_combout\ = \Unit2|Unit1|slowClock:counter[31]~q\ $ (!\Unit2|Unit1|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[31]~q\,
	cin => \Unit2|Unit1|Add0~59\,
	combout => \Unit2|Unit1|Add0~60_combout\);

-- Location: DSPOUT_X71_Y28_N2
\Unit1|U3|Mult0|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Unit1|U3|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X68_Y27_N11
\Unit1|U2|RFr1[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[6]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[6]~_Duplicate_1_q\);

-- Location: FF_X72_Y25_N19
\Unit0|U0|jmpen_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector60~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|jmpen_ctrl~q\);

-- Location: LCCOMB_X65_Y28_N6
\Unit1|U3|ALUz~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|ALUz~1_combout\ = (!\Unit1|U3|alu_tmp\(5) & (!\Unit1|U3|alu_tmp\(4) & (!\Unit1|U3|alu_tmp\(6) & !\Unit1|U3|alu_tmp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(5),
	datab => \Unit1|U3|alu_tmp\(4),
	datac => \Unit1|U3|alu_tmp\(6),
	datad => \Unit1|U3|alu_tmp\(3),
	combout => \Unit1|U3|ALUz~1_combout\);

-- Location: FF_X68_Y25_N21
\Unit0|U0|PCinc_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector50~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|PCinc_ctrl~q\);

-- Location: FF_X69_Y32_N27
\Unit1|U2|tmp_rf[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][0]~q\);

-- Location: FF_X67_Y33_N5
\Unit1|U2|tmp_rf[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][0]~q\);

-- Location: LCCOMB_X67_Y33_N4
\Unit1|U2|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[6][0]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[6][0]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[4][0]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux15~2_combout\);

-- Location: FF_X66_Y28_N25
\Unit1|U2|tmp_rf[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][0]~q\);

-- Location: LCCOMB_X67_Y32_N18
\Unit1|U2|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[5][1]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[1][1]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[5][1]~q\,
	datac => \Unit1|U2|tmp_rf[1][1]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux14~2_combout\);

-- Location: LCCOMB_X65_Y29_N28
\Unit1|U2|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~3_combout\ = (\Unit1|U2|Mux14~2_combout\ & (((\Unit1|U2|tmp_rf[13][1]~q\) # (!\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit1|U2|Mux14~2_combout\ & (\Unit1|U2|tmp_rf[9][1]~q\ & (\Unit0|U0|RFr1a_ctrl\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux14~2_combout\,
	datab => \Unit1|U2|tmp_rf[9][1]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(3),
	datad => \Unit1|U2|tmp_rf[13][1]~q\,
	combout => \Unit1|U2|Mux14~3_combout\);

-- Location: FF_X66_Y32_N27
\Unit1|U2|tmp_rf[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][1]~q\);

-- Location: LCCOMB_X66_Y32_N26
\Unit1|U2|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (\Unit0|U0|RFr1a_ctrl\(3))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[8][1]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[8][1]~q\,
	datad => \Unit1|U2|tmp_rf[0][1]~q\,
	combout => \Unit1|U2|Mux14~4_combout\);

-- Location: FF_X68_Y29_N31
\Unit1|U2|tmp_rf[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][1]~q\);

-- Location: LCCOMB_X65_Y29_N22
\Unit1|U2|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux14~4_combout\ & (\Unit1|U2|tmp_rf[12][1]~q\)) # (!\Unit1|U2|Mux14~4_combout\ & ((\Unit1|U2|tmp_rf[4][1]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[12][1]~q\,
	datab => \Unit1|U2|tmp_rf[4][1]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|Mux14~4_combout\,
	combout => \Unit1|U2|Mux14~5_combout\);

-- Location: LCCOMB_X65_Y29_N24
\Unit1|U2|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1)) # ((\Unit1|U2|Mux14~3_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|Mux14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|Mux14~5_combout\,
	datad => \Unit1|U2|Mux14~3_combout\,
	combout => \Unit1|U2|Mux14~6_combout\);

-- Location: FF_X69_Y30_N3
\Unit1|U2|tmp_rf[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][1]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][1]~q\);

-- Location: FF_X69_Y32_N11
\Unit1|U2|tmp_rf[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][2]~q\);

-- Location: FF_X67_Y32_N23
\Unit1|U2|tmp_rf[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][2]~q\);

-- Location: FF_X68_Y33_N17
\Unit1|U2|tmp_rf[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[0][2]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][2]~q\);

-- Location: LCCOMB_X68_Y33_N30
\Unit1|U2|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0)) # ((\Unit1|U2|tmp_rf[2][2]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[2][2]~q\,
	datad => \Unit1|U2|tmp_rf[0][2]~q\,
	combout => \Unit1|U2|Mux13~4_combout\);

-- Location: LCCOMB_X68_Y29_N6
\Unit1|U2|Mux13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[13][2]~q\) # ((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|tmp_rf[12][2]~q\ & !\Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][2]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[12][2]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux13~7_combout\);

-- Location: FF_X70_Y30_N21
\Unit1|U2|tmp_rf[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][3]~q\);

-- Location: FF_X69_Y30_N17
\Unit1|U2|tmp_rf[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][4]~q\);

-- Location: FF_X65_Y29_N19
\Unit1|U2|tmp_rf[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[14][4]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][4]~q\);

-- Location: FF_X65_Y29_N17
\Unit1|U2|tmp_rf[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][4]~q\);

-- Location: LCCOMB_X65_Y29_N16
\Unit1|U2|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[14][4]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[14][4]~q\,
	datac => \Unit1|U2|tmp_rf[12][4]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux11~7_combout\);

-- Location: FF_X69_Y30_N15
\Unit1|U2|tmp_rf[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][4]~q\);

-- Location: LCCOMB_X69_Y30_N14
\Unit1|U2|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux11~7_combout\ & ((\Unit1|U2|tmp_rf[15][4]~q\))) # (!\Unit1|U2|Mux11~7_combout\ & (\Unit1|U2|tmp_rf[13][4]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[13][4]~q\,
	datac => \Unit1|U2|tmp_rf[15][4]~q\,
	datad => \Unit1|U2|Mux11~7_combout\,
	combout => \Unit1|U2|Mux11~8_combout\);

-- Location: FF_X70_Y32_N7
\Unit1|U2|tmp_rf[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][5]~q\);

-- Location: FF_X70_Y31_N9
\Unit1|U2|tmp_rf[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[2][5]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][5]~q\);

-- Location: LCCOMB_X70_Y31_N6
\Unit1|U2|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[10][5]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[2][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][5]~q\,
	datab => \Unit1|U2|tmp_rf[2][5]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux10~0_combout\);

-- Location: LCCOMB_X67_Y32_N0
\Unit1|U2|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[5][5]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[1][5]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[5][5]~q\,
	datac => \Unit1|U2|tmp_rf[1][5]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux10~2_combout\);

-- Location: FF_X66_Y33_N31
\Unit1|U2|tmp_rf[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][5]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][5]~q\);

-- Location: LCCOMB_X66_Y33_N8
\Unit1|U2|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux10~2_combout\ & (\Unit1|U2|tmp_rf[13][5]~q\)) # (!\Unit1|U2|Mux10~2_combout\ & ((\Unit1|U2|tmp_rf[9][5]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][5]~q\,
	datab => \Unit1|U2|tmp_rf[9][5]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(3),
	datad => \Unit1|U2|Mux10~2_combout\,
	combout => \Unit1|U2|Mux10~3_combout\);

-- Location: FF_X70_Y33_N19
\Unit1|U2|tmp_rf[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][5]~q\);

-- Location: LCCOMB_X70_Y33_N18
\Unit1|U2|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[8][5]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[8][5]~q\,
	datac => \Unit1|U2|tmp_rf[0][5]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux10~4_combout\);

-- Location: LCCOMB_X70_Y33_N16
\Unit1|U2|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux10~4_combout\ & ((\Unit1|U2|tmp_rf[12][5]~q\))) # (!\Unit1|U2|Mux10~4_combout\ & (\Unit1|U2|tmp_rf[4][5]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[4][5]~q\,
	datac => \Unit1|U2|tmp_rf[12][5]~q\,
	datad => \Unit1|U2|Mux10~4_combout\,
	combout => \Unit1|U2|Mux10~5_combout\);

-- Location: LCCOMB_X67_Y33_N14
\Unit1|U2|Mux10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (\Unit0|U0|RFr1a_ctrl\(0))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux10~3_combout\))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|Mux10~5_combout\,
	datad => \Unit1|U2|Mux10~3_combout\,
	combout => \Unit1|U2|Mux10~6_combout\);

-- Location: FF_X69_Y29_N27
\Unit1|U2|tmp_rf[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][5]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][5]~q\);

-- Location: FF_X68_Y33_N21
\Unit1|U2|tmp_rf[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][6]~q\);

-- Location: LCCOMB_X68_Y33_N20
\Unit1|U2|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[2][6]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[2][6]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[0][6]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux9~4_combout\);

-- Location: FF_X68_Y31_N7
\Unit1|U2|tmp_rf[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][6]~q\);

-- Location: LCCOMB_X68_Y31_N6
\Unit1|U2|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~5_combout\ = (\Unit1|U2|Mux9~4_combout\ & (((\Unit1|U2|tmp_rf[3][6]~q\) # (!\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit1|U2|Mux9~4_combout\ & (\Unit1|U2|tmp_rf[1][6]~q\ & ((\Unit0|U0|RFr1a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux9~4_combout\,
	datab => \Unit1|U2|tmp_rf[1][6]~q\,
	datac => \Unit1|U2|tmp_rf[3][6]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux9~5_combout\);

-- Location: FF_X67_Y30_N5
\Unit1|U2|tmp_rf[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][7]~q\);

-- Location: LCCOMB_X70_Y30_N8
\Unit1|U2|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[11][7]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[3][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[11][7]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[3][7]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux8~7_combout\);

-- Location: LCCOMB_X70_Y29_N18
\Unit1|U2|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux8~7_combout\ & ((\Unit1|U2|tmp_rf[15][7]~q\))) # (!\Unit1|U2|Mux8~7_combout\ & (\Unit1|U2|tmp_rf[7][7]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[7][7]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux8~7_combout\,
	datad => \Unit1|U2|tmp_rf[15][7]~q\,
	combout => \Unit1|U2|Mux8~8_combout\);

-- Location: FF_X65_Y31_N23
\Unit1|U2|tmp_rf[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][8]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][8]~q\);

-- Location: FF_X66_Y32_N23
\Unit1|U2|tmp_rf[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][8]~q\);

-- Location: FF_X67_Y29_N15
\Unit1|U2|tmp_rf[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[5][8]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][8]~q\);

-- Location: LCCOMB_X67_Y33_N24
\Unit1|U2|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[6][8]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[6][8]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[4][8]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux7~2_combout\);

-- Location: LCCOMB_X67_Y30_N24
\Unit1|U2|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux7~2_combout\ & ((\Unit1|U2|tmp_rf[7][8]~q\))) # (!\Unit1|U2|Mux7~2_combout\ & (\Unit1|U2|tmp_rf[5][8]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[5][8]~q\,
	datac => \Unit1|U2|tmp_rf[7][8]~q\,
	datad => \Unit1|U2|Mux7~2_combout\,
	combout => \Unit1|U2|Mux7~3_combout\);

-- Location: LCCOMB_X67_Y33_N18
\Unit1|U2|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (\Unit0|U0|RFr1a_ctrl\(0))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[1][8]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[0][8]~q\,
	datad => \Unit1|U2|tmp_rf[1][8]~q\,
	combout => \Unit1|U2|Mux7~4_combout\);

-- Location: LCCOMB_X67_Y32_N12
\Unit1|U2|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~5_combout\ = (\Unit1|U2|Mux7~4_combout\ & (((\Unit1|U2|tmp_rf[3][8]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1)))) # (!\Unit1|U2|Mux7~4_combout\ & (\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[2][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux7~4_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[2][8]~q\,
	datad => \Unit1|U2|tmp_rf[3][8]~q\,
	combout => \Unit1|U2|Mux7~5_combout\);

-- Location: LCCOMB_X69_Y29_N10
\Unit1|U2|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3)) # (\Unit1|U2|Mux7~3_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|Mux7~5_combout\ & (!\Unit0|U0|RFr1a_ctrl\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|Mux7~5_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(3),
	datad => \Unit1|U2|Mux7~3_combout\,
	combout => \Unit1|U2|Mux7~6_combout\);

-- Location: FF_X70_Y29_N27
\Unit1|U2|tmp_rf[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][8]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][8]~q\);

-- Location: LCCOMB_X67_Y32_N4
\Unit1|U2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[10][9]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[2][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[10][9]~q\,
	datac => \Unit1|U2|tmp_rf[2][9]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux6~0_combout\);

-- Location: FF_X66_Y33_N15
\Unit1|U2|tmp_rf[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[8][9]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][9]~q\);

-- Location: FF_X69_Y33_N7
\Unit1|U2|tmp_rf[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][9]~q\);

-- Location: LCCOMB_X69_Y33_N12
\Unit1|U2|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2)) # ((\Unit1|U2|tmp_rf[8][9]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[0][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[0][9]~q\,
	datad => \Unit1|U2|tmp_rf[8][9]~q\,
	combout => \Unit1|U2|Mux6~4_combout\);

-- Location: LCCOMB_X69_Y33_N26
\Unit1|U2|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~5_combout\ = (\Unit1|U2|Mux6~4_combout\ & ((\Unit1|U2|tmp_rf[12][9]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit1|U2|Mux6~4_combout\ & (((\Unit1|U2|tmp_rf[4][9]~q\ & \Unit0|U0|RFr1a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux6~4_combout\,
	datab => \Unit1|U2|tmp_rf[12][9]~q\,
	datac => \Unit1|U2|tmp_rf[4][9]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(2),
	combout => \Unit1|U2|Mux6~5_combout\);

-- Location: FF_X67_Y30_N27
\Unit1|U2|tmp_rf[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][9]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][9]~q\);

-- Location: LCCOMB_X68_Y31_N20
\Unit1|U2|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][9]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[3][9]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[7][9]~q\,
	datac => \Unit1|U2|tmp_rf[3][9]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux6~7_combout\);

-- Location: LCCOMB_X69_Y29_N12
\Unit1|U2|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux6~7_combout\ & (\Unit1|U2|tmp_rf[15][9]~q\)) # (!\Unit1|U2|Mux6~7_combout\ & ((\Unit1|U2|tmp_rf[11][9]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][9]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[11][9]~q\,
	datad => \Unit1|U2|Mux6~7_combout\,
	combout => \Unit1|U2|Mux6~8_combout\);

-- Location: FF_X69_Y31_N27
\Unit1|U2|tmp_rf[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][10]~q\);

-- Location: FF_X69_Y33_N21
\Unit1|U2|tmp_rf[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[4][10]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][10]~q\);

-- Location: LCCOMB_X69_Y31_N26
\Unit1|U2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|tmp_rf[5][10]~q\) # (\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[4][10]~q\ & ((!\Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[4][10]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[5][10]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux5~0_combout\);

-- Location: LCCOMB_X68_Y30_N6
\Unit1|U2|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~1_combout\ = (\Unit1|U2|Mux5~0_combout\ & ((\Unit1|U2|tmp_rf[7][10]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit1|U2|Mux5~0_combout\ & (((\Unit1|U2|tmp_rf[6][10]~q\ & \Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[7][10]~q\,
	datab => \Unit1|U2|tmp_rf[6][10]~q\,
	datac => \Unit1|U2|Mux5~0_combout\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux5~1_combout\);

-- Location: FF_X67_Y30_N15
\Unit1|U2|tmp_rf[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][11]~q\);

-- Location: FF_X68_Y31_N17
\Unit1|U2|tmp_rf[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][11]~q\);

-- Location: LCCOMB_X68_Y31_N16
\Unit1|U2|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (\Unit0|U0|RFr1a_ctrl\(3))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[11][11]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[3][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[3][11]~q\,
	datad => \Unit1|U2|tmp_rf[11][11]~q\,
	combout => \Unit1|U2|Mux4~7_combout\);

-- Location: FF_X67_Y31_N13
\Unit1|U2|tmp_rf[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][12]~q\);

-- Location: FF_X66_Y32_N7
\Unit1|U2|tmp_rf[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][12]~q\);

-- Location: FF_X66_Y33_N11
\Unit1|U2|tmp_rf[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][12]~q\);

-- Location: LCCOMB_X66_Y33_N10
\Unit1|U2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[9][12]~q\) # ((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|tmp_rf[8][12]~q\ & !\Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[9][12]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[8][12]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux3~0_combout\);

-- Location: FF_X67_Y30_N1
\Unit1|U2|tmp_rf[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][12]~q\);

-- Location: LCCOMB_X67_Y30_N0
\Unit1|U2|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux3~0_combout\ & ((\Unit1|U2|tmp_rf[11][12]~q\))) # (!\Unit1|U2|Mux3~0_combout\ & (\Unit1|U2|tmp_rf[10][12]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[10][12]~q\,
	datac => \Unit1|U2|tmp_rf[11][12]~q\,
	datad => \Unit1|U2|Mux3~0_combout\,
	combout => \Unit1|U2|Mux3~1_combout\);

-- Location: FF_X70_Y29_N31
\Unit1|U2|tmp_rf[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][12]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][12]~q\);

-- Location: FF_X69_Y31_N1
\Unit1|U2|tmp_rf[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[5][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][13]~q\);

-- Location: FF_X69_Y31_N11
\Unit1|U2|tmp_rf[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][13]~q\);

-- Location: LCCOMB_X69_Y31_N10
\Unit1|U2|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[5][13]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[1][13]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[5][13]~q\,
	datac => \Unit1|U2|tmp_rf[1][13]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux2~2_combout\);

-- Location: LCCOMB_X68_Y31_N2
\Unit1|U2|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~3_combout\ = (\Unit1|U2|Mux2~2_combout\ & ((\Unit1|U2|tmp_rf[13][13]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit1|U2|Mux2~2_combout\ & (((\Unit1|U2|tmp_rf[9][13]~q\ & \Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][13]~q\,
	datab => \Unit1|U2|tmp_rf[9][13]~q\,
	datac => \Unit1|U2|Mux2~2_combout\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux2~3_combout\);

-- Location: LCCOMB_X70_Y33_N24
\Unit1|U2|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[8][13]~q\) # ((\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((!\Unit0|U0|RFr1a_ctrl\(2) & \Unit1|U2|tmp_rf[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[8][13]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|tmp_rf[0][13]~q\,
	combout => \Unit1|U2|Mux2~4_combout\);

-- Location: FF_X72_Y31_N11
\Unit1|U2|tmp_rf[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][13]~q\);

-- Location: FF_X72_Y30_N11
\Unit1|U2|tmp_rf[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][13]~q\);

-- Location: FF_X68_Y31_N13
\Unit1|U2|tmp_rf[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[3][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][13]~q\);

-- Location: LCCOMB_X72_Y30_N0
\Unit1|U2|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][13]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[3][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[3][13]~q\,
	datad => \Unit1|U2|tmp_rf[7][13]~q\,
	combout => \Unit1|U2|Mux2~7_combout\);

-- Location: FF_X69_Y28_N19
\Unit1|U2|tmp_rf[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][13]~q\);

-- Location: LCCOMB_X72_Y31_N4
\Unit1|U2|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux2~7_combout\ & ((\Unit1|U2|tmp_rf[15][13]~q\))) # (!\Unit1|U2|Mux2~7_combout\ & (\Unit1|U2|tmp_rf[11][13]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[11][13]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[15][13]~q\,
	datad => \Unit1|U2|Mux2~7_combout\,
	combout => \Unit1|U2|Mux2~8_combout\);

-- Location: FF_X65_Y31_N19
\Unit1|U2|tmp_rf[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[6][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][14]~q\);

-- Location: LCCOMB_X69_Y33_N18
\Unit1|U2|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|tmp_rf[5][14]~q\) # (\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[4][14]~q\ & ((!\Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[4][14]~q\,
	datac => \Unit1|U2|tmp_rf[5][14]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux1~0_combout\);

-- Location: LCCOMB_X69_Y31_N14
\Unit1|U2|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux1~0_combout\ & ((\Unit1|U2|tmp_rf[7][14]~q\))) # (!\Unit1|U2|Mux1~0_combout\ & (\Unit1|U2|tmp_rf[6][14]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[6][14]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|Mux1~0_combout\,
	datad => \Unit1|U2|tmp_rf[7][14]~q\,
	combout => \Unit1|U2|Mux1~1_combout\);

-- Location: LCCOMB_X70_Y33_N30
\Unit1|U2|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[2][14]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][14]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[2][14]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux1~4_combout\);

-- Location: FF_X68_Y29_N17
\Unit1|U2|tmp_rf[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][14]~q\);

-- Location: FF_X69_Y28_N7
\Unit1|U2|tmp_rf[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][14]~q\);

-- Location: FF_X66_Y31_N31
\Unit1|U2|tmp_rf[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[5][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][15]~q\);

-- Location: FF_X67_Y31_N5
\Unit1|U2|tmp_rf[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][15]~q\);

-- Location: FF_X68_Y31_N11
\Unit1|U2|tmp_rf[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][15]~q\);

-- Location: LCCOMB_X68_Y31_N10
\Unit1|U2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[9][15]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[1][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[9][15]~q\,
	datac => \Unit1|U2|tmp_rf[1][15]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux0~0_combout\);

-- Location: FF_X66_Y31_N21
\Unit1|U2|tmp_rf[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][15]~q\);

-- Location: LCCOMB_X69_Y31_N4
\Unit1|U2|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux0~0_combout\ & (\Unit1|U2|tmp_rf[13][15]~q\)) # (!\Unit1|U2|Mux0~0_combout\ & ((\Unit1|U2|tmp_rf[5][15]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][15]~q\,
	datab => \Unit1|U2|tmp_rf[5][15]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|Mux0~0_combout\,
	combout => \Unit1|U2|Mux0~1_combout\);

-- Location: FF_X65_Y31_N7
\Unit1|U2|tmp_rf[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][15]~q\);

-- Location: FF_X66_Y27_N13
\Unit2|tmp_cache[2][1].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].tag[1]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(1));

-- Location: FF_X65_Y27_N15
\Unit2|tmp_cache[1][1].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~8_combout\,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(0));

-- Location: FF_X66_Y27_N21
\Unit2|tmp_cache[2][1].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~11_combout\,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(3));

-- Location: FF_X65_Y27_N23
\Unit2|tmp_cache[1][1].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~10_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(2));

-- Location: FF_X66_Y27_N23
\Unit2|tmp_cache[3][1].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~10_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(2));

-- Location: LCCOMB_X66_Y27_N22
\Unit2|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux93~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & ((\Unit0|U3|Mux12~1_combout\ & ((\Unit2|tmp_cache[3][1].tag\(2)))) # (!\Unit0|U3|Mux12~1_combout\ & (\Unit2|tmp_cache[1][1].tag\(2))))) # (!\Unit0|U3|Mux13~1_combout\ & 
-- (((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].tag\(2),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[3][1].tag\(2),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux93~0_combout\);

-- Location: FF_X67_Y26_N17
\Unit2|tmp_cache[1][1].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~79_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(7));

-- Location: FF_X66_Y26_N29
\Unit2|tmp_cache[2][1].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].tag[7]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(7));

-- Location: FF_X67_Y26_N11
\Unit2|tmp_cache[3][1].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~79_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(7));

-- Location: LCCOMB_X67_Y26_N10
\Unit2|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux88~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|tmp_cache[3][1].tag\(7) & \Unit0|U3|Mux12~1_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[2][1].tag\(7)) # ((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].tag\(7),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[3][1].tag\(7),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux88~0_combout\);

-- Location: LCCOMB_X67_Y26_N16
\Unit2|Mux88~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux88~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux88~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux88~0_combout\ & (\Unit2|tmp_cache[0][1].tag\(7))) # (!\Unit2|Mux88~0_combout\ & ((\Unit2|tmp_cache[1][1].tag\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit2|tmp_cache[0][1].tag\(7),
	datac => \Unit2|tmp_cache[1][1].tag\(7),
	datad => \Unit2|Mux88~0_combout\,
	combout => \Unit2|Mux88~1_combout\);

-- Location: FF_X66_Y27_N15
\Unit2|tmp_cache[2][1].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~78_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(6));

-- Location: FF_X65_Y27_N1
\Unit2|tmp_cache[1][1].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~78_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(6));

-- Location: FF_X66_Y27_N17
\Unit2|tmp_cache[3][1].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~78_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(6));

-- Location: LCCOMB_X66_Y27_N16
\Unit2|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux89~0_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|tmp_cache[3][1].tag\(6) & \Unit0|U3|Mux13~1_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|tmp_cache[1][1].tag\(6)) # ((!\Unit0|U3|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].tag\(6),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[3][1].tag\(6),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|Mux89~0_combout\);

-- Location: LCCOMB_X66_Y27_N14
\Unit2|Mux89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux89~1_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|Mux89~0_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|Mux89~0_combout\ & (\Unit2|tmp_cache[0][1].tag\(6))) # (!\Unit2|Mux89~0_combout\ & ((\Unit2|tmp_cache[2][1].tag\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].tag\(6),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[2][1].tag\(6),
	datad => \Unit2|Mux89~0_combout\,
	combout => \Unit2|Mux89~1_combout\);

-- Location: LCCOMB_X66_Y25_N12
\Unit2|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal2~3_combout\ = (\Unit2|address_sent[10]~3_combout\ & (\Unit2|Mux89~1_combout\ & (\Unit2|address_sent[11]~4_combout\ $ (!\Unit2|Mux88~1_combout\)))) # (!\Unit2|address_sent[10]~3_combout\ & (!\Unit2|Mux89~1_combout\ & 
-- (\Unit2|address_sent[11]~4_combout\ $ (!\Unit2|Mux88~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[10]~3_combout\,
	datab => \Unit2|address_sent[11]~4_combout\,
	datac => \Unit2|Mux89~1_combout\,
	datad => \Unit2|Mux88~1_combout\,
	combout => \Unit2|Equal2~3_combout\);

-- Location: FF_X68_Y25_N11
\Unit2|read:lines_to_replace[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read:lines_to_replace[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:lines_to_replace[3][0]~q\);

-- Location: LCCOMB_X66_Y25_N26
\Unit2|data_out[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~28_combout\ = ((\Unit2|Equal2~4_combout\) # ((\Unit2|data_out[9]~366_combout\ & !\Unit2|data_out[9]~27_combout\))) # (!\Unit2|read:state.Output_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~366_combout\,
	datab => \Unit2|read:state.Output_data~q\,
	datac => \Unit2|data_out[9]~27_combout\,
	datad => \Unit2|Equal2~4_combout\,
	combout => \Unit2|data_out[9]~28_combout\);

-- Location: LCCOMB_X67_Y25_N18
\Unit2|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux66~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & ((\Unit0|U3|Mux12~1_combout\ & ((\Unit2|tmp_cache[3][0].tag\(5)))) # (!\Unit0|U3|Mux12~1_combout\ & (\Unit2|tmp_cache[1][0].tag\(5))))) # (!\Unit0|U3|Mux13~1_combout\ & 
-- (((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].tag\(5),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[3][0].tag\(5),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux66~0_combout\);

-- Location: LCCOMB_X67_Y25_N30
\Unit2|Mux66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux66~1_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|Mux66~0_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|Mux66~0_combout\ & ((\Unit2|tmp_cache[0][0].tag\(5)))) # (!\Unit2|Mux66~0_combout\ & (\Unit2|tmp_cache[2][0].tag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[2][0].tag\(5),
	datac => \Unit2|tmp_cache[0][0].tag\(5),
	datad => \Unit2|Mux66~0_combout\,
	combout => \Unit2|Mux66~1_combout\);

-- Location: LCCOMB_X67_Y25_N28
\Unit2|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux67~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|tmp_cache[3][0].tag\(4) & \Unit0|U3|Mux12~1_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[2][0].tag\(4)) # ((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[2][0].tag\(4),
	datac => \Unit2|tmp_cache[3][0].tag\(4),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux67~0_combout\);

-- Location: LCCOMB_X67_Y25_N0
\Unit2|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux67~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux67~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux67~0_combout\ & ((\Unit2|tmp_cache[0][0].tag\(4)))) # (!\Unit2|Mux67~0_combout\ & (\Unit2|tmp_cache[1][0].tag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].tag\(4),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[0][0].tag\(4),
	datad => \Unit2|Mux67~0_combout\,
	combout => \Unit2|Mux67~1_combout\);

-- Location: LCCOMB_X67_Y25_N22
\Unit2|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal1~2_combout\ = (\Unit2|address_sent[9]~2_combout\ & (\Unit2|Mux66~1_combout\ & (\Unit2|address_sent[8]~1_combout\ $ (!\Unit2|Mux67~1_combout\)))) # (!\Unit2|address_sent[9]~2_combout\ & (!\Unit2|Mux66~1_combout\ & 
-- (\Unit2|address_sent[8]~1_combout\ $ (!\Unit2|Mux67~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[9]~2_combout\,
	datab => \Unit2|address_sent[8]~1_combout\,
	datac => \Unit2|Mux66~1_combout\,
	datad => \Unit2|Mux67~1_combout\,
	combout => \Unit2|Equal1~2_combout\);

-- Location: LCCOMB_X67_Y25_N12
\Unit2|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux65~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|tmp_cache[3][0].tag\(6) & \Unit0|U3|Mux12~1_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[2][0].tag\(6)) # ((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].tag\(6),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[3][0].tag\(6),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux65~0_combout\);

-- Location: FF_X62_Y30_N13
\Unit2|tmp_cache[3][1].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][0]~q\);

-- Location: FF_X63_Y27_N1
\Unit2|tmp_cache[3][1].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~44_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][0]~q\);

-- Location: FF_X63_Y27_N11
\Unit2|tmp_cache[3][1].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~12_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][0]~q\);

-- Location: LCCOMB_X63_Y27_N10
\Unit2|data_out~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~39_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][1].words[2][0]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][1].words[0][0]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][0]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][0]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~39_combout\);

-- Location: FF_X62_Y30_N15
\Unit2|tmp_cache[3][1].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~60_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][0]~q\);

-- Location: LCCOMB_X62_Y30_N14
\Unit2|data_out~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~40_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~39_combout\ & (\Unit2|tmp_cache[3][1].words[3][0]~q\)) # (!\Unit2|data_out~39_combout\ & ((\Unit2|tmp_cache[3][1].words[1][0]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|data_out~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|data_out~39_combout\,
	datac => \Unit2|tmp_cache[3][1].words[3][0]~q\,
	datad => \Unit2|tmp_cache[3][1].words[1][0]~q\,
	combout => \Unit2|data_out~40_combout\);

-- Location: FF_X61_Y25_N1
\Unit2|tmp_cache[1][1].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][0]~q\);

-- Location: FF_X63_Y26_N21
\Unit2|tmp_cache[1][1].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][0]~q\);

-- Location: FF_X63_Y26_N23
\Unit2|tmp_cache[1][1].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~12_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][0]~q\);

-- Location: LCCOMB_X63_Y26_N22
\Unit2|data_out~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~45_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][0]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][0]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][0]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~45_combout\);

-- Location: FF_X59_Y26_N3
\Unit2|tmp_cache[1][1].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~60_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][0]~q\);

-- Location: LCCOMB_X59_Y26_N2
\Unit2|data_out~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~46_combout\ = (\Unit2|data_out~45_combout\ & (((\Unit2|tmp_cache[1][1].words[3][0]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~45_combout\ & (\Unit2|tmp_cache[1][1].words[2][0]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[2][0]~q\,
	datab => \Unit2|data_out~45_combout\,
	datac => \Unit2|tmp_cache[1][1].words[3][0]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~46_combout\);

-- Location: LCCOMB_X60_Y29_N10
\Unit2|data_out~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~51_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[1][0]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[0][0]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[0][0]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[1][0]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~51_combout\);

-- Location: LCCOMB_X61_Y29_N6
\Unit2|data_out~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~52_combout\ = (\Unit2|data_out~51_combout\ & ((\Unit2|tmp_cache[0][1].words[3][0]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~51_combout\ & (((\Unit2|tmp_cache[0][1].words[2][0]~q\ & \Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~51_combout\,
	datab => \Unit2|tmp_cache[0][1].words[3][0]~q\,
	datac => \Unit2|tmp_cache[0][1].words[2][0]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~52_combout\);

-- Location: LCCOMB_X63_Y25_N0
\Unit2|data_out~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~54_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[1][0].words[2][0]~q\))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (\Unit2|tmp_cache[1][0].words[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[0][0]~q\,
	datac => \Unit2|tmp_cache[1][0].words[2][0]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~54_combout\);

-- Location: LCCOMB_X63_Y25_N6
\Unit2|data_out~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~55_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~54_combout\ & (\Unit2|tmp_cache[1][0].words[3][0]~q\)) # (!\Unit2|data_out~54_combout\ & ((\Unit2|tmp_cache[1][0].words[1][0]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[3][0]~q\,
	datac => \Unit2|tmp_cache[1][0].words[1][0]~q\,
	datad => \Unit2|data_out~54_combout\,
	combout => \Unit2|data_out~55_combout\);

-- Location: FF_X62_Y30_N9
\Unit2|tmp_cache[3][1].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][1]~q\);

-- Location: FF_X63_Y27_N29
\Unit2|tmp_cache[3][1].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][1]~q\);

-- Location: FF_X63_Y27_N27
\Unit2|tmp_cache[3][1].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~13_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][1]~q\);

-- Location: LCCOMB_X63_Y27_N26
\Unit2|data_out~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~61_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][1].words[2][1]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][1].words[0][1]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][1]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][1]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~61_combout\);

-- Location: FF_X62_Y30_N3
\Unit2|tmp_cache[3][1].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][1]~q\);

-- Location: LCCOMB_X62_Y27_N28
\Unit2|data_out~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~62_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~61_combout\ & ((\Unit2|tmp_cache[3][1].words[3][1]~q\))) # (!\Unit2|data_out~61_combout\ & (\Unit2|tmp_cache[3][1].words[1][1]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[1][1]~q\,
	datab => \Unit2|tmp_cache[3][1].words[3][1]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit2|data_out~61_combout\,
	combout => \Unit2|data_out~62_combout\);

-- Location: FF_X62_Y29_N5
\Unit2|tmp_cache[2][1].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][1]~q\);

-- Location: FF_X61_Y27_N5
\Unit2|tmp_cache[2][1].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][1]~q\);

-- Location: FF_X59_Y27_N27
\Unit2|tmp_cache[1][1].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[3][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][1]~q\);

-- Location: LCCOMB_X61_Y31_N30
\Unit2|data_out~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~69_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][1]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][1]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][1]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~69_combout\);

-- Location: LCCOMB_X61_Y26_N20
\Unit2|data_out~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~71_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][0].words[2][1]~q\) # (\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[0][1]~q\ & ((!\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[0][1]~q\,
	datab => \Unit2|tmp_cache[3][0].words[2][1]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~71_combout\);

-- Location: LCCOMB_X61_Y26_N14
\Unit2|data_out~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~72_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~71_combout\ & ((\Unit2|tmp_cache[3][0].words[3][1]~q\))) # (!\Unit2|data_out~71_combout\ & (\Unit2|tmp_cache[3][0].words[1][1]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[1][1]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[3][1]~q\,
	datad => \Unit2|data_out~71_combout\,
	combout => \Unit2|data_out~72_combout\);

-- Location: LCCOMB_X60_Y29_N28
\Unit2|data_out~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~74_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[1][1]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[0][1]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[0][1]~q\,
	datab => \Unit2|tmp_cache[0][1].words[1][1]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~74_combout\);

-- Location: LCCOMB_X59_Y25_N20
\Unit2|data_out~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~75_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~74_combout\ & ((\Unit2|tmp_cache[0][1].words[3][1]~q\))) # (!\Unit2|data_out~74_combout\ & (\Unit2|tmp_cache[0][1].words[2][1]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[2][1]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[3][1]~q\,
	datad => \Unit2|data_out~74_combout\,
	combout => \Unit2|data_out~75_combout\);

-- Location: LCCOMB_X59_Y25_N14
\Unit2|data_out~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~77_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[1][0].words[2][1]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((!\Unit0|U3|Mux15~1_combout\ & \Unit2|tmp_cache[1][0].words[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[2][1]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit2|tmp_cache[1][0].words[0][1]~q\,
	combout => \Unit2|data_out~77_combout\);

-- Location: LCCOMB_X59_Y25_N6
\Unit2|data_out~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~78_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~77_combout\ & (\Unit2|tmp_cache[1][0].words[3][1]~q\)) # (!\Unit2|data_out~77_combout\ & ((\Unit2|tmp_cache[1][0].words[1][1]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|data_out~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|data_out~77_combout\,
	datac => \Unit2|tmp_cache[1][0].words[3][1]~q\,
	datad => \Unit2|tmp_cache[1][0].words[1][1]~q\,
	combout => \Unit2|data_out~78_combout\);

-- Location: LCCOMB_X61_Y31_N20
\Unit2|data_out~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~81_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[2][0].words[1][2]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[2][0].words[0][2]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[1][2]~q\,
	datac => \Unit2|tmp_cache[2][0].words[0][2]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~81_combout\);

-- Location: LCCOMB_X61_Y29_N8
\Unit2|data_out~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~82_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~81_combout\ & (\Unit2|tmp_cache[2][0].words[3][2]~q\)) # (!\Unit2|data_out~81_combout\ & ((\Unit2|tmp_cache[2][0].words[2][2]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[3][2]~q\,
	datac => \Unit2|tmp_cache[2][0].words[2][2]~q\,
	datad => \Unit2|data_out~81_combout\,
	combout => \Unit2|data_out~82_combout\);

-- Location: FF_X62_Y29_N17
\Unit2|tmp_cache[2][1].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][2]~q\);

-- Location: FF_X61_Y27_N13
\Unit2|tmp_cache[2][1].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][2]~q\);

-- Location: FF_X62_Y30_N21
\Unit2|tmp_cache[3][1].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][2]~q\);

-- Location: FF_X63_Y27_N5
\Unit2|tmp_cache[3][1].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][2]~q\);

-- Location: FF_X63_Y27_N3
\Unit2|tmp_cache[3][1].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~14_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][2]~q\);

-- Location: LCCOMB_X63_Y27_N2
\Unit2|data_out~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~85_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][1].words[2][2]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][1].words[0][2]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][2]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][2]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~85_combout\);

-- Location: FF_X62_Y30_N7
\Unit2|tmp_cache[3][1].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~62_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][2]~q\);

-- Location: LCCOMB_X62_Y30_N6
\Unit2|data_out~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~86_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~85_combout\ & ((\Unit2|tmp_cache[3][1].words[3][2]~q\))) # (!\Unit2|data_out~85_combout\ & (\Unit2|tmp_cache[3][1].words[1][2]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[1][2]~q\,
	datac => \Unit2|tmp_cache[3][1].words[3][2]~q\,
	datad => \Unit2|data_out~85_combout\,
	combout => \Unit2|data_out~86_combout\);

-- Location: FF_X59_Y28_N21
\Unit2|tmp_cache[1][1].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][2]~q\);

-- Location: FF_X63_Y26_N5
\Unit2|tmp_cache[1][1].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][2]~q\);

-- Location: FF_X63_Y26_N31
\Unit2|tmp_cache[1][1].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~14_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][2]~q\);

-- Location: LCCOMB_X63_Y26_N30
\Unit2|data_out~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~88_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][2]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][2]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][2]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~88_combout\);

-- Location: FF_X59_Y28_N19
\Unit2|tmp_cache[1][1].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~62_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][2]~q\);

-- Location: LCCOMB_X59_Y28_N18
\Unit2|data_out~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~89_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~88_combout\ & ((\Unit2|tmp_cache[1][1].words[3][2]~q\))) # (!\Unit2|data_out~88_combout\ & (\Unit2|tmp_cache[1][1].words[2][2]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[2][2]~q\,
	datac => \Unit2|tmp_cache[1][1].words[3][2]~q\,
	datad => \Unit2|data_out~88_combout\,
	combout => \Unit2|data_out~89_combout\);

-- Location: LCCOMB_X61_Y26_N30
\Unit2|data_out~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~91_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][0].words[2][2]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][0].words[0][2]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[2][2]~q\,
	datab => \Unit2|tmp_cache[3][0].words[0][2]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~91_combout\);

-- Location: LCCOMB_X63_Y28_N14
\Unit2|data_out~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~97_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[1][0].words[2][2]~q\))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (\Unit2|tmp_cache[1][0].words[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[0][2]~q\,
	datab => \Unit2|tmp_cache[1][0].words[2][2]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~97_combout\);

-- Location: LCCOMB_X61_Y30_N14
\Unit2|data_out~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~98_combout\ = (\Unit2|data_out~97_combout\ & (((\Unit2|tmp_cache[1][0].words[3][2]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~97_combout\ & (\Unit2|tmp_cache[1][0].words[1][2]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~97_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][2]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][2]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~98_combout\);

-- Location: FF_X62_Y30_N11
\Unit2|tmp_cache[3][1].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][3]~q\);

-- Location: FF_X62_Y29_N13
\Unit2|tmp_cache[2][1].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][3]~q\);

-- Location: FF_X61_Y27_N27
\Unit2|tmp_cache[2][1].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][3]~q\);

-- Location: LCCOMB_X61_Y26_N10
\Unit2|data_out~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~111_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][0].words[2][3]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][0].words[0][3]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[2][3]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[0][3]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~111_combout\);

-- Location: LCCOMB_X61_Y26_N26
\Unit2|data_out~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~112_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~111_combout\ & ((\Unit2|tmp_cache[3][0].words[3][3]~q\))) # (!\Unit2|data_out~111_combout\ & (\Unit2|tmp_cache[3][0].words[1][3]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[1][3]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[3][3]~q\,
	datad => \Unit2|data_out~111_combout\,
	combout => \Unit2|data_out~112_combout\);

-- Location: LCCOMB_X60_Y29_N22
\Unit2|data_out~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~114_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][1].words[1][3]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[0][3]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][3]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[0][3]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~114_combout\);

-- Location: LCCOMB_X61_Y25_N26
\Unit2|data_out~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~115_combout\ = (\Unit2|data_out~114_combout\ & (((\Unit2|tmp_cache[0][1].words[3][3]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~114_combout\ & (\Unit2|tmp_cache[0][1].words[2][3]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[2][3]~q\,
	datab => \Unit2|tmp_cache[0][1].words[3][3]~q\,
	datac => \Unit2|data_out~114_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~115_combout\);

-- Location: LCCOMB_X63_Y28_N26
\Unit2|data_out~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~117_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[1][0].words[2][3]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[1][0].words[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[2][3]~q\,
	datab => \Unit2|tmp_cache[1][0].words[0][3]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~117_combout\);

-- Location: FF_X62_Y29_N25
\Unit2|tmp_cache[2][1].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][4]~q\);

-- Location: FF_X59_Y27_N31
\Unit2|tmp_cache[1][1].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][4]~q\);

-- Location: FF_X63_Y26_N3
\Unit2|tmp_cache[1][1].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][4]~q\);

-- Location: FF_X63_Y26_N17
\Unit2|tmp_cache[1][1].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~16_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][4]~q\);

-- Location: LCCOMB_X63_Y26_N16
\Unit2|data_out~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~128_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][4]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][4]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][4]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~128_combout\);

-- Location: FF_X59_Y26_N25
\Unit2|tmp_cache[1][1].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~64_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][4]~q\);

-- Location: LCCOMB_X59_Y26_N24
\Unit2|data_out~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~129_combout\ = (\Unit2|data_out~128_combout\ & (((\Unit2|tmp_cache[1][1].words[3][4]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~128_combout\ & (\Unit2|tmp_cache[1][1].words[2][4]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[2][4]~q\,
	datab => \Unit2|data_out~128_combout\,
	datac => \Unit2|tmp_cache[1][1].words[3][4]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~129_combout\);

-- Location: LCCOMB_X61_Y26_N12
\Unit2|data_out~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~131_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][0].words[2][4]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][0].words[0][4]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[2][4]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[0][4]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~131_combout\);

-- Location: LCCOMB_X60_Y29_N16
\Unit2|data_out~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~134_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[1][4]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][1].words[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[1][4]~q\,
	datac => \Unit2|tmp_cache[0][1].words[0][4]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~134_combout\);

-- Location: LCCOMB_X61_Y29_N12
\Unit2|data_out~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~135_combout\ = (\Unit2|data_out~134_combout\ & (((\Unit2|tmp_cache[0][1].words[3][4]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~134_combout\ & (\Unit2|tmp_cache[0][1].words[2][4]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[2][4]~q\,
	datab => \Unit2|tmp_cache[0][1].words[3][4]~q\,
	datac => \Unit2|data_out~134_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~135_combout\);

-- Location: LCCOMB_X60_Y29_N20
\Unit2|data_out~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~137_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[1][0].words[2][4]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[1][0].words[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[2][4]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[1][0].words[0][4]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~137_combout\);

-- Location: LCCOMB_X61_Y30_N18
\Unit2|data_out~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~138_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~137_combout\ & ((\Unit2|tmp_cache[1][0].words[3][4]~q\))) # (!\Unit2|data_out~137_combout\ & (\Unit2|tmp_cache[1][0].words[1][4]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[1][4]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[1][0].words[3][4]~q\,
	datad => \Unit2|data_out~137_combout\,
	combout => \Unit2|data_out~138_combout\);

-- Location: FF_X62_Y30_N31
\Unit2|tmp_cache[3][1].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][5]~q\);

-- Location: FF_X62_Y29_N1
\Unit2|tmp_cache[2][1].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][5]~q\);

-- Location: FF_X61_Y27_N23
\Unit2|tmp_cache[2][1].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][5]~q\);

-- Location: FF_X61_Y27_N17
\Unit2|tmp_cache[2][1].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~17_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][5]~q\);

-- Location: LCCOMB_X61_Y27_N16
\Unit2|data_out~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~143_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][5]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][5]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][5]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][5]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~143_combout\);

-- Location: FF_X62_Y29_N23
\Unit2|tmp_cache[2][1].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~65_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][5]~q\);

-- Location: LCCOMB_X62_Y29_N22
\Unit2|data_out~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~144_combout\ = (\Unit2|data_out~143_combout\ & (((\Unit2|tmp_cache[2][1].words[3][5]~q\)) # (!\Unit0|U3|Mux15~1_combout\))) # (!\Unit2|data_out~143_combout\ & (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[2][1].words[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~143_combout\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][5]~q\,
	datad => \Unit2|tmp_cache[2][1].words[1][5]~q\,
	combout => \Unit2|data_out~144_combout\);

-- Location: LCCOMB_X61_Y26_N2
\Unit2|data_out~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~151_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][0].words[2][5]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][0].words[0][5]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[2][5]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[0][5]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~151_combout\);

-- Location: LCCOMB_X61_Y26_N6
\Unit2|data_out~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~152_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~151_combout\ & ((\Unit2|tmp_cache[3][0].words[3][5]~q\))) # (!\Unit2|data_out~151_combout\ & (\Unit2|tmp_cache[3][0].words[1][5]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[1][5]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[3][5]~q\,
	datad => \Unit2|data_out~151_combout\,
	combout => \Unit2|data_out~152_combout\);

-- Location: LCCOMB_X60_Y29_N14
\Unit2|data_out~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~154_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][1].words[1][5]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[0][5]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][5]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[0][5]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~154_combout\);

-- Location: LCCOMB_X59_Y25_N0
\Unit2|data_out~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~155_combout\ = (\Unit2|data_out~154_combout\ & (((\Unit2|tmp_cache[0][1].words[3][5]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~154_combout\ & (\Unit2|tmp_cache[0][1].words[2][5]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[2][5]~q\,
	datab => \Unit2|tmp_cache[0][1].words[3][5]~q\,
	datac => \Unit2|data_out~154_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~155_combout\);

-- Location: LCCOMB_X61_Y31_N12
\Unit2|data_out~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~161_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[2][0].words[1][6]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[2][0].words[0][6]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][6]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][6]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~161_combout\);

-- Location: LCCOMB_X61_Y29_N4
\Unit2|data_out~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~162_combout\ = (\Unit2|data_out~161_combout\ & ((\Unit2|tmp_cache[2][0].words[3][6]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~161_combout\ & (((\Unit2|tmp_cache[2][0].words[2][6]~q\ & \Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[3][6]~q\,
	datab => \Unit2|data_out~161_combout\,
	datac => \Unit2|tmp_cache[2][0].words[2][6]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~162_combout\);

-- Location: FF_X61_Y27_N11
\Unit2|tmp_cache[2][1].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][6]~q\);

-- Location: FF_X63_Y26_N19
\Unit2|tmp_cache[1][1].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~34_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][6]~q\);

-- Location: FF_X63_Y26_N13
\Unit2|tmp_cache[1][1].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~18_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][6]~q\);

-- Location: LCCOMB_X63_Y26_N12
\Unit2|data_out~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~168_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][6]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][6]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][6]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~168_combout\);

-- Location: LCCOMB_X62_Y31_N26
\Unit2|data_out~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~177_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[1][0].words[2][6]~q\) # (\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[1][0].words[0][6]~q\ & ((!\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[0][6]~q\,
	datab => \Unit2|tmp_cache[1][0].words[2][6]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~177_combout\);

-- Location: LCCOMB_X62_Y31_N8
\Unit2|data_out~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~178_combout\ = (\Unit2|data_out~177_combout\ & ((\Unit2|tmp_cache[1][0].words[3][6]~q\) # ((!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~177_combout\ & (((\Unit2|tmp_cache[1][0].words[1][6]~q\ & \Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[3][6]~q\,
	datab => \Unit2|tmp_cache[1][0].words[1][6]~q\,
	datac => \Unit2|data_out~177_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~178_combout\);

-- Location: LCCOMB_X65_Y26_N12
\Unit2|data_out~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~179_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[1][6]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[0][6]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[0][6]~q\,
	datab => \Unit2|tmp_cache[0][0].words[1][6]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~179_combout\);

-- Location: FF_X58_Y27_N17
\Unit2|tmp_cache[2][1].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][7]~q\);

-- Location: FF_X59_Y28_N23
\Unit2|tmp_cache[1][1].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][7]~q\);

-- Location: FF_X63_Y26_N27
\Unit2|tmp_cache[1][1].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[0][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][7]~q\);

-- Location: LCCOMB_X61_Y31_N18
\Unit2|data_out~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~189_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][7]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][7]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][7]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~189_combout\);

-- Location: LCCOMB_X61_Y31_N22
\Unit2|data_out~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~190_combout\ = (\Unit2|data_out~189_combout\ & (((\Unit2|tmp_cache[2][0].words[3][7]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~189_combout\ & (\Unit2|tmp_cache[2][0].words[2][7]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[2][7]~q\,
	datab => \Unit2|data_out~189_combout\,
	datac => \Unit2|tmp_cache[2][0].words[3][7]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~190_combout\);

-- Location: LCCOMB_X60_Y29_N18
\Unit2|data_out~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~194_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][1].words[1][7]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[0][7]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][7]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[0][7]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~194_combout\);

-- Location: LCCOMB_X60_Y29_N26
\Unit2|data_out~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~195_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~194_combout\ & (\Unit2|tmp_cache[0][1].words[3][7]~q\)) # (!\Unit2|data_out~194_combout\ & ((\Unit2|tmp_cache[0][1].words[2][7]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[3][7]~q\,
	datac => \Unit2|tmp_cache[0][1].words[2][7]~q\,
	datad => \Unit2|data_out~194_combout\,
	combout => \Unit2|data_out~195_combout\);

-- Location: FF_X58_Y27_N13
\Unit2|tmp_cache[2][1].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[0][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][8]~q\);

-- Location: FF_X59_Y29_N17
\Unit2|tmp_cache[3][1].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][8]~q\);

-- Location: FF_X58_Y29_N29
\Unit2|tmp_cache[3][1].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][8]~q\);

-- Location: FF_X58_Y29_N3
\Unit2|tmp_cache[3][1].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~20_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][8]~q\);

-- Location: LCCOMB_X58_Y29_N2
\Unit2|data_out~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~205_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][8]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][8]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][8]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~205_combout\);

-- Location: FF_X59_Y29_N27
\Unit2|tmp_cache[3][1].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~68_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][8]~q\);

-- Location: LCCOMB_X59_Y29_N26
\Unit2|data_out~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~206_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~205_combout\ & ((\Unit2|tmp_cache[3][1].words[3][8]~q\))) # (!\Unit2|data_out~205_combout\ & (\Unit2|tmp_cache[3][1].words[1][8]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[1][8]~q\,
	datac => \Unit2|tmp_cache[3][1].words[3][8]~q\,
	datad => \Unit2|data_out~205_combout\,
	combout => \Unit2|data_out~206_combout\);

-- Location: FF_X59_Y27_N1
\Unit2|tmp_cache[1][1].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][8]~q\);

-- Location: FF_X58_Y30_N21
\Unit2|tmp_cache[1][1].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][8]~q\);

-- Location: FF_X58_Y30_N7
\Unit2|tmp_cache[1][1].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~20_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][8]~q\);

-- Location: LCCOMB_X58_Y30_N6
\Unit2|data_out~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~208_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][8]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][8]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][8]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~208_combout\);

-- Location: FF_X59_Y28_N3
\Unit2|tmp_cache[1][1].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~68_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][8]~q\);

-- Location: LCCOMB_X59_Y28_N2
\Unit2|data_out~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~209_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~208_combout\ & ((\Unit2|tmp_cache[1][1].words[3][8]~q\))) # (!\Unit2|data_out~208_combout\ & (\Unit2|tmp_cache[1][1].words[2][8]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[2][8]~q\,
	datac => \Unit2|tmp_cache[1][1].words[3][8]~q\,
	datad => \Unit2|data_out~208_combout\,
	combout => \Unit2|data_out~209_combout\);

-- Location: LCCOMB_X56_Y28_N26
\Unit2|data_out~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~214_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[1][8]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][1].words[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[1][8]~q\,
	datac => \Unit2|tmp_cache[0][1].words[0][8]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~214_combout\);

-- Location: LCCOMB_X56_Y28_N28
\Unit2|data_out~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~215_combout\ = (\Unit2|data_out~214_combout\ & (((\Unit2|tmp_cache[0][1].words[3][8]~q\)) # (!\Unit0|U3|Mux14~1_combout\))) # (!\Unit2|data_out~214_combout\ & (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[0][1].words[2][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~214_combout\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[3][8]~q\,
	datad => \Unit2|tmp_cache[0][1].words[2][8]~q\,
	combout => \Unit2|data_out~215_combout\);

-- Location: LCCOMB_X57_Y26_N26
\Unit2|data_out~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~217_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[1][0].words[2][8]~q\) # (\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[1][0].words[0][8]~q\ & ((!\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[0][8]~q\,
	datab => \Unit2|tmp_cache[1][0].words[2][8]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~217_combout\);

-- Location: LCCOMB_X57_Y26_N24
\Unit2|data_out~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~218_combout\ = (\Unit2|data_out~217_combout\ & (((\Unit2|tmp_cache[1][0].words[3][8]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~217_combout\ & (\Unit2|tmp_cache[1][0].words[1][8]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~217_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][8]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][8]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~218_combout\);

-- Location: LCCOMB_X60_Y31_N10
\Unit2|data_out~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~219_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][8]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[0][8]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][8]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][0].words[0][8]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~219_combout\);

-- Location: FF_X59_Y29_N23
\Unit2|tmp_cache[3][1].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][9]~q\);

-- Location: FF_X59_Y28_N1
\Unit2|tmp_cache[1][1].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~53_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][9]~q\);

-- Location: FF_X58_Y30_N9
\Unit2|tmp_cache[1][1].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][9]~q\);

-- Location: FF_X58_Y30_N27
\Unit2|tmp_cache[1][1].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~21_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][9]~q\);

-- Location: LCCOMB_X58_Y30_N26
\Unit2|data_out~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~226_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][9]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][9]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][9]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~226_combout\);

-- Location: FF_X59_Y28_N15
\Unit2|tmp_cache[1][1].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[3][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][9]~q\);

-- Location: LCCOMB_X59_Y28_N0
\Unit2|data_out~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~227_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~226_combout\ & (\Unit2|tmp_cache[1][1].words[3][9]~q\)) # (!\Unit2|data_out~226_combout\ & ((\Unit2|tmp_cache[1][1].words[2][9]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[3][9]~q\,
	datac => \Unit2|tmp_cache[1][1].words[2][9]~q\,
	datad => \Unit2|data_out~226_combout\,
	combout => \Unit2|data_out~227_combout\);

-- Location: LCCOMB_X55_Y28_N22
\Unit2|data_out~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~229_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][9]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][9]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][9]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~229_combout\);

-- Location: LCCOMB_X57_Y29_N28
\Unit2|data_out~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~231_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][9]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][9]~q\,
	datac => \Unit2|tmp_cache[3][0].words[0][9]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~231_combout\);

-- Location: LCCOMB_X57_Y29_N26
\Unit2|data_out~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~232_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~231_combout\ & ((\Unit2|tmp_cache[3][0].words[3][9]~q\))) # (!\Unit2|data_out~231_combout\ & (\Unit2|tmp_cache[3][0].words[1][9]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[1][9]~q\,
	datac => \Unit2|tmp_cache[3][0].words[3][9]~q\,
	datad => \Unit2|data_out~231_combout\,
	combout => \Unit2|data_out~232_combout\);

-- Location: LCCOMB_X57_Y26_N0
\Unit2|data_out~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~237_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[1][0].words[2][9]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[1][0].words[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[2][9]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|tmp_cache[1][0].words[0][9]~q\,
	combout => \Unit2|data_out~237_combout\);

-- Location: LCCOMB_X57_Y26_N10
\Unit2|data_out~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~238_combout\ = (\Unit2|data_out~237_combout\ & (((\Unit2|tmp_cache[1][0].words[3][9]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~237_combout\ & (\Unit2|tmp_cache[1][0].words[1][9]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[1][9]~q\,
	datab => \Unit2|data_out~237_combout\,
	datac => \Unit2|tmp_cache[1][0].words[3][9]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~238_combout\);

-- Location: FF_X60_Y27_N13
\Unit2|tmp_cache[2][1].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][10]~q\);

-- Location: FF_X58_Y27_N19
\Unit2|tmp_cache[2][1].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][10]~q\);

-- Location: FF_X58_Y27_N21
\Unit2|tmp_cache[2][1].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~22_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][10]~q\);

-- Location: LCCOMB_X58_Y27_N20
\Unit2|data_out~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~243_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][10]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][10]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[2][10]~q\,
	datac => \Unit2|tmp_cache[2][1].words[0][10]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~243_combout\);

-- Location: FF_X60_Y27_N3
\Unit2|tmp_cache[2][1].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~70_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][10]~q\);

-- Location: LCCOMB_X60_Y27_N2
\Unit2|data_out~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~244_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~243_combout\ & ((\Unit2|tmp_cache[2][1].words[3][10]~q\))) # (!\Unit2|data_out~243_combout\ & (\Unit2|tmp_cache[2][1].words[1][10]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[1][10]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][10]~q\,
	datad => \Unit2|data_out~243_combout\,
	combout => \Unit2|data_out~244_combout\);

-- Location: FF_X59_Y29_N1
\Unit2|tmp_cache[3][1].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][10]~q\);

-- Location: FF_X58_Y29_N9
\Unit2|tmp_cache[3][1].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][10]~q\);

-- Location: FF_X58_Y29_N19
\Unit2|tmp_cache[3][1].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~22_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][10]~q\);

-- Location: LCCOMB_X58_Y29_N18
\Unit2|data_out~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~245_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][10]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[2][10]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][1].words[0][10]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~245_combout\);

-- Location: FF_X59_Y29_N11
\Unit2|tmp_cache[3][1].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~70_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][10]~q\);

-- Location: LCCOMB_X59_Y29_N10
\Unit2|data_out~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~246_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~245_combout\ & ((\Unit2|tmp_cache[3][1].words[3][10]~q\))) # (!\Unit2|data_out~245_combout\ & (\Unit2|tmp_cache[3][1].words[1][10]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[1][10]~q\,
	datac => \Unit2|tmp_cache[3][1].words[3][10]~q\,
	datad => \Unit2|data_out~245_combout\,
	combout => \Unit2|data_out~246_combout\);

-- Location: FF_X59_Y27_N11
\Unit2|tmp_cache[1][1].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][10]~q\);

-- Location: LCCOMB_X57_Y29_N2
\Unit2|data_out~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~251_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][10]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][10]~q\,
	datac => \Unit2|tmp_cache[3][0].words[0][10]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~251_combout\);

-- Location: LCCOMB_X57_Y29_N4
\Unit2|data_out~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~252_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~251_combout\ & (\Unit2|tmp_cache[3][0].words[3][10]~q\)) # (!\Unit2|data_out~251_combout\ & ((\Unit2|tmp_cache[3][0].words[1][10]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|data_out~251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|data_out~251_combout\,
	datac => \Unit2|tmp_cache[3][0].words[3][10]~q\,
	datad => \Unit2|tmp_cache[3][0].words[1][10]~q\,
	combout => \Unit2|data_out~252_combout\);

-- Location: FF_X59_Y29_N13
\Unit2|tmp_cache[3][1].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~39_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][11]~q\);

-- Location: FF_X58_Y29_N21
\Unit2|tmp_cache[3][1].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][11]~q\);

-- Location: FF_X58_Y29_N31
\Unit2|tmp_cache[3][1].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~23_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][11]~q\);

-- Location: LCCOMB_X58_Y29_N30
\Unit2|data_out~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~261_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][11]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][11]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][11]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~261_combout\);

-- Location: FF_X59_Y29_N19
\Unit2|tmp_cache[3][1].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][11]~q\);

-- Location: LCCOMB_X59_Y29_N12
\Unit2|data_out~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~262_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~261_combout\ & (\Unit2|tmp_cache[3][1].words[3][11]~q\)) # (!\Unit2|data_out~261_combout\ & ((\Unit2|tmp_cache[3][1].words[1][11]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[3][11]~q\,
	datac => \Unit2|tmp_cache[3][1].words[1][11]~q\,
	datad => \Unit2|data_out~261_combout\,
	combout => \Unit2|data_out~262_combout\);

-- Location: FF_X60_Y27_N29
\Unit2|tmp_cache[2][1].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][11]~q\);

-- Location: FF_X58_Y27_N15
\Unit2|tmp_cache[2][1].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][11]~q\);

-- Location: LCCOMB_X55_Y28_N6
\Unit2|data_out~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~269_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][11]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][11]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][11]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~269_combout\);

-- Location: LCCOMB_X55_Y28_N30
\Unit2|data_out~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~270_combout\ = (\Unit2|data_out~269_combout\ & (((\Unit2|tmp_cache[2][0].words[3][11]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~269_combout\ & (\Unit2|tmp_cache[2][0].words[2][11]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~269_combout\,
	datab => \Unit2|tmp_cache[2][0].words[2][11]~q\,
	datac => \Unit2|tmp_cache[2][0].words[3][11]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~270_combout\);

-- Location: LCCOMB_X56_Y28_N14
\Unit2|data_out~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~274_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[1][11]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][1].words[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[1][11]~q\,
	datac => \Unit2|tmp_cache[0][1].words[0][11]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~274_combout\);

-- Location: LCCOMB_X56_Y28_N10
\Unit2|data_out~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~275_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~274_combout\ & (\Unit2|tmp_cache[0][1].words[3][11]~q\)) # (!\Unit2|data_out~274_combout\ & ((\Unit2|tmp_cache[0][1].words[2][11]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (\Unit2|data_out~274_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|data_out~274_combout\,
	datac => \Unit2|tmp_cache[0][1].words[3][11]~q\,
	datad => \Unit2|tmp_cache[0][1].words[2][11]~q\,
	combout => \Unit2|data_out~275_combout\);

-- Location: LCCOMB_X57_Y26_N2
\Unit2|data_out~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~277_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\) # ((\Unit2|tmp_cache[1][0].words[2][11]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][0].words[0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[1][0].words[0][11]~q\,
	datad => \Unit2|tmp_cache[1][0].words[2][11]~q\,
	combout => \Unit2|data_out~277_combout\);

-- Location: LCCOMB_X57_Y26_N14
\Unit2|data_out~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~278_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~277_combout\ & ((\Unit2|tmp_cache[1][0].words[3][11]~q\))) # (!\Unit2|data_out~277_combout\ & (\Unit2|tmp_cache[1][0].words[1][11]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][11]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][11]~q\,
	datad => \Unit2|data_out~277_combout\,
	combout => \Unit2|data_out~278_combout\);

-- Location: FF_X60_Y27_N15
\Unit2|tmp_cache[2][1].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][12]~q\);

-- Location: FF_X58_Y27_N1
\Unit2|tmp_cache[2][1].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][12]~q\);

-- Location: FF_X58_Y27_N27
\Unit2|tmp_cache[2][1].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~24_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][12]~q\);

-- Location: LCCOMB_X58_Y27_N26
\Unit2|data_out~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~283_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][12]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][12]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[2][12]~q\,
	datac => \Unit2|tmp_cache[2][1].words[0][12]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~283_combout\);

-- Location: FF_X60_Y27_N17
\Unit2|tmp_cache[2][1].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~72_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][12]~q\);

-- Location: LCCOMB_X60_Y27_N16
\Unit2|data_out~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~284_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~283_combout\ & ((\Unit2|tmp_cache[2][1].words[3][12]~q\))) # (!\Unit2|data_out~283_combout\ & (\Unit2|tmp_cache[2][1].words[1][12]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[1][12]~q\,
	datac => \Unit2|tmp_cache[2][1].words[3][12]~q\,
	datad => \Unit2|data_out~283_combout\,
	combout => \Unit2|data_out~284_combout\);

-- Location: FF_X59_Y29_N29
\Unit2|tmp_cache[3][1].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][12]~q\);

-- Location: FF_X58_Y29_N13
\Unit2|tmp_cache[3][1].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][12]~q\);

-- Location: FF_X58_Y29_N27
\Unit2|tmp_cache[3][1].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~24_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][12]~q\);

-- Location: LCCOMB_X58_Y29_N26
\Unit2|data_out~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~285_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][12]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[2][12]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][1].words[0][12]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~285_combout\);

-- Location: FF_X59_Y29_N7
\Unit2|tmp_cache[3][1].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~72_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][12]~q\);

-- Location: LCCOMB_X59_Y29_N6
\Unit2|data_out~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~286_combout\ = (\Unit2|data_out~285_combout\ & (((\Unit2|tmp_cache[3][1].words[3][12]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~285_combout\ & (\Unit2|tmp_cache[3][1].words[1][12]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~285_combout\,
	datab => \Unit2|tmp_cache[3][1].words[1][12]~q\,
	datac => \Unit2|tmp_cache[3][1].words[3][12]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~286_combout\);

-- Location: LCCOMB_X61_Y25_N10
\Unit2|data_out~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~287_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~286_combout\))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (\Unit2|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~38_combout\,
	datab => \Unit2|data_out\(12),
	datac => \Unit2|data_out~286_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~287_combout\);

-- Location: FF_X59_Y27_N23
\Unit2|tmp_cache[1][1].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][12]~q\);

-- Location: FF_X58_Y30_N25
\Unit2|tmp_cache[1][1].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][12]~q\);

-- Location: FF_X58_Y30_N3
\Unit2|tmp_cache[1][1].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~24_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][12]~q\);

-- Location: LCCOMB_X58_Y30_N2
\Unit2|data_out~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~288_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][12]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][12]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][12]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~288_combout\);

-- Location: FF_X59_Y28_N9
\Unit2|tmp_cache[1][1].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~72_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][12]~q\);

-- Location: LCCOMB_X59_Y28_N8
\Unit2|data_out~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~289_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~288_combout\ & ((\Unit2|tmp_cache[1][1].words[3][12]~q\))) # (!\Unit2|data_out~288_combout\ & (\Unit2|tmp_cache[1][1].words[2][12]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[2][12]~q\,
	datac => \Unit2|tmp_cache[1][1].words[3][12]~q\,
	datad => \Unit2|data_out~288_combout\,
	combout => \Unit2|data_out~289_combout\);

-- Location: LCCOMB_X61_Y25_N12
\Unit2|data_out~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~290_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~287_combout\ & (\Unit2|data_out~289_combout\)) # (!\Unit2|data_out~287_combout\ & ((\Unit2|data_out~284_combout\))))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~289_combout\,
	datab => \Unit2|data_out~284_combout\,
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out~287_combout\,
	combout => \Unit2|data_out~290_combout\);

-- Location: LCCOMB_X56_Y28_N12
\Unit2|data_out~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~294_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[1][12]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][1].words[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[1][12]~q\,
	datac => \Unit2|tmp_cache[0][1].words[0][12]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~294_combout\);

-- Location: LCCOMB_X57_Y26_N16
\Unit2|data_out~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~297_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[1][0].words[2][12]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[1][0].words[0][12]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[2][12]~q\,
	datac => \Unit2|tmp_cache[1][0].words[0][12]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~297_combout\);

-- Location: FF_X59_Y28_N31
\Unit2|tmp_cache[1][1].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~57_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][13]~q\);

-- Location: FF_X58_Y30_N17
\Unit2|tmp_cache[1][1].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][13]~q\);

-- Location: FF_X58_Y30_N15
\Unit2|tmp_cache[1][1].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~25_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][13]~q\);

-- Location: LCCOMB_X58_Y30_N14
\Unit2|data_out~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~306_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][13]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][13]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][13]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~306_combout\);

-- Location: FF_X59_Y28_N13
\Unit2|tmp_cache[1][1].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~73_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][13]~q\);

-- Location: LCCOMB_X59_Y28_N30
\Unit2|data_out~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~307_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~306_combout\ & (\Unit2|tmp_cache[1][1].words[3][13]~q\)) # (!\Unit2|data_out~306_combout\ & ((\Unit2|tmp_cache[1][1].words[2][13]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[3][13]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[1][1].words[2][13]~q\,
	datad => \Unit2|data_out~306_combout\,
	combout => \Unit2|data_out~307_combout\);

-- Location: LCCOMB_X57_Y29_N16
\Unit2|data_out~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~311_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][13]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][13]~q\,
	datac => \Unit2|tmp_cache[3][0].words[0][13]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~311_combout\);

-- Location: LCCOMB_X57_Y29_N14
\Unit2|data_out~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~312_combout\ = (\Unit2|data_out~311_combout\ & (((\Unit2|tmp_cache[3][0].words[3][13]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~311_combout\ & (\Unit2|tmp_cache[3][0].words[1][13]~q\ & (\Unit0|U3|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[1][13]~q\,
	datab => \Unit2|data_out~311_combout\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit2|tmp_cache[3][0].words[3][13]~q\,
	combout => \Unit2|data_out~312_combout\);

-- Location: LCCOMB_X57_Y26_N30
\Unit2|data_out~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~317_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[1][0].words[2][13]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[1][0].words[0][13]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[2][13]~q\,
	datac => \Unit2|tmp_cache[1][0].words[0][13]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~317_combout\);

-- Location: LCCOMB_X59_Y25_N12
\Unit2|data_out~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~318_combout\ = (\Unit2|data_out~317_combout\ & (((\Unit2|tmp_cache[1][0].words[3][13]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~317_combout\ & (\Unit2|tmp_cache[1][0].words[1][13]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[1][13]~q\,
	datab => \Unit2|data_out~317_combout\,
	datac => \Unit2|tmp_cache[1][0].words[3][13]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~318_combout\);

-- Location: LCCOMB_X55_Y28_N0
\Unit2|data_out~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~321_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][14]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][14]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][14]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~321_combout\);

-- Location: LCCOMB_X58_Y28_N12
\Unit2|data_out~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~322_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~321_combout\ & (\Unit2|tmp_cache[2][0].words[3][14]~q\)) # (!\Unit2|data_out~321_combout\ & ((\Unit2|tmp_cache[2][0].words[2][14]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[3][14]~q\,
	datac => \Unit2|tmp_cache[2][0].words[2][14]~q\,
	datad => \Unit2|data_out~321_combout\,
	combout => \Unit2|data_out~322_combout\);

-- Location: FF_X58_Y27_N9
\Unit2|tmp_cache[2][1].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][14]~q\);

-- Location: FF_X59_Y28_N11
\Unit2|tmp_cache[1][1].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~58_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][14]~q\);

-- Location: LCCOMB_X60_Y26_N6
\Unit2|data_out~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~331_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][14]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][14]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|tmp_cache[3][0].words[0][14]~q\,
	combout => \Unit2|data_out~331_combout\);

-- Location: LCCOMB_X60_Y26_N24
\Unit2|data_out~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~332_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~331_combout\ & (\Unit2|tmp_cache[3][0].words[3][14]~q\)) # (!\Unit2|data_out~331_combout\ & ((\Unit2|tmp_cache[3][0].words[1][14]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[3][14]~q\,
	datac => \Unit2|tmp_cache[3][0].words[1][14]~q\,
	datad => \Unit2|data_out~331_combout\,
	combout => \Unit2|data_out~332_combout\);

-- Location: FF_X59_Y29_N9
\Unit2|tmp_cache[3][1].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~43_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][15]~q\);

-- Location: FF_X58_Y29_N5
\Unit2|tmp_cache[3][1].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][15]~q\);

-- Location: FF_X58_Y29_N7
\Unit2|tmp_cache[3][1].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~27_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][15]~q\);

-- Location: LCCOMB_X58_Y29_N6
\Unit2|data_out~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~341_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][15]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][15]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][15]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~341_combout\);

-- Location: FF_X59_Y29_N31
\Unit2|tmp_cache[3][1].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][15]~q\);

-- Location: LCCOMB_X59_Y29_N8
\Unit2|data_out~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~342_combout\ = (\Unit2|data_out~341_combout\ & ((\Unit2|tmp_cache[3][1].words[3][15]~q\) # ((!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~341_combout\ & (((\Unit2|tmp_cache[3][1].words[1][15]~q\ & \Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[3][15]~q\,
	datab => \Unit2|data_out~341_combout\,
	datac => \Unit2|tmp_cache[3][1].words[1][15]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~342_combout\);

-- Location: FF_X60_Y27_N5
\Unit2|tmp_cache[2][1].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][15]~q\);

-- Location: FF_X58_Y27_N3
\Unit2|tmp_cache[2][1].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][15]~q\);

-- Location: FF_X63_Y25_N9
\Unit2|tmp_cache[2][1].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~27_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][15]~q\);

-- Location: LCCOMB_X63_Y25_N8
\Unit2|data_out~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~343_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[2][1].words[2][15]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[2][1].words[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][15]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][15]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~343_combout\);

-- Location: FF_X63_Y25_N27
\Unit2|tmp_cache[2][1].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~75_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][15]~q\);

-- Location: LCCOMB_X63_Y25_N26
\Unit2|data_out~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~344_combout\ = (\Unit2|data_out~343_combout\ & (((\Unit2|tmp_cache[2][1].words[3][15]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~343_combout\ & (\Unit2|tmp_cache[2][1].words[1][15]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[1][15]~q\,
	datab => \Unit2|data_out~343_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][15]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~344_combout\);

-- Location: LCCOMB_X63_Y25_N12
\Unit2|data_out~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~345_combout\ = (\Unit2|data_out[9]~43_combout\ & (((\Unit2|data_out[9]~38_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out[9]~38_combout\ & (\Unit2|data_out~344_combout\)) # (!\Unit2|data_out[9]~38_combout\ & 
-- ((\Unit2|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~344_combout\,
	datab => \Unit2|data_out[9]~43_combout\,
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out\(15),
	combout => \Unit2|data_out~345_combout\);

-- Location: FF_X59_Y28_N17
\Unit2|tmp_cache[1][1].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~59_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][15]~q\);

-- Location: FF_X63_Y28_N29
\Unit2|tmp_cache[1][1].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~43_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][15]~q\);

-- Location: FF_X58_Y30_N1
\Unit2|tmp_cache[1][1].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~27_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][15]~q\);

-- Location: LCCOMB_X58_Y30_N0
\Unit2|data_out~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~346_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][15]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][15]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][15]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~346_combout\);

-- Location: FF_X59_Y28_N27
\Unit2|tmp_cache[1][1].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~75_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][15]~q\);

-- Location: LCCOMB_X58_Y30_N22
\Unit2|data_out~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~347_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~346_combout\ & (\Unit2|tmp_cache[1][1].words[3][15]~q\)) # (!\Unit2|data_out~346_combout\ & ((\Unit2|tmp_cache[1][1].words[2][15]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[3][15]~q\,
	datab => \Unit2|tmp_cache[1][1].words[2][15]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|data_out~346_combout\,
	combout => \Unit2|data_out~347_combout\);

-- Location: LCCOMB_X63_Y29_N26
\Unit2|data_out~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~348_combout\ = (\Unit2|data_out~345_combout\ & (((\Unit2|data_out~347_combout\) # (!\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out~345_combout\ & (\Unit2|data_out~342_combout\ & ((\Unit2|data_out[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~342_combout\,
	datab => \Unit2|data_out~347_combout\,
	datac => \Unit2|data_out~345_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~348_combout\);

-- Location: LCCOMB_X60_Y26_N10
\Unit2|data_out~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~351_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][0].words[2][15]~q\))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (\Unit2|tmp_cache[3][0].words[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[0][15]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|tmp_cache[3][0].words[2][15]~q\,
	combout => \Unit2|data_out~351_combout\);

-- Location: LCCOMB_X60_Y26_N4
\Unit2|data_out~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~352_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~351_combout\ & ((\Unit2|tmp_cache[3][0].words[3][15]~q\))) # (!\Unit2|data_out~351_combout\ & (\Unit2|tmp_cache[3][0].words[1][15]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[1][15]~q\,
	datab => \Unit2|tmp_cache[3][0].words[3][15]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit2|data_out~351_combout\,
	combout => \Unit2|data_out~352_combout\);

-- Location: LCCOMB_X57_Y26_N22
\Unit2|data_out~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~357_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\) # ((\Unit2|tmp_cache[1][0].words[2][15]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][0].words[0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[1][0].words[0][15]~q\,
	datad => \Unit2|tmp_cache[1][0].words[2][15]~q\,
	combout => \Unit2|data_out~357_combout\);

-- Location: LCCOMB_X59_Y26_N12
\Unit2|data_out~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~358_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~357_combout\ & ((\Unit2|tmp_cache[1][0].words[3][15]~q\))) # (!\Unit2|data_out~357_combout\ & (\Unit2|tmp_cache[1][0].words[1][15]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[1][15]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|data_out~357_combout\,
	datad => \Unit2|tmp_cache[1][0].words[3][15]~q\,
	combout => \Unit2|data_out~358_combout\);

-- Location: LCCOMB_X72_Y25_N14
\Unit0|U0|WideOr6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr6~1_combout\ = (\Unit0|U0|state.S_ADD~q\) # (\Unit0|U0|state.S_MULTb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|state.S_ADD~q\,
	datad => \Unit0|U0|state.S_MULTb~q\,
	combout => \Unit0|U0|WideOr6~1_combout\);

-- Location: LCCOMB_X70_Y26_N10
\Unit0|U0|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr5~0_combout\ = (!\Unit0|U0|state.S_ADDb~q\ & (!\Unit0|U0|state.S_LONG_SAVE~q\ & (!\Unit0|U0|state.S_SHORT_SAVE~q\ & !\Unit0|U0|state.S_REG_ADDR_SAVE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_ADDb~q\,
	datab => \Unit0|U0|state.S_LONG_SAVE~q\,
	datac => \Unit0|U0|state.S_SHORT_SAVE~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	combout => \Unit0|U0|WideOr5~0_combout\);

-- Location: FF_X72_Y25_N13
\Unit0|U0|state.S_JUMP_Zb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_JUMP_Za~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_JUMP_Zb~q\);

-- Location: FF_X68_Y24_N11
\Unit2|Unit1|slowClock:counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[5]~q\);

-- Location: FF_X68_Y24_N23
\Unit2|Unit1|slowClock:counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[11]~q\);

-- Location: LCCOMB_X68_Y24_N0
\Unit2|Unit1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~2_combout\ = (!\Unit2|Unit1|slowClock:counter[10]~q\ & (!\Unit2|Unit1|slowClock:counter[9]~q\ & (!\Unit2|Unit1|slowClock:counter[11]~q\ & !\Unit2|Unit1|slowClock:counter[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[10]~q\,
	datab => \Unit2|Unit1|slowClock:counter[9]~q\,
	datac => \Unit2|Unit1|slowClock:counter[11]~q\,
	datad => \Unit2|Unit1|slowClock:counter[8]~q\,
	combout => \Unit2|Unit1|Equal0~2_combout\);

-- Location: FF_X68_Y24_N31
\Unit2|Unit1|slowClock:counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[15]~q\);

-- Location: FF_X68_Y23_N11
\Unit2|Unit1|slowClock:counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[21]~q\);

-- Location: FF_X68_Y23_N13
\Unit2|Unit1|slowClock:counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[22]~q\);

-- Location: LCCOMB_X69_Y23_N26
\Unit2|Unit1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~6_combout\ = (!\Unit2|Unit1|slowClock:counter[22]~q\ & (!\Unit2|Unit1|slowClock:counter[23]~q\ & (!\Unit2|Unit1|slowClock:counter[21]~q\ & !\Unit2|Unit1|slowClock:counter[20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[22]~q\,
	datab => \Unit2|Unit1|slowClock:counter[23]~q\,
	datac => \Unit2|Unit1|slowClock:counter[21]~q\,
	datad => \Unit2|Unit1|slowClock:counter[20]~q\,
	combout => \Unit2|Unit1|Equal0~6_combout\);

-- Location: FF_X68_Y23_N25
\Unit2|Unit1|slowClock:counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[28]~q\);

-- Location: FF_X68_Y23_N27
\Unit2|Unit1|slowClock:counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[29]~q\);

-- Location: FF_X68_Y23_N29
\Unit2|Unit1|slowClock:counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[30]~q\);

-- Location: FF_X68_Y23_N31
\Unit2|Unit1|slowClock:counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[31]~q\);

-- Location: LCCOMB_X69_Y23_N6
\Unit2|Unit1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~8_combout\ = (!\Unit2|Unit1|slowClock:counter[31]~q\ & (!\Unit2|Unit1|slowClock:counter[30]~q\ & (!\Unit2|Unit1|slowClock:counter[29]~q\ & !\Unit2|Unit1|slowClock:counter[28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[31]~q\,
	datab => \Unit2|Unit1|slowClock:counter[30]~q\,
	datac => \Unit2|Unit1|slowClock:counter[29]~q\,
	datad => \Unit2|Unit1|slowClock:counter[28]~q\,
	combout => \Unit2|Unit1|Equal0~8_combout\);

-- Location: LCCOMB_X67_Y26_N24
\Unit2|tmp_cache[0][0].tag[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].tag[5]~0_combout\ = (\Unit2|read_replace~q\ & (\Unit2|read_line\(0))) # (!\Unit2|read_replace~q\ & (((\Unit2|write_line\(0)) # (!\Unit2|write_replace~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|read_line\(0),
	datac => \Unit2|write_replace~q\,
	datad => \Unit2|write_line\(0),
	combout => \Unit2|tmp_cache[0][0].tag[5]~0_combout\);

-- Location: LCCOMB_X65_Y27_N22
\Unit2|address_sent[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[8]~5_combout\ = (\Unit0|U0|Ms_ctrl\(1) & (\Unit1|U2|RFr1[8]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U1|tmp_PC\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(1),
	datab => \Unit1|U2|RFr1[8]~_Duplicate_1_q\,
	datad => \Unit0|U1|tmp_PC\(8),
	combout => \Unit2|address_sent[8]~5_combout\);

-- Location: LCCOMB_X65_Y27_N0
\Unit2|address_sent[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[10]~7_combout\ = (\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[10]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(10),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit1|U2|RFr1[10]~_Duplicate_1_q\,
	combout => \Unit2|address_sent[10]~7_combout\);

-- Location: LCCOMB_X69_Y26_N6
\Unit0|U0|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector54~1_combout\ = (!\Unit0|U0|state.S_FETCH_INST~q\ & (\Unit0|U0|big_addr~q\ & (!\Unit0|U0|state.S_OUTPUT_MEMa~q\ & \Unit0|U0|Selector54~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_FETCH_INST~q\,
	datab => \Unit0|U0|big_addr~q\,
	datac => \Unit0|U0|state.S_OUTPUT_MEMa~q\,
	datad => \Unit0|U0|Selector54~0_combout\,
	combout => \Unit0|U0|Selector54~1_combout\);

-- Location: LCCOMB_X72_Y25_N18
\Unit0|U0|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector60~0_combout\ = (\Unit0|U0|state.S_JUMP_Za~q\) # ((!\Unit0|U0|state.S_JUMP_Zb~q\ & (!\Unit0|U0|state.S_FETCH_INST~q\ & \Unit0|U0|jmpen_ctrl~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_JUMP_Zb~q\,
	datab => \Unit0|U0|state.S_FETCH_INST~q\,
	datac => \Unit0|U0|jmpen_ctrl~q\,
	datad => \Unit0|U0|state.S_JUMP_Za~q\,
	combout => \Unit0|U0|Selector60~0_combout\);

-- Location: LCCOMB_X68_Y29_N12
\Unit1|U3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~0_combout\ = \Unit1|U2|RFr2\(0) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(0),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~0_combout\);

-- Location: LCCOMB_X68_Y29_N10
\Unit1|U3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~8_combout\ = \Unit1|U2|RFr2\(2) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(2),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~8_combout\);

-- Location: LCCOMB_X69_Y29_N4
\Unit1|U3|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~11_combout\ = \Unit1|U2|RFr2\(3) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(3),
	datac => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~11_combout\);

-- Location: LCCOMB_X69_Y28_N22
\Unit1|U3|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux20~0_combout\ = (\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Add0~12_combout\) # (\Unit1|U3|Mux25~1_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & (\Unit1|U2|RFr1[3]~_Duplicate_1_q\ & ((!\Unit1|U3|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~0_combout\,
	datab => \Unit1|U2|RFr1[3]~_Duplicate_1_q\,
	datac => \Unit1|U3|Add0~12_combout\,
	datad => \Unit1|U3|Mux25~1_combout\,
	combout => \Unit1|U3|Mux20~0_combout\);

-- Location: LCCOMB_X70_Y28_N22
\Unit1|U3|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux20~1_combout\ = (\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux20~0_combout\ & ((\Unit1|U3|mult_result\(3)))) # (!\Unit1|U3|Mux20~0_combout\ & (\Unit1|U2|RFr2\(3))))) # (!\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U2|RFr2\(3),
	datac => \Unit1|U3|mult_result\(3),
	datad => \Unit1|U3|Mux20~0_combout\,
	combout => \Unit1|U3|Mux20~1_combout\);

-- Location: LCCOMB_X67_Y28_N18
\Unit1|U3|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux23~0_combout\ = (\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Mux25~1_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr2\(6))) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U2|RFr1[6]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(6),
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U2|RFr1[6]~_Duplicate_1_q\,
	datad => \Unit1|U3|Mux25~1_combout\,
	combout => \Unit1|U3|Mux23~0_combout\);

-- Location: LCCOMB_X67_Y28_N24
\Unit1|U3|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux25~2_combout\ = (\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Mux25~1_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr2\(8))) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U2|RFr1[8]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(8),
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U2|RFr1[8]~_Duplicate_1_q\,
	datad => \Unit1|U3|Mux25~1_combout\,
	combout => \Unit1|U3|Mux25~2_combout\);

-- Location: LCCOMB_X66_Y28_N6
\Unit1|U3|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux25~3_combout\ = (\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux25~2_combout\ & (\Unit1|U3|mult_result\(8))) # (!\Unit1|U3|Mux25~2_combout\ & ((\Unit1|U3|Add0~27_combout\))))) # (!\Unit1|U3|Mux25~0_combout\ & (\Unit1|U3|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~0_combout\,
	datab => \Unit1|U3|Mux25~2_combout\,
	datac => \Unit1|U3|mult_result\(8),
	datad => \Unit1|U3|Add0~27_combout\,
	combout => \Unit1|U3|Mux25~3_combout\);

-- Location: LCCOMB_X72_Y28_N20
\Unit1|U3|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~35_combout\ = \Unit1|U2|RFr2\(11) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(11),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~35_combout\);

-- Location: LCCOMB_X72_Y30_N22
\Unit1|U3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~38_combout\ = \Unit1|U2|RFr2\(12) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(12),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~38_combout\);

-- Location: LCCOMB_X67_Y28_N30
\Unit1|U3|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux29~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U2|RFr2\(12)) # (\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr1[12]~_Duplicate_1_q\ & ((!\Unit1|U3|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[12]~_Duplicate_1_q\,
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U2|RFr2\(12),
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux29~0_combout\);

-- Location: LCCOMB_X72_Y28_N10
\Unit1|U3|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~41_combout\ = \Unit1|U2|RFr2\(13) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U2|RFr2\(13),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~41_combout\);

-- Location: LCCOMB_X67_Y28_N22
\Unit1|U3|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux31~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U2|RFr2\(14)) # (\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr1[14]~_Duplicate_1_q\ & ((!\Unit1|U3|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[14]~_Duplicate_1_q\,
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U2|RFr2\(14),
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux31~0_combout\);

-- Location: LCCOMB_X68_Y25_N20
\Unit0|U0|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector50~1_combout\ = (\Unit0|U0|PCinc_ctrl~q\ & (((\Unit0|U0|Selector50~0_combout\) # (\Unit0|U0|state.S_FETCH_INSTa~q\)))) # (!\Unit0|U0|PCinc_ctrl~q\ & (\Unit2|mem_status~0_combout\ & ((\Unit0|U0|state.S_FETCH_INSTa~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|mem_status~0_combout\,
	datab => \Unit0|U0|Selector50~0_combout\,
	datac => \Unit0|U0|PCinc_ctrl~q\,
	datad => \Unit0|U0|state.S_FETCH_INSTa~q\,
	combout => \Unit0|U0|Selector50~1_combout\);

-- Location: LCCOMB_X72_Y25_N12
\Unit0|U0|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector1~0_combout\ = ((\Unit0|U0|state.S_OUTPUT_MEMa~q\) # ((\Unit0|U0|state.S_JUMP_Zb~q\) # (\Unit0|U0|state.S_MULTb~q\))) # (!\Unit0|U0|state.S_INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_INIT~q\,
	datab => \Unit0|U0|state.S_OUTPUT_MEMa~q\,
	datac => \Unit0|U0|state.S_JUMP_Zb~q\,
	datad => \Unit0|U0|state.S_MULTb~q\,
	combout => \Unit0|U0|Selector1~0_combout\);

-- Location: LCCOMB_X68_Y25_N10
\Unit2|read:lines_to_replace[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read:lines_to_replace[3][0]~0_combout\ = (\Unit2|data_out[9]~363_combout\ & (((\Unit2|read:lines_to_replace[3][0]~q\)))) # (!\Unit2|data_out[9]~363_combout\ & ((\Unit2|read_mem_status~1_combout\ & (!\Unit2|Mux239~1_combout\)) # 
-- (!\Unit2|read_mem_status~1_combout\ & ((\Unit2|read:lines_to_replace[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Mux239~1_combout\,
	datab => \Unit2|data_out[9]~363_combout\,
	datac => \Unit2|read:lines_to_replace[3][0]~q\,
	datad => \Unit2|read_mem_status~1_combout\,
	combout => \Unit2|read:lines_to_replace[3][0]~0_combout\);

-- Location: LCCOMB_X69_Y32_N26
\Unit1|U2|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (\Unit0|U0|RFr2a_ctrl\(1))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[6][0]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[6][0]~q\,
	datad => \Unit1|U2|tmp_rf[4][0]~q\,
	combout => \Unit1|U2|Mux31~2_combout\);

-- Location: LCCOMB_X69_Y32_N10
\Unit1|U2|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[5][2]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[4][2]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[5][2]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux29~0_combout\);

-- Location: LCCOMB_X66_Y32_N10
\Unit1|U2|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0)) # ((\Unit1|U2|tmp_rf[10][2]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[8][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[8][2]~q\,
	datad => \Unit1|U2|tmp_rf[10][2]~q\,
	combout => \Unit1|U2|Mux29~2_combout\);

-- Location: LCCOMB_X67_Y32_N22
\Unit1|U2|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0)) # ((\Unit1|U2|tmp_rf[2][2]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[2][2]~q\,
	datad => \Unit1|U2|tmp_rf[0][2]~q\,
	combout => \Unit1|U2|Mux29~4_combout\);

-- Location: LCCOMB_X67_Y32_N24
\Unit1|U2|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~5_combout\ = (\Unit1|U2|Mux29~4_combout\ & (((\Unit1|U2|tmp_rf[3][2]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(0)))) # (!\Unit1|U2|Mux29~4_combout\ & (\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux29~4_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[1][2]~q\,
	datad => \Unit1|U2|tmp_rf[3][2]~q\,
	combout => \Unit1|U2|Mux29~5_combout\);

-- Location: LCCOMB_X70_Y32_N0
\Unit1|U2|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[11][3]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[3][3]~q\,
	datac => \Unit1|U2|tmp_rf[11][3]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux28~7_combout\);

-- Location: LCCOMB_X70_Y30_N20
\Unit1|U2|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux28~7_combout\ & (\Unit1|U2|tmp_rf[15][3]~q\)) # (!\Unit1|U2|Mux28~7_combout\ & ((\Unit1|U2|tmp_rf[7][3]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][3]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[7][3]~q\,
	datad => \Unit1|U2|Mux28~7_combout\,
	combout => \Unit1|U2|Mux28~8_combout\);

-- Location: LCCOMB_X66_Y32_N4
\Unit1|U2|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (\Unit0|U0|RFr2a_ctrl\(0))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[9][4]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[9][4]~q\,
	datad => \Unit1|U2|tmp_rf[8][4]~q\,
	combout => \Unit1|U2|Mux27~0_combout\);

-- Location: LCCOMB_X69_Y32_N14
\Unit1|U2|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[6][4]~q\) # (\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[4][4]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[4][4]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[6][4]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux27~2_combout\);

-- Location: LCCOMB_X67_Y32_N6
\Unit1|U2|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (\Unit0|U0|RFr2a_ctrl\(0))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[1][4]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[1][4]~q\,
	datad => \Unit1|U2|tmp_rf[0][4]~q\,
	combout => \Unit1|U2|Mux27~4_combout\);

-- Location: LCCOMB_X67_Y32_N16
\Unit1|U2|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux27~4_combout\ & (\Unit1|U2|tmp_rf[3][4]~q\)) # (!\Unit1|U2|Mux27~4_combout\ & ((\Unit1|U2|tmp_rf[2][4]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[3][4]~q\,
	datac => \Unit1|U2|tmp_rf[2][4]~q\,
	datad => \Unit1|U2|Mux27~4_combout\,
	combout => \Unit1|U2|Mux27~5_combout\);

-- Location: LCCOMB_X65_Y29_N0
\Unit1|U2|Mux27~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[14][4]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[12][4]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(1),
	datad => \Unit1|U2|tmp_rf[14][4]~q\,
	combout => \Unit1|U2|Mux27~7_combout\);

-- Location: LCCOMB_X69_Y30_N16
\Unit1|U2|Mux27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux27~7_combout\ & (\Unit1|U2|tmp_rf[15][4]~q\)) # (!\Unit1|U2|Mux27~7_combout\ & ((\Unit1|U2|tmp_rf[13][4]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[15][4]~q\,
	datac => \Unit1|U2|tmp_rf[13][4]~q\,
	datad => \Unit1|U2|Mux27~7_combout\,
	combout => \Unit1|U2|Mux27~8_combout\);

-- Location: LCCOMB_X70_Y32_N6
\Unit1|U2|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[10][5]~q\) # (\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[2][5]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[2][5]~q\,
	datac => \Unit1|U2|tmp_rf[10][5]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux26~0_combout\);

-- Location: LCCOMB_X68_Y32_N24
\Unit1|U2|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][5]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[3][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[3][5]~q\,
	datac => \Unit1|U2|tmp_rf[7][5]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux26~7_combout\);

-- Location: LCCOMB_X70_Y32_N20
\Unit1|U2|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux26~7_combout\ & (\Unit1|U2|tmp_rf[15][5]~q\)) # (!\Unit1|U2|Mux26~7_combout\ & ((\Unit1|U2|tmp_rf[11][5]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[15][5]~q\,
	datac => \Unit1|U2|tmp_rf[11][5]~q\,
	datad => \Unit1|U2|Mux26~7_combout\,
	combout => \Unit1|U2|Mux26~8_combout\);

-- Location: LCCOMB_X65_Y32_N16
\Unit1|U2|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[10][6]~q\) # ((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[8][6]~q\ & !\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][6]~q\,
	datab => \Unit1|U2|tmp_rf[8][6]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(1),
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux25~2_combout\);

-- Location: LCCOMB_X67_Y30_N6
\Unit1|U2|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux25~2_combout\ & ((\Unit1|U2|tmp_rf[11][6]~q\))) # (!\Unit1|U2|Mux25~2_combout\ & (\Unit1|U2|tmp_rf[9][6]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[9][6]~q\,
	datab => \Unit1|U2|tmp_rf[11][6]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(0),
	datad => \Unit1|U2|Mux25~2_combout\,
	combout => \Unit1|U2|Mux25~3_combout\);

-- Location: LCCOMB_X67_Y31_N30
\Unit1|U2|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[9][7]~q\) # ((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[1][7]~q\ & !\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[9][7]~q\,
	datac => \Unit1|U2|tmp_rf[1][7]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux24~0_combout\);

-- Location: LCCOMB_X66_Y33_N0
\Unit1|U2|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux24~0_combout\ & ((\Unit1|U2|tmp_rf[13][7]~q\))) # (!\Unit1|U2|Mux24~0_combout\ & (\Unit1|U2|tmp_rf[5][7]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[5][7]~q\,
	datac => \Unit1|U2|tmp_rf[13][7]~q\,
	datad => \Unit1|U2|Mux24~0_combout\,
	combout => \Unit1|U2|Mux24~1_combout\);

-- Location: LCCOMB_X66_Y32_N22
\Unit1|U2|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[9][8]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[8][8]~q\,
	datac => \Unit1|U2|tmp_rf[9][8]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux23~0_combout\);

-- Location: LCCOMB_X67_Y30_N12
\Unit1|U2|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~1_combout\ = (\Unit1|U2|Mux23~0_combout\ & ((\Unit1|U2|tmp_rf[11][8]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit1|U2|Mux23~0_combout\ & (((\Unit0|U0|RFr2a_ctrl\(1) & \Unit1|U2|tmp_rf[10][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux23~0_combout\,
	datab => \Unit1|U2|tmp_rf[11][8]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(1),
	datad => \Unit1|U2|tmp_rf[10][8]~q\,
	combout => \Unit1|U2|Mux23~1_combout\);

-- Location: LCCOMB_X69_Y31_N18
\Unit1|U2|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[5][9]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[1][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[1][9]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[5][9]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux22~2_combout\);

-- Location: LCCOMB_X69_Y33_N6
\Unit1|U2|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[8][9]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[8][9]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[0][9]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux22~4_combout\);

-- Location: LCCOMB_X69_Y31_N30
\Unit1|U2|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[5][10]~q\) # ((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((!\Unit0|U0|RFr2a_ctrl\(1) & \Unit1|U2|tmp_rf[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[5][10]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit0|U0|RFr2a_ctrl\(1),
	datad => \Unit1|U2|tmp_rf[4][10]~q\,
	combout => \Unit1|U2|Mux21~0_combout\);

-- Location: LCCOMB_X69_Y30_N24
\Unit1|U2|Mux21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1)) # ((\Unit1|U2|tmp_rf[13][10]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[13][10]~q\,
	datad => \Unit1|U2|tmp_rf[12][10]~q\,
	combout => \Unit1|U2|Mux21~7_combout\);

-- Location: LCCOMB_X67_Y30_N14
\Unit1|U2|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2)) # ((\Unit1|U2|tmp_rf[11][11]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[3][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[11][11]~q\,
	datad => \Unit1|U2|tmp_rf[3][11]~q\,
	combout => \Unit1|U2|Mux20~7_combout\);

-- Location: LCCOMB_X69_Y27_N20
\Unit1|U2|Mux20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~8_combout\ = (\Unit1|U2|Mux20~7_combout\ & ((\Unit1|U2|tmp_rf[15][11]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit1|U2|Mux20~7_combout\ & (((\Unit1|U2|tmp_rf[7][11]~q\ & \Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][11]~q\,
	datab => \Unit1|U2|tmp_rf[7][11]~q\,
	datac => \Unit1|U2|Mux20~7_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux20~8_combout\);

-- Location: LCCOMB_X66_Y32_N6
\Unit1|U2|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[9][12]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[8][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[8][12]~q\,
	datac => \Unit1|U2|tmp_rf[9][12]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux19~0_combout\);

-- Location: LCCOMB_X67_Y30_N18
\Unit1|U2|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~1_combout\ = (\Unit1|U2|Mux19~0_combout\ & ((\Unit1|U2|tmp_rf[11][12]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit1|U2|Mux19~0_combout\ & (((\Unit0|U0|RFr2a_ctrl\(1) & \Unit1|U2|tmp_rf[10][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[11][12]~q\,
	datab => \Unit1|U2|Mux19~0_combout\,
	datac => \Unit0|U0|RFr2a_ctrl\(1),
	datad => \Unit1|U2|tmp_rf[10][12]~q\,
	combout => \Unit1|U2|Mux19~1_combout\);

-- Location: LCCOMB_X65_Y31_N14
\Unit1|U2|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[6][12]~q\) # ((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[4][12]~q\ & !\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[6][12]~q\,
	datac => \Unit1|U2|tmp_rf[4][12]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux19~2_combout\);

-- Location: LCCOMB_X69_Y31_N22
\Unit1|U2|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[5][13]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[1][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[1][13]~q\,
	datab => \Unit1|U2|tmp_rf[5][13]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux18~2_combout\);

-- Location: LCCOMB_X72_Y30_N2
\Unit1|U2|Mux18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3)) # ((\Unit1|U2|tmp_rf[7][13]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[3][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[3][13]~q\,
	datad => \Unit1|U2|tmp_rf[7][13]~q\,
	combout => \Unit1|U2|Mux18~7_combout\);

-- Location: LCCOMB_X72_Y31_N10
\Unit1|U2|Mux18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux18~7_combout\ & (\Unit1|U2|tmp_rf[15][13]~q\)) # (!\Unit1|U2|Mux18~7_combout\ & ((\Unit1|U2|tmp_rf[11][13]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][13]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[11][13]~q\,
	datad => \Unit1|U2|Mux18~7_combout\,
	combout => \Unit1|U2|Mux18~8_combout\);

-- Location: LCCOMB_X70_Y27_N6
\Unit1|U2|Mux17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|tmp_rf[13][14]~q\) # (\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[12][14]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[12][14]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[13][14]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux17~7_combout\);

-- Location: LCCOMB_X70_Y27_N28
\Unit1|U2|Mux17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux17~7_combout\ & (\Unit1|U2|tmp_rf[15][14]~q\)) # (!\Unit1|U2|Mux17~7_combout\ & ((\Unit1|U2|tmp_rf[14][14]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][14]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[14][14]~q\,
	datad => \Unit1|U2|Mux17~7_combout\,
	combout => \Unit1|U2|Mux17~8_combout\);

-- Location: LCCOMB_X70_Y30_N0
\Unit1|U2|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[9][15]~q\) # ((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[1][15]~q\ & !\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[9][15]~q\,
	datab => \Unit1|U2|tmp_rf[1][15]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux16~0_combout\);

-- Location: LCCOMB_X70_Y30_N10
\Unit1|U2|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux16~0_combout\ & (\Unit1|U2|tmp_rf[13][15]~q\)) # (!\Unit1|U2|Mux16~0_combout\ & ((\Unit1|U2|tmp_rf[5][15]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][15]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[5][15]~q\,
	datad => \Unit1|U2|Mux16~0_combout\,
	combout => \Unit1|U2|Mux16~1_combout\);

-- Location: FF_X68_Y25_N7
\Unit2|read:state.Wait_For_Inst_Received\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|state~10_combout\,
	ena => \Unit2|read:lines_to_replace[3][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:state.Wait_For_Inst_Received~q\);

-- Location: LCCOMB_X68_Y25_N6
\Unit2|state~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|state~10_combout\ = (!\Unit2|read:state.Output_data~q\ & ((\Unit2|Unit1|main_mem_status~q\) # (\Unit2|read:state.Wait_For_Inst_Received~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read:state.Output_data~q\,
	datab => \Unit2|Unit1|main_mem_status~q\,
	datac => \Unit2|read:state.Wait_For_Inst_Received~q\,
	combout => \Unit2|state~10_combout\);

-- Location: LCCOMB_X67_Y27_N10
\Unit2|data_out[9]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~366_combout\ = (\Unit0|U3|Mux12~1_combout\ & ((\Unit0|U3|Mux13~1_combout\ & ((\Unit2|read:lines_to_replace[3][0]~q\))) # (!\Unit0|U3|Mux13~1_combout\ & (\Unit2|read:lines_to_replace[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|read:lines_to_replace[2][0]~q\,
	datad => \Unit2|read:lines_to_replace[3][0]~q\,
	combout => \Unit2|data_out[9]~366_combout\);

-- Location: LCCOMB_X70_Y28_N30
\Unit1|U3|mult_result[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(3) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT3\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux1~0clkctrl_outclk\,
	datac => \Unit1|U3|mult_result\(3),
	datad => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT3\,
	combout => \Unit1|U3|mult_result\(3));

-- Location: LCCOMB_X66_Y28_N8
\Unit1|U3|mult_result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(8) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT8\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|mult_result\(8),
	datac => \Unit1|U3|Mux1~0clkctrl_outclk\,
	datad => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT8\,
	combout => \Unit1|U3|mult_result\(8));

-- Location: LCCOMB_X70_Y28_N6
\Unit1|U3|mult_result[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(9) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT9\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|mult_result\(9),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(9));

-- Location: LCCOMB_X67_Y28_N10
\Unit1|U3|mult_result[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(11) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|mult_result\(11),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(11));

-- Location: LCCOMB_X68_Y27_N10
\Unit1|U2|RFr1[6]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[6]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U2|Mux9~9_combout\,
	combout => \Unit1|U2|RFr1[6]~_Duplicate_1feeder_combout\);

-- Location: LCCOMB_X66_Y27_N12
\Unit2|tmp_cache[2][1].tag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].tag[1]~feeder_combout\ = \Unit2|tmp_cache~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~9_combout\,
	combout => \Unit2|tmp_cache[2][1].tag[1]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N26
\Unit2|tmp_cache[1][1].words[0][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[0][7]~feeder_combout\ = \Unit2|tmp_cache~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~19_combout\,
	combout => \Unit2|tmp_cache[1][1].words[0][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N12
\Unit2|tmp_cache[2][1].words[0][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[0][8]~feeder_combout\ = \Unit2|tmp_cache~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~20_combout\,
	combout => \Unit2|tmp_cache[2][1].words[0][8]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N12
\Unit2|tmp_cache[3][1].words[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][0]~feeder_combout\ = \Unit2|tmp_cache~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~28_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][0]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N20
\Unit2|tmp_cache[1][1].words[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][0]~feeder_combout\ = \Unit2|tmp_cache~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~28_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][0]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N8
\Unit2|tmp_cache[3][1].words[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][1]~feeder_combout\ = \Unit2|tmp_cache~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~29_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y29_N4
\Unit2|tmp_cache[2][1].words[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][1]~feeder_combout\ = \Unit2|tmp_cache~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~29_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N20
\Unit2|tmp_cache[3][1].words[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][2]~feeder_combout\ = \Unit2|tmp_cache~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~30_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N4
\Unit2|tmp_cache[1][1].words[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][2]~feeder_combout\ = \Unit2|tmp_cache~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~30_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y29_N16
\Unit2|tmp_cache[2][1].words[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][2]~feeder_combout\ = \Unit2|tmp_cache~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~30_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][2]~feeder_combout\);

-- Location: LCCOMB_X62_Y29_N12
\Unit2|tmp_cache[2][1].words[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][3]~feeder_combout\ = \Unit2|tmp_cache~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~31_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y29_N24
\Unit2|tmp_cache[2][1].words[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][4]~feeder_combout\ = \Unit2|tmp_cache~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~32_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][4]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N2
\Unit2|tmp_cache[1][1].words[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][4]~feeder_combout\ = \Unit2|tmp_cache~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~32_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][4]~feeder_combout\);

-- Location: LCCOMB_X62_Y29_N0
\Unit2|tmp_cache[2][1].words[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][5]~feeder_combout\ = \Unit2|tmp_cache~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~33_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][5]~feeder_combout\);

-- Location: LCCOMB_X58_Y30_N20
\Unit2|tmp_cache[1][1].words[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][8]~feeder_combout\ = \Unit2|tmp_cache~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~36_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][8]~feeder_combout\);

-- Location: LCCOMB_X59_Y29_N16
\Unit2|tmp_cache[3][1].words[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][8]~feeder_combout\ = \Unit2|tmp_cache~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~36_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][8]~feeder_combout\);

-- Location: LCCOMB_X58_Y30_N8
\Unit2|tmp_cache[1][1].words[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][9]~feeder_combout\ = \Unit2|tmp_cache~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~37_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][9]~feeder_combout\);

-- Location: LCCOMB_X60_Y27_N12
\Unit2|tmp_cache[2][1].words[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][10]~feeder_combout\ = \Unit2|tmp_cache~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~38_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][10]~feeder_combout\);

-- Location: LCCOMB_X59_Y29_N0
\Unit2|tmp_cache[3][1].words[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][10]~feeder_combout\ = \Unit2|tmp_cache~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~38_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][10]~feeder_combout\);

-- Location: LCCOMB_X60_Y27_N28
\Unit2|tmp_cache[2][1].words[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][11]~feeder_combout\ = \Unit2|tmp_cache~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~39_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][11]~feeder_combout\);

-- Location: LCCOMB_X59_Y29_N28
\Unit2|tmp_cache[3][1].words[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][12]~feeder_combout\ = \Unit2|tmp_cache~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~40_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][12]~feeder_combout\);

-- Location: LCCOMB_X60_Y27_N14
\Unit2|tmp_cache[2][1].words[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][12]~feeder_combout\ = \Unit2|tmp_cache~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~40_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][12]~feeder_combout\);

-- Location: LCCOMB_X58_Y30_N24
\Unit2|tmp_cache[1][1].words[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][12]~feeder_combout\ = \Unit2|tmp_cache~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~40_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][12]~feeder_combout\);

-- Location: LCCOMB_X58_Y30_N16
\Unit2|tmp_cache[1][1].words[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][13]~feeder_combout\ = \Unit2|tmp_cache~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~41_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][13]~feeder_combout\);

-- Location: LCCOMB_X60_Y27_N4
\Unit2|tmp_cache[2][1].words[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][15]~feeder_combout\ = \Unit2|tmp_cache~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~43_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][15]~feeder_combout\);

-- Location: LCCOMB_X61_Y25_N0
\Unit2|tmp_cache[1][1].words[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][0]~feeder_combout\ = \Unit2|tmp_cache~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~44_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][0]~feeder_combout\);

-- Location: LCCOMB_X61_Y27_N4
\Unit2|tmp_cache[2][1].words[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][1]~feeder_combout\ = \Unit2|tmp_cache~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~45_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y27_N28
\Unit2|tmp_cache[3][1].words[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][1]~feeder_combout\ = \Unit2|tmp_cache~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~45_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y27_N4
\Unit2|tmp_cache[3][1].words[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][2]~feeder_combout\ = \Unit2|tmp_cache~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~46_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][2]~feeder_combout\);

-- Location: LCCOMB_X59_Y28_N20
\Unit2|tmp_cache[1][1].words[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][2]~feeder_combout\ = \Unit2|tmp_cache~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~46_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][2]~feeder_combout\);

-- Location: LCCOMB_X61_Y27_N12
\Unit2|tmp_cache[2][1].words[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][2]~feeder_combout\ = \Unit2|tmp_cache~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~46_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][2]~feeder_combout\);

-- Location: LCCOMB_X61_Y27_N26
\Unit2|tmp_cache[2][1].words[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][3]~feeder_combout\ = \Unit2|tmp_cache~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~47_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][3]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N30
\Unit2|tmp_cache[1][1].words[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][4]~feeder_combout\ = \Unit2|tmp_cache~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~48_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][4]~feeder_combout\);

-- Location: LCCOMB_X61_Y27_N22
\Unit2|tmp_cache[2][1].words[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][5]~feeder_combout\ = \Unit2|tmp_cache~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~49_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][5]~feeder_combout\);

-- Location: LCCOMB_X61_Y27_N10
\Unit2|tmp_cache[2][1].words[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][6]~feeder_combout\ = \Unit2|tmp_cache~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~50_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][6]~feeder_combout\);

-- Location: LCCOMB_X59_Y28_N22
\Unit2|tmp_cache[1][1].words[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][7]~feeder_combout\ = \Unit2|tmp_cache~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~51_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N16
\Unit2|tmp_cache[2][1].words[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][7]~feeder_combout\ = \Unit2|tmp_cache~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~51_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][7]~feeder_combout\);

-- Location: LCCOMB_X58_Y29_N28
\Unit2|tmp_cache[3][1].words[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][8]~feeder_combout\ = \Unit2|tmp_cache~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~52_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][8]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N0
\Unit2|tmp_cache[1][1].words[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][8]~feeder_combout\ = \Unit2|tmp_cache~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~52_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][8]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N10
\Unit2|tmp_cache[1][1].words[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][10]~feeder_combout\ = \Unit2|tmp_cache~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~54_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][10]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N18
\Unit2|tmp_cache[2][1].words[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][10]~feeder_combout\ = \Unit2|tmp_cache~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~54_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][10]~feeder_combout\);

-- Location: LCCOMB_X58_Y29_N8
\Unit2|tmp_cache[3][1].words[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][10]~feeder_combout\ = \Unit2|tmp_cache~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~54_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][10]~feeder_combout\);

-- Location: LCCOMB_X58_Y29_N20
\Unit2|tmp_cache[3][1].words[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][11]~feeder_combout\ = \Unit2|tmp_cache~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~55_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][11]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N14
\Unit2|tmp_cache[2][1].words[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][11]~feeder_combout\ = \Unit2|tmp_cache~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~55_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][11]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N22
\Unit2|tmp_cache[1][1].words[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][12]~feeder_combout\ = \Unit2|tmp_cache~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~56_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][12]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N0
\Unit2|tmp_cache[2][1].words[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][12]~feeder_combout\ = \Unit2|tmp_cache~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~56_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][12]~feeder_combout\);

-- Location: LCCOMB_X58_Y29_N12
\Unit2|tmp_cache[3][1].words[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][12]~feeder_combout\ = \Unit2|tmp_cache~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~56_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][12]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N8
\Unit2|tmp_cache[2][1].words[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][14]~feeder_combout\ = \Unit2|tmp_cache~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~58_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][14]~feeder_combout\);

-- Location: LCCOMB_X58_Y27_N2
\Unit2|tmp_cache[2][1].words[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][15]~feeder_combout\ = \Unit2|tmp_cache~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~59_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][15]~feeder_combout\);

-- Location: LCCOMB_X58_Y29_N4
\Unit2|tmp_cache[3][1].words[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][15]~feeder_combout\ = \Unit2|tmp_cache~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~59_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][15]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N2
\Unit2|tmp_cache[3][1].words[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][1]~feeder_combout\ = \Unit2|tmp_cache~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~61_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][1]~feeder_combout\);

-- Location: LCCOMB_X59_Y27_N26
\Unit2|tmp_cache[1][1].words[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][1]~feeder_combout\ = \Unit2|tmp_cache~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~61_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][1]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N10
\Unit2|tmp_cache[3][1].words[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][3]~feeder_combout\ = \Unit2|tmp_cache~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~63_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y30_N30
\Unit2|tmp_cache[3][1].words[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][5]~feeder_combout\ = \Unit2|tmp_cache~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~65_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][5]~feeder_combout\);

-- Location: LCCOMB_X59_Y29_N22
\Unit2|tmp_cache[3][1].words[3][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][9]~feeder_combout\ = \Unit2|tmp_cache~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~69_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][9]~feeder_combout\);

-- Location: LCCOMB_X59_Y28_N14
\Unit2|tmp_cache[1][1].words[3][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][9]~feeder_combout\ = \Unit2|tmp_cache~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~69_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][9]~feeder_combout\);

-- Location: LCCOMB_X59_Y29_N18
\Unit2|tmp_cache[3][1].words[3][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][11]~feeder_combout\ = \Unit2|tmp_cache~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~71_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][11]~feeder_combout\);

-- Location: LCCOMB_X59_Y29_N30
\Unit2|tmp_cache[3][1].words[3][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][15]~feeder_combout\ = \Unit2|tmp_cache~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~75_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][15]~feeder_combout\);

-- Location: LCCOMB_X69_Y30_N2
\Unit1|U2|tmp_rf[15][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][1]~feeder_combout\ = \Unit1|U1|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux14~1_combout\,
	combout => \Unit1|U2|tmp_rf[15][1]~feeder_combout\);

-- Location: LCCOMB_X68_Y33_N16
\Unit1|U2|tmp_rf[0][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[0][2]~feeder_combout\ = \Unit1|U1|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux13~1_combout\,
	combout => \Unit1|U2|tmp_rf[0][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y29_N18
\Unit1|U2|tmp_rf[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[14][4]~feeder_combout\ = \Unit1|U1|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux11~1_combout\,
	combout => \Unit1|U2|tmp_rf[14][4]~feeder_combout\);

-- Location: LCCOMB_X69_Y29_N26
\Unit1|U2|tmp_rf[15][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][5]~feeder_combout\ = \Unit1|U1|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux10~1_combout\,
	combout => \Unit1|U2|tmp_rf[15][5]~feeder_combout\);

-- Location: LCCOMB_X66_Y33_N30
\Unit1|U2|tmp_rf[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][5]~feeder_combout\ = \Unit1|U1|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux10~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][5]~feeder_combout\);

-- Location: LCCOMB_X70_Y31_N8
\Unit1|U2|tmp_rf[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[2][5]~feeder_combout\ = \Unit1|U1|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux10~1_combout\,
	combout => \Unit1|U2|tmp_rf[2][5]~feeder_combout\);

-- Location: LCCOMB_X67_Y30_N4
\Unit1|U2|tmp_rf[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[7][7]~feeder_combout\);

-- Location: LCCOMB_X70_Y29_N26
\Unit1|U2|tmp_rf[15][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][8]~feeder_combout\ = \Unit1|U1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux7~1_combout\,
	combout => \Unit1|U2|tmp_rf[15][8]~feeder_combout\);

-- Location: LCCOMB_X65_Y31_N22
\Unit1|U2|tmp_rf[10][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][8]~feeder_combout\ = \Unit1|U1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux7~1_combout\,
	combout => \Unit1|U2|tmp_rf[10][8]~feeder_combout\);

-- Location: LCCOMB_X67_Y29_N14
\Unit1|U2|tmp_rf[5][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[5][8]~feeder_combout\ = \Unit1|U1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux7~1_combout\,
	combout => \Unit1|U2|tmp_rf[5][8]~feeder_combout\);

-- Location: LCCOMB_X66_Y33_N14
\Unit1|U2|tmp_rf[8][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[8][9]~feeder_combout\ = \Unit1|U1|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux6~1_combout\,
	combout => \Unit1|U2|tmp_rf[8][9]~feeder_combout\);

-- Location: LCCOMB_X67_Y30_N26
\Unit1|U2|tmp_rf[11][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][9]~feeder_combout\ = \Unit1|U1|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux6~1_combout\,
	combout => \Unit1|U2|tmp_rf[11][9]~feeder_combout\);

-- Location: LCCOMB_X69_Y33_N20
\Unit1|U2|tmp_rf[4][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[4][10]~feeder_combout\ = \Unit1|U1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux5~1_combout\,
	combout => \Unit1|U2|tmp_rf[4][10]~feeder_combout\);

-- Location: LCCOMB_X70_Y29_N30
\Unit1|U2|tmp_rf[13][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][12]~feeder_combout\ = \Unit1|U1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux3~0_combout\,
	combout => \Unit1|U2|tmp_rf[13][12]~feeder_combout\);

-- Location: LCCOMB_X69_Y31_N0
\Unit1|U2|tmp_rf[5][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[5][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[5][13]~feeder_combout\);

-- Location: LCCOMB_X72_Y30_N10
\Unit1|U2|tmp_rf[7][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[7][13]~feeder_combout\);

-- Location: LCCOMB_X68_Y31_N12
\Unit1|U2|tmp_rf[3][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[3][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[3][13]~feeder_combout\);

-- Location: LCCOMB_X65_Y31_N18
\Unit1|U2|tmp_rf[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[6][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[6][14]~feeder_combout\);

-- Location: LCCOMB_X66_Y31_N30
\Unit1|U2|tmp_rf[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[5][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[5][15]~feeder_combout\);

-- Location: LCCOMB_X66_Y31_N20
\Unit1|U2|tmp_rf[13][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[13][15]~feeder_combout\);

-- Location: LCCOMB_X65_Y31_N6
\Unit1|U2|tmp_rf[10][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[10][15]~feeder_combout\);

-- Location: LCCOMB_X66_Y26_N28
\Unit2|tmp_cache[2][1].tag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].tag[7]~feeder_combout\ = \Unit2|tmp_cache~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~79_combout\,
	combout => \Unit2|tmp_cache[2][1].tag[7]~feeder_combout\);

-- Location: IOOBUF_X105_Y73_N2
\cpu_output[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(0),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[0]~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\cpu_output[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(1),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[1]~output_o\);

-- Location: IOOBUF_X113_Y0_N2
\cpu_output[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(2),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[2]~output_o\);

-- Location: IOOBUF_X11_Y73_N2
\cpu_output[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(3),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[3]~output_o\);

-- Location: IOOBUF_X107_Y73_N2
\cpu_output[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(4),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[4]~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\cpu_output[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(5),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[5]~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\cpu_output[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(6),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[6]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\cpu_output[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(7),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[7]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\cpu_output[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(8),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[8]~output_o\);

-- Location: IOOBUF_X107_Y0_N2
\cpu_output[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(9),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[9]~output_o\);

-- Location: IOOBUF_X100_Y73_N23
\cpu_output[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(10),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[10]~output_o\);

-- Location: IOOBUF_X3_Y73_N2
\cpu_output[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(11),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[11]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\cpu_output[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(12),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[12]~output_o\);

-- Location: IOOBUF_X115_Y66_N16
\cpu_output[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(13),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[13]~output_o\);

-- Location: IOOBUF_X115_Y66_N23
\cpu_output[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(14),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[14]~output_o\);

-- Location: IOOBUF_X115_Y61_N23
\cpu_output[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(15),
	oe => \Unit0|U0|oe_ctrl~q\,
	devoe => ww_devoe,
	o => \cpu_output[15]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\D_addr_bus[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux15~1_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[0]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\D_addr_bus[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux14~1_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[1]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\D_addr_bus[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux13~1_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[2]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\D_addr_bus[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux12~1_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[3]~output_o\);

-- Location: IOOBUF_X115_Y11_N9
\D_addr_bus[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux11~4_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[4]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\D_addr_bus[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux10~3_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[5]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\D_addr_bus[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux9~3_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[6]~output_o\);

-- Location: IOOBUF_X0_Y63_N16
\D_addr_bus[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux8~3_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[7]~output_o\);

-- Location: IOOBUF_X115_Y58_N23
\D_addr_bus[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux7~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[8]~output_o\);

-- Location: IOOBUF_X115_Y64_N9
\D_addr_bus[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[9]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\D_addr_bus[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[10]~output_o\);

-- Location: IOOBUF_X115_Y68_N23
\D_addr_bus[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[11]~output_o\);

-- Location: IOOBUF_X109_Y0_N9
\D_addr_bus[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[12]~output_o\);

-- Location: IOOBUF_X115_Y63_N2
\D_addr_bus[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[13]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\D_addr_bus[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[14]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\D_addr_bus[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux0~0_combout\,
	devoe => ww_devoe,
	o => \D_addr_bus[15]~output_o\);

-- Location: IOOBUF_X105_Y73_N9
\D_mdout_bus[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(0),
	devoe => ww_devoe,
	o => \D_mdout_bus[0]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\D_mdout_bus[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(1),
	devoe => ww_devoe,
	o => \D_mdout_bus[1]~output_o\);

-- Location: IOOBUF_X113_Y0_N9
\D_mdout_bus[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(2),
	devoe => ww_devoe,
	o => \D_mdout_bus[2]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\D_mdout_bus[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(3),
	devoe => ww_devoe,
	o => \D_mdout_bus[3]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\D_mdout_bus[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(4),
	devoe => ww_devoe,
	o => \D_mdout_bus[4]~output_o\);

-- Location: IOOBUF_X7_Y73_N23
\D_mdout_bus[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(5),
	devoe => ww_devoe,
	o => \D_mdout_bus[5]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\D_mdout_bus[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(6),
	devoe => ww_devoe,
	o => \D_mdout_bus[6]~output_o\);

-- Location: IOOBUF_X111_Y73_N2
\D_mdout_bus[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(7),
	devoe => ww_devoe,
	o => \D_mdout_bus[7]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\D_mdout_bus[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(8),
	devoe => ww_devoe,
	o => \D_mdout_bus[8]~output_o\);

-- Location: IOOBUF_X111_Y0_N9
\D_mdout_bus[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(9),
	devoe => ww_devoe,
	o => \D_mdout_bus[9]~output_o\);

-- Location: IOOBUF_X100_Y73_N16
\D_mdout_bus[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(10),
	devoe => ww_devoe,
	o => \D_mdout_bus[10]~output_o\);

-- Location: IOOBUF_X1_Y73_N9
\D_mdout_bus[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(11),
	devoe => ww_devoe,
	o => \D_mdout_bus[11]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\D_mdout_bus[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(12),
	devoe => ww_devoe,
	o => \D_mdout_bus[12]~output_o\);

-- Location: IOOBUF_X115_Y68_N16
\D_mdout_bus[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(13),
	devoe => ww_devoe,
	o => \D_mdout_bus[13]~output_o\);

-- Location: IOOBUF_X115_Y63_N9
\D_mdout_bus[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(14),
	devoe => ww_devoe,
	o => \D_mdout_bus[14]~output_o\);

-- Location: IOOBUF_X115_Y62_N23
\D_mdout_bus[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|data_out\(15),
	devoe => ww_devoe,
	o => \D_mdout_bus[15]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\D_cur_state[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(0),
	devoe => ww_devoe,
	o => \D_cur_state[0]~output_o\);

-- Location: IOOBUF_X115_Y14_N2
\D_cur_state[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(1),
	devoe => ww_devoe,
	o => \D_cur_state[1]~output_o\);

-- Location: IOOBUF_X115_Y57_N23
\D_cur_state[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(2),
	devoe => ww_devoe,
	o => \D_cur_state[2]~output_o\);

-- Location: IOOBUF_X115_Y10_N9
\D_cur_state[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(3),
	devoe => ww_devoe,
	o => \D_cur_state[3]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\D_cur_state[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(4),
	devoe => ww_devoe,
	o => \D_cur_state[4]~output_o\);

-- Location: IOOBUF_X102_Y0_N16
\D_cur_state[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(5),
	devoe => ww_devoe,
	o => \D_cur_state[5]~output_o\);

-- Location: IOOBUF_X115_Y62_N9
\D_cur_state[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(6),
	devoe => ww_devoe,
	o => \D_cur_state[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\D_cur_state[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U0|cur_state\(7),
	devoe => ww_devoe,
	o => \D_cur_state[7]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\D_main_mem_status~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|mem_status~0_combout\,
	devoe => ww_devoe,
	o => \D_main_mem_status~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\D_main_mem_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|clk_8th~q\,
	devoe => ww_devoe,
	o => \D_main_mem_clk~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\D_main_mem_out[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \D_main_mem_out[0]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\D_main_mem_out[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \D_main_mem_out[1]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\D_main_mem_out[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \D_main_mem_out[2]~output_o\);

-- Location: IOOBUF_X115_Y53_N16
\D_main_mem_out[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \D_main_mem_out[3]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\D_main_mem_out[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \D_main_mem_out[4]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\D_main_mem_out[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \D_main_mem_out[5]~output_o\);

-- Location: IOOBUF_X115_Y13_N2
\D_main_mem_out[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \D_main_mem_out[6]~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\D_main_mem_out[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \D_main_mem_out[7]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\D_main_mem_out[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \D_main_mem_out[8]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\D_main_mem_out[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \D_main_mem_out[9]~output_o\);

-- Location: IOOBUF_X115_Y10_N2
\D_main_mem_out[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \D_main_mem_out[10]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\D_main_mem_out[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \D_main_mem_out[11]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\D_main_mem_out[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \D_main_mem_out[12]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\D_main_mem_out[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \D_main_mem_out[13]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\D_main_mem_out[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \D_main_mem_out[14]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\D_main_mem_out[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \D_main_mem_out[15]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\D_main_mem_out[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \D_main_mem_out[16]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\D_main_mem_out[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \D_main_mem_out[17]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\D_main_mem_out[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \D_main_mem_out[18]~output_o\);

-- Location: IOOBUF_X115_Y27_N2
\D_main_mem_out[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \D_main_mem_out[19]~output_o\);

-- Location: IOOBUF_X87_Y73_N2
\D_main_mem_out[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \D_main_mem_out[20]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\D_main_mem_out[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \D_main_mem_out[21]~output_o\);

-- Location: IOOBUF_X91_Y73_N16
\D_main_mem_out[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \D_main_mem_out[22]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\D_main_mem_out[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \D_main_mem_out[23]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\D_main_mem_out[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \D_main_mem_out[24]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\D_main_mem_out[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \D_main_mem_out[25]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\D_main_mem_out[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \D_main_mem_out[26]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\D_main_mem_out[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \D_main_mem_out[27]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\D_main_mem_out[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \D_main_mem_out[28]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\D_main_mem_out[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \D_main_mem_out[29]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\D_main_mem_out[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \D_main_mem_out[30]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\D_main_mem_out[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \D_main_mem_out[31]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\D_main_mem_out[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(32),
	devoe => ww_devoe,
	o => \D_main_mem_out[32]~output_o\);

-- Location: IOOBUF_X115_Y16_N9
\D_main_mem_out[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(33),
	devoe => ww_devoe,
	o => \D_main_mem_out[33]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\D_main_mem_out[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(34),
	devoe => ww_devoe,
	o => \D_main_mem_out[34]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\D_main_mem_out[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(35),
	devoe => ww_devoe,
	o => \D_main_mem_out[35]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\D_main_mem_out[36]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(36),
	devoe => ww_devoe,
	o => \D_main_mem_out[36]~output_o\);

-- Location: IOOBUF_X115_Y22_N23
\D_main_mem_out[37]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(37),
	devoe => ww_devoe,
	o => \D_main_mem_out[37]~output_o\);

-- Location: IOOBUF_X115_Y31_N2
\D_main_mem_out[38]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(38),
	devoe => ww_devoe,
	o => \D_main_mem_out[38]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\D_main_mem_out[39]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(39),
	devoe => ww_devoe,
	o => \D_main_mem_out[39]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\D_main_mem_out[40]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(40),
	devoe => ww_devoe,
	o => \D_main_mem_out[40]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\D_main_mem_out[41]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(41),
	devoe => ww_devoe,
	o => \D_main_mem_out[41]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\D_main_mem_out[42]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(42),
	devoe => ww_devoe,
	o => \D_main_mem_out[42]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\D_main_mem_out[43]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(43),
	devoe => ww_devoe,
	o => \D_main_mem_out[43]~output_o\);

-- Location: IOOBUF_X115_Y40_N9
\D_main_mem_out[44]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(44),
	devoe => ww_devoe,
	o => \D_main_mem_out[44]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\D_main_mem_out[45]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(45),
	devoe => ww_devoe,
	o => \D_main_mem_out[45]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\D_main_mem_out[46]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(46),
	devoe => ww_devoe,
	o => \D_main_mem_out[46]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\D_main_mem_out[47]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(47),
	devoe => ww_devoe,
	o => \D_main_mem_out[47]~output_o\);

-- Location: IOOBUF_X115_Y49_N2
\D_main_mem_out[48]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(48),
	devoe => ww_devoe,
	o => \D_main_mem_out[48]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\D_main_mem_out[49]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(49),
	devoe => ww_devoe,
	o => \D_main_mem_out[49]~output_o\);

-- Location: IOOBUF_X115_Y56_N23
\D_main_mem_out[50]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(50),
	devoe => ww_devoe,
	o => \D_main_mem_out[50]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\D_main_mem_out[51]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(51),
	devoe => ww_devoe,
	o => \D_main_mem_out[51]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\D_main_mem_out[52]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(52),
	devoe => ww_devoe,
	o => \D_main_mem_out[52]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\D_main_mem_out[53]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(53),
	devoe => ww_devoe,
	o => \D_main_mem_out[53]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\D_main_mem_out[54]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(54),
	devoe => ww_devoe,
	o => \D_main_mem_out[54]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\D_main_mem_out[55]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(55),
	devoe => ww_devoe,
	o => \D_main_mem_out[55]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\D_main_mem_out[56]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(56),
	devoe => ww_devoe,
	o => \D_main_mem_out[56]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\D_main_mem_out[57]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(57),
	devoe => ww_devoe,
	o => \D_main_mem_out[57]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\D_main_mem_out[58]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(58),
	devoe => ww_devoe,
	o => \D_main_mem_out[58]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\D_main_mem_out[59]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(59),
	devoe => ww_devoe,
	o => \D_main_mem_out[59]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\D_main_mem_out[60]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(60),
	devoe => ww_devoe,
	o => \D_main_mem_out[60]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\D_main_mem_out[61]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(61),
	devoe => ww_devoe,
	o => \D_main_mem_out[61]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\D_main_mem_out[62]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(62),
	devoe => ww_devoe,
	o => \D_main_mem_out[62]~output_o\);

-- Location: IOOBUF_X109_Y0_N2
\D_main_mem_out[63]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(63),
	devoe => ww_devoe,
	o => \D_main_mem_out[63]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\D_cache_set0_line0_tag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(0),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[0]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\D_cache_set0_line0_tag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(1),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[1]~output_o\);

-- Location: IOOBUF_X115_Y11_N2
\D_cache_set0_line0_tag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(2),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[2]~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\D_cache_set0_line0_tag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(3),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[3]~output_o\);

-- Location: IOOBUF_X115_Y13_N9
\D_cache_set0_line0_tag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(4),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[4]~output_o\);

-- Location: IOOBUF_X115_Y7_N16
\D_cache_set0_line0_tag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(5),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[5]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\D_cache_set0_line0_tag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(6),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[6]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\D_cache_set0_line0_tag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].tag\(7),
	devoe => ww_devoe,
	o => \D_cache_set0_line0_tag[7]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\D_cache_set0_line0_word0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[0]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\D_cache_set0_line0_word0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[1]~output_o\);

-- Location: IOOBUF_X115_Y50_N9
\D_cache_set0_line0_word0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[2]~output_o\);

-- Location: IOOBUF_X115_Y15_N9
\D_cache_set0_line0_word0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[3]~output_o\);

-- Location: IOOBUF_X102_Y73_N2
\D_cache_set0_line0_word0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[4]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\D_cache_set0_line0_word0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\D_cache_set0_line0_word0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\D_cache_set0_line0_word0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[7]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\D_cache_set0_line0_word0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[8]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\D_cache_set0_line0_word0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[9]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\D_cache_set0_line0_word0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[10]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\D_cache_set0_line0_word0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[11]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\D_cache_set0_line0_word0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[12]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\D_cache_set0_line0_word0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[13]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\D_cache_set0_line0_word0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[14]~output_o\);

-- Location: IOOBUF_X0_Y57_N23
\D_cache_set0_line0_word0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[0][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word0[15]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\D_cache_set0_line0_word1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[0]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\D_cache_set0_line0_word1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[1]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\D_cache_set0_line0_word1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[2]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\D_cache_set0_line0_word1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[3]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\D_cache_set0_line0_word1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[4]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\D_cache_set0_line0_word1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[5]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\D_cache_set0_line0_word1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[6]~output_o\);

-- Location: IOOBUF_X115_Y56_N16
\D_cache_set0_line0_word1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[7]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\D_cache_set0_line0_word1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[8]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\D_cache_set0_line0_word1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[9]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\D_cache_set0_line0_word1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[10]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\D_cache_set0_line0_word1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[11]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\D_cache_set0_line0_word1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[12]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\D_cache_set0_line0_word1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[13]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\D_cache_set0_line0_word1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[14]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\D_cache_set0_line0_word1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[1][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word1[15]~output_o\);

-- Location: IOOBUF_X115_Y60_N16
\D_cache_set0_line0_word2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[0]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\D_cache_set0_line0_word2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[1]~output_o\);

-- Location: IOOBUF_X0_Y57_N16
\D_cache_set0_line0_word2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[2]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\D_cache_set0_line0_word2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[3]~output_o\);

-- Location: IOOBUF_X115_Y57_N16
\D_cache_set0_line0_word2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[4]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\D_cache_set0_line0_word2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[5]~output_o\);

-- Location: IOOBUF_X115_Y8_N16
\D_cache_set0_line0_word2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[6]~output_o\);

-- Location: IOOBUF_X83_Y73_N16
\D_cache_set0_line0_word2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[7]~output_o\);

-- Location: IOOBUF_X18_Y73_N16
\D_cache_set0_line0_word2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[8]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\D_cache_set0_line0_word2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[9]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\D_cache_set0_line0_word2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[10]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\D_cache_set0_line0_word2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[11]~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\D_cache_set0_line0_word2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[12]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\D_cache_set0_line0_word2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[13]~output_o\);

-- Location: IOOBUF_X115_Y12_N9
\D_cache_set0_line0_word2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[14]~output_o\);

-- Location: IOOBUF_X115_Y61_N16
\D_cache_set0_line0_word2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[2][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word2[15]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\D_cache_set0_line0_word3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\D_cache_set0_line0_word3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[1]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\D_cache_set0_line0_word3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[2]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\D_cache_set0_line0_word3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[3]~output_o\);

-- Location: IOOBUF_X115_Y55_N16
\D_cache_set0_line0_word3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[4]~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\D_cache_set0_line0_word3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[5]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\D_cache_set0_line0_word3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[6]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\D_cache_set0_line0_word3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[7]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\D_cache_set0_line0_word3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[8]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\D_cache_set0_line0_word3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[9]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\D_cache_set0_line0_word3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[10]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\D_cache_set0_line0_word3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[11]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\D_cache_set0_line0_word3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[12]~output_o\);

-- Location: IOOBUF_X115_Y8_N23
\D_cache_set0_line0_word3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[13]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\D_cache_set0_line0_word3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[14]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\D_cache_set0_line0_word3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][0].words[3][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line0_word3[15]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\D_cache_set0_line1_tag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(0),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[0]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\D_cache_set0_line1_tag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(1),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[1]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\D_cache_set0_line1_tag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(2),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[2]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\D_cache_set0_line1_tag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(3),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[3]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\D_cache_set0_line1_tag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(4),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[4]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\D_cache_set0_line1_tag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(5),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[5]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\D_cache_set0_line1_tag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(6),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[6]~output_o\);

-- Location: IOOBUF_X115_Y26_N16
\D_cache_set0_line1_tag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].tag\(7),
	devoe => ww_devoe,
	o => \D_cache_set0_line1_tag[7]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\D_cache_set0_line1_word0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\D_cache_set0_line1_word0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[1]~output_o\);

-- Location: IOOBUF_X13_Y73_N16
\D_cache_set0_line1_word0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[2]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\D_cache_set0_line1_word0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[3]~output_o\);

-- Location: IOOBUF_X115_Y58_N16
\D_cache_set0_line1_word0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[4]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\D_cache_set0_line1_word0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[5]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\D_cache_set0_line1_word0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\D_cache_set0_line1_word0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[7]~output_o\);

-- Location: IOOBUF_X0_Y67_N23
\D_cache_set0_line1_word0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[8]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\D_cache_set0_line1_word0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[9]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\D_cache_set0_line1_word0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[10]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\D_cache_set0_line1_word0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[11]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\D_cache_set0_line1_word0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[12]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\D_cache_set0_line1_word0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[13]~output_o\);

-- Location: IOOBUF_X7_Y73_N16
\D_cache_set0_line1_word0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[14]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\D_cache_set0_line1_word0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[0][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word0[15]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\D_cache_set0_line1_word1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[0]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\D_cache_set0_line1_word1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[1]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\D_cache_set0_line1_word1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[2]~output_o\);

-- Location: IOOBUF_X115_Y52_N9
\D_cache_set0_line1_word1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[3]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\D_cache_set0_line1_word1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[4]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\D_cache_set0_line1_word1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[5]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\D_cache_set0_line1_word1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[6]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\D_cache_set0_line1_word1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[7]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\D_cache_set0_line1_word1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[8]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\D_cache_set0_line1_word1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[9]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\D_cache_set0_line1_word1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[10]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\D_cache_set0_line1_word1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[11]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\D_cache_set0_line1_word1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[12]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\D_cache_set0_line1_word1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[13]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\D_cache_set0_line1_word1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[14]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\D_cache_set0_line1_word1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[1][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word1[15]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\D_cache_set0_line1_word2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[0]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\D_cache_set0_line1_word2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[1]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\D_cache_set0_line1_word2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[2]~output_o\);

-- Location: IOOBUF_X115_Y4_N23
\D_cache_set0_line1_word2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[3]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\D_cache_set0_line1_word2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[4]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\D_cache_set0_line1_word2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[5]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\D_cache_set0_line1_word2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[6]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\D_cache_set0_line1_word2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[7]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\D_cache_set0_line1_word2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[8]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\D_cache_set0_line1_word2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[9]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\D_cache_set0_line1_word2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[10]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\D_cache_set0_line1_word2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[11]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\D_cache_set0_line1_word2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[12]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\D_cache_set0_line1_word2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[13]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\D_cache_set0_line1_word2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[14]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\D_cache_set0_line1_word2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[2][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word2[15]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\D_cache_set0_line1_word3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[0]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\D_cache_set0_line1_word3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[1]~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\D_cache_set0_line1_word3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[2]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\D_cache_set0_line1_word3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[3]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\D_cache_set0_line1_word3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[4]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\D_cache_set0_line1_word3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[5]~output_o\);

-- Location: IOOBUF_X5_Y73_N9
\D_cache_set0_line1_word3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\D_cache_set0_line1_word3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[7]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\D_cache_set0_line1_word3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[8]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\D_cache_set0_line1_word3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[9]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\D_cache_set0_line1_word3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[10]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\D_cache_set0_line1_word3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[11]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\D_cache_set0_line1_word3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[12]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\D_cache_set0_line1_word3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[13]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\D_cache_set0_line1_word3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[14]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\D_cache_set0_line1_word3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[0][1].words[3][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set0_line1_word3[15]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\D_cache_set1_line0_tag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(0),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[0]~output_o\);

-- Location: IOOBUF_X115_Y9_N23
\D_cache_set1_line0_tag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(1),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[1]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\D_cache_set1_line0_tag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(2),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[2]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\D_cache_set1_line0_tag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(3),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N9
\D_cache_set1_line0_tag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(4),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[4]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\D_cache_set1_line0_tag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(5),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\D_cache_set1_line0_tag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(6),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[6]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\D_cache_set1_line0_tag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].tag\(7),
	devoe => ww_devoe,
	o => \D_cache_set1_line0_tag[7]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\D_cache_set1_line0_word0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[0]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\D_cache_set1_line0_word0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[1]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\D_cache_set1_line0_word0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[2]~output_o\);

-- Location: IOOBUF_X109_Y73_N2
\D_cache_set1_line0_word0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[3]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\D_cache_set1_line0_word0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[4]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\D_cache_set1_line0_word0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[5]~output_o\);

-- Location: IOOBUF_X85_Y73_N9
\D_cache_set1_line0_word0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[6]~output_o\);

-- Location: IOOBUF_X0_Y65_N16
\D_cache_set1_line0_word0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[7]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\D_cache_set1_line0_word0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[8]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\D_cache_set1_line0_word0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[9]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\D_cache_set1_line0_word0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[10]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\D_cache_set1_line0_word0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[11]~output_o\);

-- Location: IOOBUF_X115_Y59_N16
\D_cache_set1_line0_word0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[12]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\D_cache_set1_line0_word0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[13]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\D_cache_set1_line0_word0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[14]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\D_cache_set1_line0_word0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[0][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word0[15]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\D_cache_set1_line0_word1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[0]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\D_cache_set1_line0_word1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[1]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\D_cache_set1_line0_word1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[2]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\D_cache_set1_line0_word1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[3]~output_o\);

-- Location: IOOBUF_X40_Y73_N2
\D_cache_set1_line0_word1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[4]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\D_cache_set1_line0_word1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[5]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\D_cache_set1_line0_word1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[6]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\D_cache_set1_line0_word1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[7]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\D_cache_set1_line0_word1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[8]~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\D_cache_set1_line0_word1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[9]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\D_cache_set1_line0_word1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[10]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\D_cache_set1_line0_word1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[11]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\D_cache_set1_line0_word1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[12]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\D_cache_set1_line0_word1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[13]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\D_cache_set1_line0_word1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[14]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\D_cache_set1_line0_word1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[1][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word1[15]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\D_cache_set1_line0_word2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[0]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\D_cache_set1_line0_word2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[1]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\D_cache_set1_line0_word2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[2]~output_o\);

-- Location: IOOBUF_X115_Y6_N16
\D_cache_set1_line0_word2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[3]~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\D_cache_set1_line0_word2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[4]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\D_cache_set1_line0_word2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[5]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\D_cache_set1_line0_word2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[6]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\D_cache_set1_line0_word2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[7]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\D_cache_set1_line0_word2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[8]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\D_cache_set1_line0_word2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[9]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\D_cache_set1_line0_word2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[10]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\D_cache_set1_line0_word2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[11]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\D_cache_set1_line0_word2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[12]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\D_cache_set1_line0_word2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[13]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\D_cache_set1_line0_word2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[14]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\D_cache_set1_line0_word2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[2][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word2[15]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\D_cache_set1_line0_word3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[0]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\D_cache_set1_line0_word3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[1]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\D_cache_set1_line0_word3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[2]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\D_cache_set1_line0_word3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[3]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\D_cache_set1_line0_word3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[4]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\D_cache_set1_line0_word3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[5]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\D_cache_set1_line0_word3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[6]~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\D_cache_set1_line0_word3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[7]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\D_cache_set1_line0_word3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[8]~output_o\);

-- Location: IOOBUF_X9_Y73_N9
\D_cache_set1_line0_word3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[9]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\D_cache_set1_line0_word3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[10]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\D_cache_set1_line0_word3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[11]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\D_cache_set1_line0_word3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[12]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\D_cache_set1_line0_word3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[13]~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\D_cache_set1_line0_word3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[14]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\D_cache_set1_line0_word3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[1][0].words[3][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set1_line0_word3[15]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\D_cache_set2_line0_tag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(0),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[0]~output_o\);

-- Location: IOOBUF_X115_Y15_N2
\D_cache_set2_line0_tag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(1),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[1]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\D_cache_set2_line0_tag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(2),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[2]~output_o\);

-- Location: IOOBUF_X115_Y24_N9
\D_cache_set2_line0_tag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(3),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[3]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\D_cache_set2_line0_tag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(4),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[4]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\D_cache_set2_line0_tag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(5),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[5]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\D_cache_set2_line0_tag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(6),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[6]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\D_cache_set2_line0_tag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].tag\(7),
	devoe => ww_devoe,
	o => \D_cache_set2_line0_tag[7]~output_o\);

-- Location: IOOBUF_X0_Y63_N23
\D_cache_set2_line0_word0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[0]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\D_cache_set2_line0_word0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[1]~output_o\);

-- Location: IOOBUF_X115_Y65_N23
\D_cache_set2_line0_word0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[2]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\D_cache_set2_line0_word0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[3]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\D_cache_set2_line0_word0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\D_cache_set2_line0_word0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[5]~output_o\);

-- Location: IOOBUF_X115_Y51_N2
\D_cache_set2_line0_word0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\D_cache_set2_line0_word0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[7]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\D_cache_set2_line0_word0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[8]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\D_cache_set2_line0_word0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[9]~output_o\);

-- Location: IOOBUF_X0_Y55_N9
\D_cache_set2_line0_word0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[10]~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\D_cache_set2_line0_word0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[11]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\D_cache_set2_line0_word0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[12]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\D_cache_set2_line0_word0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[13]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\D_cache_set2_line0_word0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[14]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\D_cache_set2_line0_word0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[0][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word0[15]~output_o\);

-- Location: IOOBUF_X105_Y0_N16
\D_cache_set2_line0_word1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[0]~output_o\);

-- Location: IOOBUF_X102_Y73_N9
\D_cache_set2_line0_word1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[1]~output_o\);

-- Location: IOOBUF_X115_Y52_N2
\D_cache_set2_line0_word1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[2]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\D_cache_set2_line0_word1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[3]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\D_cache_set2_line0_word1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[4]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\D_cache_set2_line0_word1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[5]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\D_cache_set2_line0_word1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[6]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\D_cache_set2_line0_word1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[7]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\D_cache_set2_line0_word1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[8]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\D_cache_set2_line0_word1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[9]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\D_cache_set2_line0_word1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[10]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\D_cache_set2_line0_word1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[11]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\D_cache_set2_line0_word1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[12]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\D_cache_set2_line0_word1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[13]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\D_cache_set2_line0_word1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[14]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\D_cache_set2_line0_word1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[1][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word1[15]~output_o\);

-- Location: IOOBUF_X5_Y73_N23
\D_cache_set2_line0_word2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[0]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\D_cache_set2_line0_word2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[1]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\D_cache_set2_line0_word2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[2]~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\D_cache_set2_line0_word2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[3]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\D_cache_set2_line0_word2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[4]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\D_cache_set2_line0_word2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[5]~output_o\);

-- Location: IOOBUF_X0_Y68_N16
\D_cache_set2_line0_word2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[6]~output_o\);

-- Location: IOOBUF_X0_Y14_N2
\D_cache_set2_line0_word2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[7]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\D_cache_set2_line0_word2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[8]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\D_cache_set2_line0_word2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[9]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\D_cache_set2_line0_word2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[10]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\D_cache_set2_line0_word2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[11]~output_o\);

-- Location: IOOBUF_X115_Y59_N23
\D_cache_set2_line0_word2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[12]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\D_cache_set2_line0_word2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[13]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\D_cache_set2_line0_word2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[14]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\D_cache_set2_line0_word2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[2][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word2[15]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\D_cache_set2_line0_word3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\D_cache_set2_line0_word3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[1]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\D_cache_set2_line0_word3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[2]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\D_cache_set2_line0_word3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[3]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\D_cache_set2_line0_word3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[4]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\D_cache_set2_line0_word3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[5]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\D_cache_set2_line0_word3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[6]~output_o\);

-- Location: IOOBUF_X115_Y62_N16
\D_cache_set2_line0_word3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[7]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\D_cache_set2_line0_word3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[8]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\D_cache_set2_line0_word3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[9]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\D_cache_set2_line0_word3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[10]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\D_cache_set2_line0_word3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[11]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\D_cache_set2_line0_word3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[12]~output_o\);

-- Location: IOOBUF_X27_Y0_N23
\D_cache_set2_line0_word3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[13]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\D_cache_set2_line0_word3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[14]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\D_cache_set2_line0_word3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[2][0].words[3][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set2_line0_word3[15]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\D_cache_set3_line0_tag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(0),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\D_cache_set3_line0_tag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(1),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[1]~output_o\);

-- Location: IOOBUF_X115_Y24_N2
\D_cache_set3_line0_tag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(2),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[2]~output_o\);

-- Location: IOOBUF_X115_Y17_N2
\D_cache_set3_line0_tag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(3),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[3]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\D_cache_set3_line0_tag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(4),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[4]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\D_cache_set3_line0_tag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(5),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[5]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\D_cache_set3_line0_tag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(6),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[6]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\D_cache_set3_line0_tag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].tag\(7),
	devoe => ww_devoe,
	o => \D_cache_set3_line0_tag[7]~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\D_cache_set3_line0_word0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[0]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\D_cache_set3_line0_word0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[1]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\D_cache_set3_line0_word0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[2]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\D_cache_set3_line0_word0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[3]~output_o\);

-- Location: IOOBUF_X115_Y64_N2
\D_cache_set3_line0_word0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[4]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\D_cache_set3_line0_word0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[5]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\D_cache_set3_line0_word0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[6]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\D_cache_set3_line0_word0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[7]~output_o\);

-- Location: IOOBUF_X0_Y64_N2
\D_cache_set3_line0_word0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[8]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\D_cache_set3_line0_word0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[9]~output_o\);

-- Location: IOOBUF_X0_Y67_N16
\D_cache_set3_line0_word0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[10]~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\D_cache_set3_line0_word0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[11]~output_o\);

-- Location: IOOBUF_X0_Y62_N16
\D_cache_set3_line0_word0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[12]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\D_cache_set3_line0_word0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[13]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\D_cache_set3_line0_word0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[14]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\D_cache_set3_line0_word0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[0][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word0[15]~output_o\);

-- Location: IOOBUF_X85_Y73_N2
\D_cache_set3_line0_word1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[0]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\D_cache_set3_line0_word1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\D_cache_set3_line0_word1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[2]~output_o\);

-- Location: IOOBUF_X115_Y42_N16
\D_cache_set3_line0_word1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[3]~output_o\);

-- Location: IOOBUF_X115_Y12_N2
\D_cache_set3_line0_word1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[4]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\D_cache_set3_line0_word1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[5]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\D_cache_set3_line0_word1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[6]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\D_cache_set3_line0_word1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[7]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\D_cache_set3_line0_word1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[8]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\D_cache_set3_line0_word1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[9]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\D_cache_set3_line0_word1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[10]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\D_cache_set3_line0_word1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[11]~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\D_cache_set3_line0_word1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[12]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\D_cache_set3_line0_word1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[13]~output_o\);

-- Location: IOOBUF_X0_Y55_N16
\D_cache_set3_line0_word1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[14]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\D_cache_set3_line0_word1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[1][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word1[15]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\D_cache_set3_line0_word2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[0]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\D_cache_set3_line0_word2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[1]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\D_cache_set3_line0_word2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[2]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\D_cache_set3_line0_word2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[3]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\D_cache_set3_line0_word2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[4]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\D_cache_set3_line0_word2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[5]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\D_cache_set3_line0_word2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[6]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\D_cache_set3_line0_word2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[7]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\D_cache_set3_line0_word2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[8]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\D_cache_set3_line0_word2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[9]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\D_cache_set3_line0_word2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[10]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\D_cache_set3_line0_word2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[11]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\D_cache_set3_line0_word2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[12]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\D_cache_set3_line0_word2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[13]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\D_cache_set3_line0_word2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[14]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\D_cache_set3_line0_word2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[2][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word2[15]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\D_cache_set3_line0_word3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][0]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[0]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\D_cache_set3_line0_word3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][1]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[1]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\D_cache_set3_line0_word3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][2]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[2]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\D_cache_set3_line0_word3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][3]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[3]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\D_cache_set3_line0_word3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][4]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[4]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\D_cache_set3_line0_word3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][5]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[5]~output_o\);

-- Location: IOOBUF_X115_Y26_N23
\D_cache_set3_line0_word3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][6]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[6]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\D_cache_set3_line0_word3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][7]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[7]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\D_cache_set3_line0_word3[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][8]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[8]~output_o\);

-- Location: IOOBUF_X0_Y68_N9
\D_cache_set3_line0_word3[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][9]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[9]~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\D_cache_set3_line0_word3[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][10]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[10]~output_o\);

-- Location: IOOBUF_X5_Y73_N2
\D_cache_set3_line0_word3[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][11]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[11]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\D_cache_set3_line0_word3[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][12]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[12]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\D_cache_set3_line0_word3[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][13]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[13]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\D_cache_set3_line0_word3[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][14]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[14]~output_o\);

-- Location: IOOBUF_X1_Y73_N16
\D_cache_set3_line0_word3[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|tmp_cache[3][0].words[3][15]~q\,
	devoe => ww_devoe,
	o => \D_cache_set3_line0_word3[15]~output_o\);

-- Location: IOOBUF_X115_Y14_N9
\D_tagIn[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux11~4_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[0]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\D_tagIn[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux10~3_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[1]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\D_tagIn[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux9~3_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[2]~output_o\);

-- Location: IOOBUF_X0_Y62_N23
\D_tagIn[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit0|U3|Mux8~3_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\D_tagIn[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|address_sent[8]~1_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\D_tagIn[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|address_sent[9]~2_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\D_tagIn[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|address_sent[10]~3_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[6]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\D_tagIn[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Unit2|address_sent[11]~4_combout\,
	devoe => ww_devoe,
	o => \D_tagIn[7]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\cpu_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cpu_clk,
	o => \cpu_clk~input_o\);

-- Location: CLKCTRL_G2
\cpu_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cpu_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cpu_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X69_Y24_N12
\Unit2|manageStatus:old_main_mem_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|manageStatus:old_main_mem_status~0_combout\ = !\Unit2|manageStatus:old_main_mem_status~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|manageStatus:old_main_mem_status~q\,
	combout => \Unit2|manageStatus:old_main_mem_status~0_combout\);

-- Location: FF_X69_Y24_N13
\Unit2|manageStatus:old_main_mem_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|manageStatus:old_main_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|manageStatus:old_main_mem_status~q\);

-- Location: LCCOMB_X68_Y24_N4
\Unit2|Unit1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~2_combout\ = (\Unit2|Unit1|slowClock:counter[2]~q\ & (!\Unit2|Unit1|Add0~1\)) # (!\Unit2|Unit1|slowClock:counter[2]~q\ & ((\Unit2|Unit1|Add0~1\) # (GND)))
-- \Unit2|Unit1|Add0~3\ = CARRY((!\Unit2|Unit1|Add0~1\) # (!\Unit2|Unit1|slowClock:counter[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[2]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~1\,
	combout => \Unit2|Unit1|Add0~2_combout\,
	cout => \Unit2|Unit1|Add0~3\);

-- Location: FF_X68_Y24_N5
\Unit2|Unit1|slowClock:counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[2]~q\);

-- Location: LCCOMB_X68_Y24_N6
\Unit2|Unit1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~4_combout\ = (\Unit2|Unit1|slowClock:counter[3]~q\ & (\Unit2|Unit1|Add0~3\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[3]~q\ & (!\Unit2|Unit1|Add0~3\ & VCC))
-- \Unit2|Unit1|Add0~5\ = CARRY((\Unit2|Unit1|slowClock:counter[3]~q\ & !\Unit2|Unit1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[3]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~3\,
	combout => \Unit2|Unit1|Add0~4_combout\,
	cout => \Unit2|Unit1|Add0~5\);

-- Location: LCCOMB_X68_Y24_N8
\Unit2|Unit1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~6_combout\ = (\Unit2|Unit1|slowClock:counter[4]~q\ & (!\Unit2|Unit1|Add0~5\)) # (!\Unit2|Unit1|slowClock:counter[4]~q\ & ((\Unit2|Unit1|Add0~5\) # (GND)))
-- \Unit2|Unit1|Add0~7\ = CARRY((!\Unit2|Unit1|Add0~5\) # (!\Unit2|Unit1|slowClock:counter[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[4]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~5\,
	combout => \Unit2|Unit1|Add0~6_combout\,
	cout => \Unit2|Unit1|Add0~7\);

-- Location: FF_X68_Y24_N9
\Unit2|Unit1|slowClock:counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[4]~q\);

-- Location: LCCOMB_X68_Y24_N12
\Unit2|Unit1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~10_combout\ = (\Unit2|Unit1|slowClock:counter[6]~q\ & (!\Unit2|Unit1|Add0~9\)) # (!\Unit2|Unit1|slowClock:counter[6]~q\ & ((\Unit2|Unit1|Add0~9\) # (GND)))
-- \Unit2|Unit1|Add0~11\ = CARRY((!\Unit2|Unit1|Add0~9\) # (!\Unit2|Unit1|slowClock:counter[6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[6]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~9\,
	combout => \Unit2|Unit1|Add0~10_combout\,
	cout => \Unit2|Unit1|Add0~11\);

-- Location: LCCOMB_X68_Y24_N14
\Unit2|Unit1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~12_combout\ = (\Unit2|Unit1|slowClock:counter[7]~q\ & (\Unit2|Unit1|Add0~11\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[7]~q\ & (!\Unit2|Unit1|Add0~11\ & VCC))
-- \Unit2|Unit1|Add0~13\ = CARRY((\Unit2|Unit1|slowClock:counter[7]~q\ & !\Unit2|Unit1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[7]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~11\,
	combout => \Unit2|Unit1|Add0~12_combout\,
	cout => \Unit2|Unit1|Add0~13\);

-- Location: FF_X68_Y24_N15
\Unit2|Unit1|slowClock:counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[7]~q\);

-- Location: LCCOMB_X68_Y24_N16
\Unit2|Unit1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~14_combout\ = (\Unit2|Unit1|slowClock:counter[8]~q\ & (!\Unit2|Unit1|Add0~13\)) # (!\Unit2|Unit1|slowClock:counter[8]~q\ & ((\Unit2|Unit1|Add0~13\) # (GND)))
-- \Unit2|Unit1|Add0~15\ = CARRY((!\Unit2|Unit1|Add0~13\) # (!\Unit2|Unit1|slowClock:counter[8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[8]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~13\,
	combout => \Unit2|Unit1|Add0~14_combout\,
	cout => \Unit2|Unit1|Add0~15\);

-- Location: FF_X68_Y24_N17
\Unit2|Unit1|slowClock:counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[8]~q\);

-- Location: LCCOMB_X68_Y24_N18
\Unit2|Unit1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~16_combout\ = (\Unit2|Unit1|slowClock:counter[9]~q\ & (\Unit2|Unit1|Add0~15\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[9]~q\ & (!\Unit2|Unit1|Add0~15\ & VCC))
-- \Unit2|Unit1|Add0~17\ = CARRY((\Unit2|Unit1|slowClock:counter[9]~q\ & !\Unit2|Unit1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[9]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~15\,
	combout => \Unit2|Unit1|Add0~16_combout\,
	cout => \Unit2|Unit1|Add0~17\);

-- Location: FF_X68_Y24_N19
\Unit2|Unit1|slowClock:counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[9]~q\);

-- Location: LCCOMB_X68_Y24_N20
\Unit2|Unit1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~18_combout\ = (\Unit2|Unit1|slowClock:counter[10]~q\ & (!\Unit2|Unit1|Add0~17\)) # (!\Unit2|Unit1|slowClock:counter[10]~q\ & ((\Unit2|Unit1|Add0~17\) # (GND)))
-- \Unit2|Unit1|Add0~19\ = CARRY((!\Unit2|Unit1|Add0~17\) # (!\Unit2|Unit1|slowClock:counter[10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[10]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~17\,
	combout => \Unit2|Unit1|Add0~18_combout\,
	cout => \Unit2|Unit1|Add0~19\);

-- Location: FF_X68_Y24_N21
\Unit2|Unit1|slowClock:counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[10]~q\);

-- Location: LCCOMB_X68_Y24_N24
\Unit2|Unit1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~22_combout\ = (\Unit2|Unit1|slowClock:counter[12]~q\ & (!\Unit2|Unit1|Add0~21\)) # (!\Unit2|Unit1|slowClock:counter[12]~q\ & ((\Unit2|Unit1|Add0~21\) # (GND)))
-- \Unit2|Unit1|Add0~23\ = CARRY((!\Unit2|Unit1|Add0~21\) # (!\Unit2|Unit1|slowClock:counter[12]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[12]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~21\,
	combout => \Unit2|Unit1|Add0~22_combout\,
	cout => \Unit2|Unit1|Add0~23\);

-- Location: FF_X68_Y24_N25
\Unit2|Unit1|slowClock:counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[12]~q\);

-- Location: LCCOMB_X68_Y24_N26
\Unit2|Unit1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~24_combout\ = (\Unit2|Unit1|slowClock:counter[13]~q\ & (\Unit2|Unit1|Add0~23\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[13]~q\ & (!\Unit2|Unit1|Add0~23\ & VCC))
-- \Unit2|Unit1|Add0~25\ = CARRY((\Unit2|Unit1|slowClock:counter[13]~q\ & !\Unit2|Unit1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[13]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~23\,
	combout => \Unit2|Unit1|Add0~24_combout\,
	cout => \Unit2|Unit1|Add0~25\);

-- Location: LCCOMB_X68_Y24_N28
\Unit2|Unit1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~26_combout\ = (\Unit2|Unit1|slowClock:counter[14]~q\ & (!\Unit2|Unit1|Add0~25\)) # (!\Unit2|Unit1|slowClock:counter[14]~q\ & ((\Unit2|Unit1|Add0~25\) # (GND)))
-- \Unit2|Unit1|Add0~27\ = CARRY((!\Unit2|Unit1|Add0~25\) # (!\Unit2|Unit1|slowClock:counter[14]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[14]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~25\,
	combout => \Unit2|Unit1|Add0~26_combout\,
	cout => \Unit2|Unit1|Add0~27\);

-- Location: FF_X68_Y24_N29
\Unit2|Unit1|slowClock:counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[14]~q\);

-- Location: LCCOMB_X68_Y23_N0
\Unit2|Unit1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~30_combout\ = (\Unit2|Unit1|slowClock:counter[16]~q\ & (!\Unit2|Unit1|Add0~29\)) # (!\Unit2|Unit1|slowClock:counter[16]~q\ & ((\Unit2|Unit1|Add0~29\) # (GND)))
-- \Unit2|Unit1|Add0~31\ = CARRY((!\Unit2|Unit1|Add0~29\) # (!\Unit2|Unit1|slowClock:counter[16]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[16]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~29\,
	combout => \Unit2|Unit1|Add0~30_combout\,
	cout => \Unit2|Unit1|Add0~31\);

-- Location: FF_X68_Y23_N1
\Unit2|Unit1|slowClock:counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[16]~q\);

-- Location: LCCOMB_X68_Y23_N2
\Unit2|Unit1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~32_combout\ = (\Unit2|Unit1|slowClock:counter[17]~q\ & (\Unit2|Unit1|Add0~31\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[17]~q\ & (!\Unit2|Unit1|Add0~31\ & VCC))
-- \Unit2|Unit1|Add0~33\ = CARRY((\Unit2|Unit1|slowClock:counter[17]~q\ & !\Unit2|Unit1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[17]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~31\,
	combout => \Unit2|Unit1|Add0~32_combout\,
	cout => \Unit2|Unit1|Add0~33\);

-- Location: FF_X68_Y23_N3
\Unit2|Unit1|slowClock:counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[17]~q\);

-- Location: LCCOMB_X68_Y23_N4
\Unit2|Unit1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~34_combout\ = (\Unit2|Unit1|slowClock:counter[18]~q\ & (!\Unit2|Unit1|Add0~33\)) # (!\Unit2|Unit1|slowClock:counter[18]~q\ & ((\Unit2|Unit1|Add0~33\) # (GND)))
-- \Unit2|Unit1|Add0~35\ = CARRY((!\Unit2|Unit1|Add0~33\) # (!\Unit2|Unit1|slowClock:counter[18]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[18]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~33\,
	combout => \Unit2|Unit1|Add0~34_combout\,
	cout => \Unit2|Unit1|Add0~35\);

-- Location: FF_X68_Y23_N5
\Unit2|Unit1|slowClock:counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[18]~q\);

-- Location: LCCOMB_X68_Y23_N6
\Unit2|Unit1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~36_combout\ = (\Unit2|Unit1|slowClock:counter[19]~q\ & (\Unit2|Unit1|Add0~35\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[19]~q\ & (!\Unit2|Unit1|Add0~35\ & VCC))
-- \Unit2|Unit1|Add0~37\ = CARRY((\Unit2|Unit1|slowClock:counter[19]~q\ & !\Unit2|Unit1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[19]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~35\,
	combout => \Unit2|Unit1|Add0~36_combout\,
	cout => \Unit2|Unit1|Add0~37\);

-- Location: FF_X68_Y23_N7
\Unit2|Unit1|slowClock:counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[19]~q\);

-- Location: LCCOMB_X69_Y23_N16
\Unit2|Unit1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~5_combout\ = (!\Unit2|Unit1|slowClock:counter[16]~q\ & (!\Unit2|Unit1|slowClock:counter[19]~q\ & (!\Unit2|Unit1|slowClock:counter[18]~q\ & !\Unit2|Unit1|slowClock:counter[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[16]~q\,
	datab => \Unit2|Unit1|slowClock:counter[19]~q\,
	datac => \Unit2|Unit1|slowClock:counter[18]~q\,
	datad => \Unit2|Unit1|slowClock:counter[17]~q\,
	combout => \Unit2|Unit1|Equal0~5_combout\);

-- Location: FF_X68_Y24_N13
\Unit2|Unit1|slowClock:counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[6]~q\);

-- Location: LCCOMB_X69_Y24_N2
\Unit2|Unit1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~1_combout\ = (!\Unit2|Unit1|slowClock:counter[5]~q\ & (!\Unit2|Unit1|slowClock:counter[7]~q\ & (!\Unit2|Unit1|slowClock:counter[6]~q\ & !\Unit2|Unit1|slowClock:counter[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[5]~q\,
	datab => \Unit2|Unit1|slowClock:counter[7]~q\,
	datac => \Unit2|Unit1|slowClock:counter[6]~q\,
	datad => \Unit2|Unit1|slowClock:counter[4]~q\,
	combout => \Unit2|Unit1|Equal0~1_combout\);

-- Location: FF_X68_Y24_N27
\Unit2|Unit1|slowClock:counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[13]~q\);

-- Location: LCCOMB_X69_Y24_N8
\Unit2|Unit1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~3_combout\ = (!\Unit2|Unit1|slowClock:counter[15]~q\ & (!\Unit2|Unit1|slowClock:counter[14]~q\ & (!\Unit2|Unit1|slowClock:counter[13]~q\ & !\Unit2|Unit1|slowClock:counter[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|slowClock:counter[15]~q\,
	datab => \Unit2|Unit1|slowClock:counter[14]~q\,
	datac => \Unit2|Unit1|slowClock:counter[13]~q\,
	datad => \Unit2|Unit1|slowClock:counter[12]~q\,
	combout => \Unit2|Unit1|Equal0~3_combout\);

-- Location: FF_X68_Y24_N7
\Unit2|Unit1|slowClock:counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[3]~q\);

-- Location: LCCOMB_X69_Y24_N6
\Unit2|Unit1|counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|counter~0_combout\ = (\Unit2|Unit1|Add0~0_combout\ & !\Unit2|Unit1|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|Add0~0_combout\,
	datad => \Unit2|Unit1|Equal0~10_combout\,
	combout => \Unit2|Unit1|counter~0_combout\);

-- Location: FF_X69_Y24_N7
\Unit2|Unit1|slowClock:counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[1]~q\);

-- Location: LCCOMB_X69_Y24_N0
\Unit2|Unit1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~0_combout\ = (\Unit2|manageStatus:old_main_mem_status~q\ & (!\Unit2|Unit1|slowClock:counter[3]~q\ & (!\Unit2|Unit1|slowClock:counter[2]~q\ & !\Unit2|Unit1|slowClock:counter[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|manageStatus:old_main_mem_status~q\,
	datab => \Unit2|Unit1|slowClock:counter[3]~q\,
	datac => \Unit2|Unit1|slowClock:counter[2]~q\,
	datad => \Unit2|Unit1|slowClock:counter[1]~q\,
	combout => \Unit2|Unit1|Equal0~0_combout\);

-- Location: LCCOMB_X69_Y24_N30
\Unit2|Unit1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~4_combout\ = (\Unit2|Unit1|Equal0~2_combout\ & (\Unit2|Unit1|Equal0~1_combout\ & (\Unit2|Unit1|Equal0~3_combout\ & \Unit2|Unit1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|Equal0~2_combout\,
	datab => \Unit2|Unit1|Equal0~1_combout\,
	datac => \Unit2|Unit1|Equal0~3_combout\,
	datad => \Unit2|Unit1|Equal0~0_combout\,
	combout => \Unit2|Unit1|Equal0~4_combout\);

-- Location: LCCOMB_X68_Y23_N8
\Unit2|Unit1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~38_combout\ = (\Unit2|Unit1|slowClock:counter[20]~q\ & (!\Unit2|Unit1|Add0~37\)) # (!\Unit2|Unit1|slowClock:counter[20]~q\ & ((\Unit2|Unit1|Add0~37\) # (GND)))
-- \Unit2|Unit1|Add0~39\ = CARRY((!\Unit2|Unit1|Add0~37\) # (!\Unit2|Unit1|slowClock:counter[20]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[20]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~37\,
	combout => \Unit2|Unit1|Add0~38_combout\,
	cout => \Unit2|Unit1|Add0~39\);

-- Location: FF_X68_Y23_N9
\Unit2|Unit1|slowClock:counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[20]~q\);

-- Location: LCCOMB_X68_Y23_N14
\Unit2|Unit1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~44_combout\ = (\Unit2|Unit1|slowClock:counter[23]~q\ & (\Unit2|Unit1|Add0~43\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[23]~q\ & (!\Unit2|Unit1|Add0~43\ & VCC))
-- \Unit2|Unit1|Add0~45\ = CARRY((\Unit2|Unit1|slowClock:counter[23]~q\ & !\Unit2|Unit1|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[23]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~43\,
	combout => \Unit2|Unit1|Add0~44_combout\,
	cout => \Unit2|Unit1|Add0~45\);

-- Location: FF_X68_Y23_N15
\Unit2|Unit1|slowClock:counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[23]~q\);

-- Location: LCCOMB_X68_Y23_N16
\Unit2|Unit1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~46_combout\ = (\Unit2|Unit1|slowClock:counter[24]~q\ & (!\Unit2|Unit1|Add0~45\)) # (!\Unit2|Unit1|slowClock:counter[24]~q\ & ((\Unit2|Unit1|Add0~45\) # (GND)))
-- \Unit2|Unit1|Add0~47\ = CARRY((!\Unit2|Unit1|Add0~45\) # (!\Unit2|Unit1|slowClock:counter[24]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[24]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~45\,
	combout => \Unit2|Unit1|Add0~46_combout\,
	cout => \Unit2|Unit1|Add0~47\);

-- Location: FF_X68_Y23_N17
\Unit2|Unit1|slowClock:counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[24]~q\);

-- Location: LCCOMB_X68_Y23_N18
\Unit2|Unit1|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~48_combout\ = (\Unit2|Unit1|slowClock:counter[25]~q\ & (\Unit2|Unit1|Add0~47\ $ (GND))) # (!\Unit2|Unit1|slowClock:counter[25]~q\ & (!\Unit2|Unit1|Add0~47\ & VCC))
-- \Unit2|Unit1|Add0~49\ = CARRY((\Unit2|Unit1|slowClock:counter[25]~q\ & !\Unit2|Unit1|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[25]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~47\,
	combout => \Unit2|Unit1|Add0~48_combout\,
	cout => \Unit2|Unit1|Add0~49\);

-- Location: FF_X68_Y23_N19
\Unit2|Unit1|slowClock:counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[25]~q\);

-- Location: LCCOMB_X68_Y23_N20
\Unit2|Unit1|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Add0~50_combout\ = (\Unit2|Unit1|slowClock:counter[26]~q\ & (!\Unit2|Unit1|Add0~49\)) # (!\Unit2|Unit1|slowClock:counter[26]~q\ & ((\Unit2|Unit1|Add0~49\) # (GND)))
-- \Unit2|Unit1|Add0~51\ = CARRY((!\Unit2|Unit1|Add0~49\) # (!\Unit2|Unit1|slowClock:counter[26]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[26]~q\,
	datad => VCC,
	cin => \Unit2|Unit1|Add0~49\,
	combout => \Unit2|Unit1|Add0~50_combout\,
	cout => \Unit2|Unit1|Add0~51\);

-- Location: FF_X68_Y23_N21
\Unit2|Unit1|slowClock:counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[26]~q\);

-- Location: FF_X68_Y23_N23
\Unit2|Unit1|slowClock:counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|slowClock:counter[27]~q\);

-- Location: LCCOMB_X69_Y23_N0
\Unit2|Unit1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~7_combout\ = (!\Unit2|Unit1|slowClock:counter[27]~q\ & !\Unit2|Unit1|slowClock:counter[26]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|slowClock:counter[27]~q\,
	datad => \Unit2|Unit1|slowClock:counter[26]~q\,
	combout => \Unit2|Unit1|Equal0~7_combout\);

-- Location: LCCOMB_X69_Y23_N12
\Unit2|Unit1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~9_combout\ = (\Unit2|Unit1|Equal0~8_combout\ & (!\Unit2|Unit1|slowClock:counter[25]~q\ & (!\Unit2|Unit1|slowClock:counter[24]~q\ & \Unit2|Unit1|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|Equal0~8_combout\,
	datab => \Unit2|Unit1|slowClock:counter[25]~q\,
	datac => \Unit2|Unit1|slowClock:counter[24]~q\,
	datad => \Unit2|Unit1|Equal0~7_combout\,
	combout => \Unit2|Unit1|Equal0~9_combout\);

-- Location: LCCOMB_X69_Y23_N22
\Unit2|Unit1|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|Equal0~10_combout\ = (\Unit2|Unit1|Equal0~6_combout\ & (\Unit2|Unit1|Equal0~5_combout\ & (\Unit2|Unit1|Equal0~4_combout\ & \Unit2|Unit1|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|Equal0~6_combout\,
	datab => \Unit2|Unit1|Equal0~5_combout\,
	datac => \Unit2|Unit1|Equal0~4_combout\,
	datad => \Unit2|Unit1|Equal0~9_combout\,
	combout => \Unit2|Unit1|Equal0~10_combout\);

-- Location: LCCOMB_X69_Y23_N24
\Unit2|Unit1|clk_8th~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|clk_8th~0_combout\ = \Unit2|Unit1|Equal0~10_combout\ $ (\Unit2|Unit1|clk_8th~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|Equal0~10_combout\,
	datac => \Unit2|Unit1|clk_8th~q\,
	combout => \Unit2|Unit1|clk_8th~0_combout\);

-- Location: FF_X69_Y23_N25
\Unit2|Unit1|clk_8th\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|clk_8th~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|clk_8th~q\);

-- Location: LCCOMB_X69_Y23_N10
\Unit2|Unit1|main_mem_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Unit1|main_mem_status~0_combout\ = (\Unit2|Unit1|Equal0~10_combout\ & !\Unit2|Unit1|clk_8th~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|Unit1|Equal0~10_combout\,
	datad => \Unit2|Unit1|clk_8th~q\,
	combout => \Unit2|Unit1|main_mem_status~0_combout\);

-- Location: FF_X69_Y23_N11
\Unit2|Unit1|main_mem_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Unit1|main_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|Unit1|main_mem_status~q\);

-- Location: LCCOMB_X69_Y26_N18
\Unit2|tmp_mem_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_mem_status~0_combout\ = (!\Unit2|manageStatus:old_main_mem_status~q\ & \Unit2|Unit1|main_mem_status~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|manageStatus:old_main_mem_status~q\,
	datad => \Unit2|Unit1|main_mem_status~q\,
	combout => \Unit2|tmp_mem_status~0_combout\);

-- Location: FF_X69_Y26_N19
\Unit2|tmp_mem_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_mem_status~q\);

-- Location: LCCOMB_X69_Y26_N26
\Unit0|U0|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector21~0_combout\ = (\Unit0|U0|state.S_LONG_SAVE_a~q\ & (\Unit2|tmp_mem_status~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_SAVE_a~q\,
	datab => \Unit2|read_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|tmp_mem_status~q\,
	combout => \Unit0|U0|Selector21~0_combout\);

-- Location: IOIBUF_X0_Y36_N15
\cpu_rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cpu_rst,
	o => \cpu_rst~input_o\);

-- Location: CLKCTRL_G1
\cpu_rst~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cpu_rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cpu_rst~inputclkctrl_outclk\);

-- Location: FF_X69_Y26_N27
\Unit0|U0|state.S_LONG_SAVE_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector21~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_SAVE_b~q\);

-- Location: LCCOMB_X69_Y26_N4
\Unit0|U0|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector28~0_combout\ = (\Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\ & (\Unit2|tmp_mem_status~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\,
	datab => \Unit2|read_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|tmp_mem_status~q\,
	combout => \Unit0|U0|Selector28~0_combout\);

-- Location: FF_X69_Y26_N5
\Unit0|U0|state.S_REG_ADDR_SAVEb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector28~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_SAVEb~q\);

-- Location: LCCOMB_X68_Y26_N26
\Unit0|U0|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector57~0_combout\ = (!\Unit0|U0|state.S_LONG_SAVE_b~q\ & (!\Unit0|U0|state.S_SHORT_SAVEb~q\ & !\Unit0|U0|state.S_REG_ADDR_SAVEb~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_LONG_SAVE_b~q\,
	datac => \Unit0|U0|state.S_SHORT_SAVEb~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_SAVEb~q\,
	combout => \Unit0|U0|Selector57~0_combout\);

-- Location: LCCOMB_X70_Y25_N4
\Unit0|U0|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~10_combout\ = (\Unit0|U2|IRout\(12) & (\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & \Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~10_combout\);

-- Location: LCCOMB_X68_Y27_N16
\Unit0|U0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector2~0_combout\ = (\Unit0|U0|state.S_FETCH_INST~q\) # ((!\Unit2|mem_status~0_combout\ & \Unit0|U0|state.S_FETCH_INSTa~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|mem_status~0_combout\,
	datac => \Unit0|U0|state.S_FETCH_INSTa~q\,
	datad => \Unit0|U0|state.S_FETCH_INST~q\,
	combout => \Unit0|U0|Selector2~0_combout\);

-- Location: FF_X68_Y27_N17
\Unit0|U0|state.S_FETCH_INSTa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_FETCH_INSTa~q\);

-- Location: LCCOMB_X69_Y26_N28
\Unit0|U0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector3~0_combout\ = (\Unit0|U0|state.S_FETCH_INSTa~q\ & (\Unit2|tmp_mem_status~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_mem_status~q\,
	datab => \Unit0|U0|state.S_FETCH_INSTa~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|tmp_mem_status~q\,
	combout => \Unit0|U0|Selector3~0_combout\);

-- Location: FF_X69_Y26_N29
\Unit0|U0|state.S_FETCH_INSTb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_FETCH_INSTb~q\);

-- Location: FF_X69_Y25_N17
\Unit0|U0|state.S_DECODE_INST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_FETCH_INSTb~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_DECODE_INST~q\);

-- Location: FF_X70_Y25_N5
\Unit0|U0|state.S_MULT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~10_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_MULT~q\);

-- Location: LCCOMB_X70_Y25_N28
\Unit0|U0|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~13_combout\ = (!\Unit0|U2|IRout\(12) & (\Unit0|U2|IRout\(13) & (\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~13_combout\);

-- Location: FF_X70_Y25_N29
\Unit0|U0|state.S_JUMP_Z\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~13_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_JUMP_Z~q\);

-- Location: LCCOMB_X70_Y25_N14
\Unit0|U0|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~12_combout\ = (\Unit0|U2|IRout\(12) & (!\Unit0|U2|IRout\(13) & (\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~12_combout\);

-- Location: FF_X70_Y25_N15
\Unit0|U0|state.S_SUBT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~12_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SUBT~q\);

-- Location: LCCOMB_X72_Y25_N22
\Unit0|U0|WideOr64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr64~0_combout\ = (!\Unit0|U0|state.S_ADD~q\ & (!\Unit0|U0|state.S_SUBT~q\ & !\Unit0|U0|state.S_MULT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_ADD~q\,
	datab => \Unit0|U0|state.S_SUBT~q\,
	datad => \Unit0|U0|state.S_MULT~q\,
	combout => \Unit0|U0|WideOr64~0_combout\);

-- Location: LCCOMB_X73_Y29_N28
\Unit0|U0|WideOr64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr64~1_combout\ = (!\Unit0|U0|state.S_REG_ADDR_SAVE~q\ & (!\Unit0|U0|state.S_JUMP_Z~q\ & (\Unit0|U0|Selector51~0_combout\ & \Unit0|U0|WideOr64~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	datab => \Unit0|U0|state.S_JUMP_Z~q\,
	datac => \Unit0|U0|Selector51~0_combout\,
	datad => \Unit0|U0|WideOr64~0_combout\,
	combout => \Unit0|U0|WideOr64~1_combout\);

-- Location: LCCOMB_X73_Y29_N26
\Unit0|U0|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector72~0_combout\ = (\Unit0|U0|state.S_MULT~q\) # ((\Unit0|U0|ALUs_ctrl\(2) & \Unit0|U0|WideOr64~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_MULT~q\,
	datac => \Unit0|U0|ALUs_ctrl\(2),
	datad => \Unit0|U0|WideOr64~1_combout\,
	combout => \Unit0|U0|Selector72~0_combout\);

-- Location: FF_X73_Y29_N27
\Unit0|U0|ALUs_ctrl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~input_o\,
	d => \Unit0|U0|Selector72~0_combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|ALUs_ctrl\(2));

-- Location: LCCOMB_X72_Y28_N8
\Unit1|U3|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux25~0_combout\ = (\Unit0|U0|ALUs_ctrl\(1)) # (\Unit0|U0|ALUs_ctrl\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|ALUs_ctrl\(1),
	datad => \Unit0|U0|ALUs_ctrl\(2),
	combout => \Unit1|U3|Mux25~0_combout\);

-- Location: LCCOMB_X70_Y25_N22
\Unit0|U0|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~7_combout\ = (!\Unit0|U2|IRout\(12) & (!\Unit0|U2|IRout\(13) & (\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~7_combout\);

-- Location: FF_X70_Y25_N23
\Unit0|U0|state.S_ADD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~7_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_ADD~q\);

-- Location: FF_X72_Y25_N3
\Unit0|U0|state.S_ADDa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_ADD~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_ADDa~q\);

-- Location: FF_X72_Y25_N5
\Unit0|U0|state.S_SUBTa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_SUBT~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SUBTa~q\);

-- Location: LCCOMB_X72_Y25_N4
\Unit0|U0|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector56~0_combout\ = (!\Unit0|U0|state.S_MULTa~q\ & (!\Unit0|U0|state.S_ADDa~q\ & !\Unit0|U0|state.S_SUBTa~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_MULTa~q\,
	datab => \Unit0|U0|state.S_ADDa~q\,
	datac => \Unit0|U0|state.S_SUBTa~q\,
	combout => \Unit0|U0|Selector56~0_combout\);

-- Location: LCCOMB_X73_Y29_N22
\Unit0|U0|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector55~0_combout\ = (!\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\ & (\Unit0|U0|RFr1e_ctrl~q\ & (!\Unit0|U0|state.S_FETCH_INST~q\ & \Unit0|U0|Selector56~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	datab => \Unit0|U0|RFr1e_ctrl~q\,
	datac => \Unit0|U0|state.S_FETCH_INST~q\,
	datad => \Unit0|U0|Selector56~0_combout\,
	combout => \Unit0|U0|Selector55~0_combout\);

-- Location: LCCOMB_X73_Y29_N30
\Unit0|U0|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector55~1_combout\ = (\Unit0|U0|state.S_REG_ADDR_LOAD~q\) # ((\Unit0|U0|Selector55~0_combout\) # (!\Unit0|U0|WideOr64~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	datab => \Unit0|U0|WideOr64~1_combout\,
	datac => \Unit0|U0|Selector55~0_combout\,
	combout => \Unit0|U0|Selector55~1_combout\);

-- Location: FF_X73_Y29_N31
\Unit0|U0|RFr1e_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector55~1_combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr1e_ctrl~q\);

-- Location: LCCOMB_X70_Y25_N2
\Unit0|U0|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~3_combout\ = (!\Unit0|U2|IRout\(12) & (\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & \Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~3_combout\);

-- Location: LCCOMB_X69_Y26_N16
\Unit2|mem_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|mem_status~0_combout\ = (\Unit2|tmp_mem_status~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|tmp_mem_status~q\,
	combout => \Unit2|mem_status~0_combout\);

-- Location: LCCOMB_X70_Y26_N14
\Unit0|U0|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector27~0_combout\ = (\Unit0|U0|state.S_REG_ADDR_SAVE~q\) # ((!\Unit2|mem_status~0_combout\ & \Unit0|U0|state.S_REG_ADDR_SAVEa~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|mem_status~0_combout\,
	datac => \Unit0|U0|state.S_REG_ADDR_SAVEa~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	combout => \Unit0|U0|Selector27~0_combout\);

-- Location: FF_X70_Y26_N15
\Unit0|U0|state.S_REG_ADDR_SAVEa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector27~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_SAVEa~q\);

-- Location: FF_X69_Y26_N13
\Unit0|U0|state.S_REG_ADDR_SAVE_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_REG_ADDR_SAVEa~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit2|mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\);

-- Location: LCCOMB_X69_Y26_N12
\Unit0|U0|WideOr12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr12~1_combout\ = (\Unit0|U0|Selector59~1_combout\ & (!\Unit0|U0|state.S_FETCH_INSTa~q\ & (!\Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\ & !\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Selector59~1_combout\,
	datab => \Unit0|U0|state.S_FETCH_INSTa~q\,
	datac => \Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	combout => \Unit0|U0|WideOr12~1_combout\);

-- Location: LCCOMB_X68_Y26_N30
\Unit0|U0|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector6~0_combout\ = (\Unit0|U0|state.S_DECODE_INST~q\) # ((\Unit2|mem_status~0_combout\) # ((\Unit0|U0|WideOr12~1_combout\ & \Unit0|U0|WideOr12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_DECODE_INST~q\,
	datab => \Unit2|mem_status~0_combout\,
	datac => \Unit0|U0|WideOr12~1_combout\,
	datad => \Unit0|U0|WideOr12~0_combout\,
	combout => \Unit0|U0|Selector6~0_combout\);

-- Location: FF_X70_Y25_N3
\Unit0|U0|state.S_REG_ADDR_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~3_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	ena => \Unit0|U0|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_LOAD~q\);

-- Location: FF_X69_Y26_N3
\Unit0|U0|state.S_REG_ADDR_LOAD_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit2|mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\);

-- Location: LCCOMB_X68_Y27_N8
\Unit0|U0|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector67~0_combout\ = (\Unit0|U0|WideOr58~0_combout\ & (\Unit0|U0|RFs_ctrl\(0) & (\Unit0|U0|Selector56~0_combout\ & !\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr58~0_combout\,
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit0|U0|Selector56~0_combout\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	combout => \Unit0|U0|Selector67~0_combout\);

-- Location: LCCOMB_X70_Y25_N10
\Unit0|U0|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~5_combout\ = (!\Unit0|U2|IRout\(12) & (!\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~5_combout\);

-- Location: FF_X70_Y25_N11
\Unit0|U0|state.S_SHORT_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~5_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	ena => \Unit0|U0|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SHORT_LOAD~q\);

-- Location: LCCOMB_X68_Y27_N28
\Unit0|U0|Selector67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector67~1_combout\ = (\Unit0|U0|state.S_LONG_LOAD~q\) # ((\Unit0|U0|Selector67~0_combout\) # ((\Unit0|U0|state.S_SHORT_LOAD~q\) # (\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_LOAD~q\,
	datab => \Unit0|U0|Selector67~0_combout\,
	datac => \Unit0|U0|state.S_SHORT_LOAD~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	combout => \Unit0|U0|Selector67~1_combout\);

-- Location: FF_X68_Y27_N29
\Unit0|U0|RFs_ctrl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector67~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFs_ctrl\(0));

-- Location: LCCOMB_X70_Y25_N16
\Unit0|U0|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~8_combout\ = (\Unit0|U2|IRout\(12) & (\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~8_combout\);

-- Location: FF_X70_Y25_N17
\Unit0|U0|state.S_IMM_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~8_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_IMM_LOAD~q\);

-- Location: LCCOMB_X70_Y25_N18
\Unit0|U0|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~9_combout\ = (!\Unit0|U2|IRout\(12) & (!\Unit0|U2|IRout\(13) & (\Unit0|U2|IRout\(14) & \Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~9_combout\);

-- Location: FF_X70_Y25_N19
\Unit0|U0|state.S_LONG_IMM_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_IMM_LOAD~q\);

-- Location: LCCOMB_X73_Y29_N18
\Unit0|U0|Selector66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector66~2_combout\ = (\Unit0|U0|WideOr58~0_combout\ & (\Unit0|U0|RFs_ctrl\(1) & (!\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\ & \Unit0|U0|Selector56~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr58~0_combout\,
	datab => \Unit0|U0|RFs_ctrl\(1),
	datac => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	datad => \Unit0|U0|Selector56~0_combout\,
	combout => \Unit0|U0|Selector66~2_combout\);

-- Location: LCCOMB_X70_Y26_N26
\Unit0|U0|Selector66~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector66~3_combout\ = (\Unit0|U0|state.S_IMM_LOAD~q\) # ((\Unit0|U0|state.S_LONG_IMM_LOAD~q\) # (\Unit0|U0|Selector66~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_IMM_LOAD~q\,
	datac => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	datad => \Unit0|U0|Selector66~2_combout\,
	combout => \Unit0|U0|Selector66~3_combout\);

-- Location: FF_X70_Y26_N27
\Unit0|U0|RFs_ctrl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector66~3_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFs_ctrl\(1));

-- Location: FF_X68_Y29_N5
\Unit1|U2|RFr1[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux15~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X68_Y29_N16
\Unit1|U3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~2_cout\ = CARRY(\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|ALUs_ctrl\(0),
	datad => VCC,
	cout => \Unit1|U3|Add0~2_cout\);

-- Location: LCCOMB_X68_Y29_N18
\Unit1|U3|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~3_combout\ = (\Unit1|U3|Add0~0_combout\ & ((\Unit1|U2|RFr1[0]~_Duplicate_1_q\ & (\Unit1|U3|Add0~2_cout\ & VCC)) # (!\Unit1|U2|RFr1[0]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~2_cout\)))) # (!\Unit1|U3|Add0~0_combout\ & 
-- ((\Unit1|U2|RFr1[0]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~2_cout\)) # (!\Unit1|U2|RFr1[0]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~2_cout\) # (GND)))))
-- \Unit1|U3|Add0~4\ = CARRY((\Unit1|U3|Add0~0_combout\ & (!\Unit1|U2|RFr1[0]~_Duplicate_1_q\ & !\Unit1|U3|Add0~2_cout\)) # (!\Unit1|U3|Add0~0_combout\ & ((!\Unit1|U3|Add0~2_cout\) # (!\Unit1|U2|RFr1[0]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~0_combout\,
	datab => \Unit1|U2|RFr1[0]~_Duplicate_1_q\,
	datad => VCC,
	cin => \Unit1|U3|Add0~2_cout\,
	combout => \Unit1|U3|Add0~3_combout\,
	cout => \Unit1|U3|Add0~4\);

-- Location: LCCOMB_X63_Y29_N8
\Unit0|U2|dir_addr[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(0) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(0)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(0),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(0),
	combout => \Unit0|U2|dir_addr\(0));

-- Location: FF_X68_Y25_N27
\Unit2|read:state.Output_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|read:state.Write_To_Cache~q\,
	sload => VCC,
	ena => \Unit2|read:lines_to_replace[3][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:state.Output_data~q\);

-- Location: LCCOMB_X68_Y25_N22
\Unit2|read_mem_status~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read_mem_status~1_combout\ = (!\Unit2|Equal1~4_combout\ & (!\Unit2|Equal2~4_combout\ & (\Unit2|read~0_combout\ & \Unit2|read:state.Output_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal1~4_combout\,
	datab => \Unit2|Equal2~4_combout\,
	datac => \Unit2|read~0_combout\,
	datad => \Unit2|read:state.Output_data~q\,
	combout => \Unit2|read_mem_status~1_combout\);

-- Location: LCCOMB_X68_Y27_N24
\Unit2|read:lines_to_replace[0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read:lines_to_replace[0][0]~0_combout\ = (\Unit2|Decoder1~0_combout\ & ((\Unit2|read_mem_status~1_combout\ & (!\Unit2|Mux239~1_combout\)) # (!\Unit2|read_mem_status~1_combout\ & ((\Unit2|read:lines_to_replace[0][0]~q\))))) # 
-- (!\Unit2|Decoder1~0_combout\ & (((\Unit2|read:lines_to_replace[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Decoder1~0_combout\,
	datab => \Unit2|Mux239~1_combout\,
	datac => \Unit2|read:lines_to_replace[0][0]~q\,
	datad => \Unit2|read_mem_status~1_combout\,
	combout => \Unit2|read:lines_to_replace[0][0]~0_combout\);

-- Location: FF_X68_Y27_N25
\Unit2|read:lines_to_replace[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read:lines_to_replace[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:lines_to_replace[0][0]~q\);

-- Location: LCCOMB_X68_Y25_N28
\Unit2|read_replace~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read_replace~0_combout\ = (!\Unit2|Equal2~4_combout\ & (\Unit2|read:state.Write_To_Cache~q\ & (!\Unit2|Equal1~4_combout\ & \Unit2|read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal2~4_combout\,
	datab => \Unit2|read:state.Write_To_Cache~q\,
	datac => \Unit2|Equal1~4_combout\,
	datad => \Unit2|read~0_combout\,
	combout => \Unit2|read_replace~0_combout\);

-- Location: FF_X68_Y25_N29
\Unit2|read_replace\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read_replace~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read_replace~q\);

-- Location: LCCOMB_X73_Y29_N0
\Unit0|U0|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector74~0_combout\ = (\Unit0|U0|state.S_REG_ADDR_SAVE~q\) # ((\Unit0|U0|state.S_SUBT~q\) # ((\Unit0|U0|ALUs_ctrl\(0) & \Unit0|U0|WideOr64~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	datab => \Unit0|U0|state.S_SUBT~q\,
	datac => \Unit0|U0|ALUs_ctrl\(0),
	datad => \Unit0|U0|WideOr64~1_combout\,
	combout => \Unit0|U0|Selector74~0_combout\);

-- Location: FF_X73_Y29_N1
\Unit0|U0|ALUs_ctrl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector74~0_combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|ALUs_ctrl\(0));

-- Location: LCCOMB_X73_Y29_N12
\Unit0|U0|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector73~0_combout\ = (\Unit0|U0|state.S_ADD~q\) # ((\Unit0|U0|state.S_SUBT~q\) # ((\Unit0|U0|ALUs_ctrl\(1) & \Unit0|U0|WideOr64~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_ADD~q\,
	datab => \Unit0|U0|state.S_SUBT~q\,
	datac => \Unit0|U0|ALUs_ctrl\(1),
	datad => \Unit0|U0|WideOr64~1_combout\,
	combout => \Unit0|U0|Selector73~0_combout\);

-- Location: FF_X73_Y29_N13
\Unit0|U0|ALUs_ctrl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~input_o\,
	d => \Unit0|U0|Selector73~0_combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|ALUs_ctrl\(1));

-- Location: LCCOMB_X73_Y29_N8
\Unit1|U3|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux33~0_combout\ = ((!\Unit0|U0|ALUs_ctrl\(0) & !\Unit0|U0|ALUs_ctrl\(1))) # (!\Unit0|U0|ALUs_ctrl\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|ALUs_ctrl\(0),
	datac => \Unit0|U0|ALUs_ctrl\(2),
	datad => \Unit0|U0|ALUs_ctrl\(1),
	combout => \Unit1|U3|Mux33~0_combout\);

-- Location: CLKCTRL_G17
\Unit1|U3|Mux33~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Unit1|U3|Mux33~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Unit1|U3|Mux33~0clkctrl_outclk\);

-- Location: LCCOMB_X70_Y28_N18
\Unit1|U3|alu_tmp[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(3) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|Mux20~1_combout\)) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|alu_tmp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux20~1_combout\,
	datab => \Unit1|U3|alu_tmp\(3),
	datac => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(3));

-- Location: LCCOMB_X63_Y30_N18
\Unit2|tmp_cache~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~31_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(35))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(35),
	datab => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(3),
	combout => \Unit2|tmp_cache~31_combout\);

-- Location: LCCOMB_X61_Y30_N2
\Unit2|tmp_cache[1][0].words[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][3]~feeder_combout\ = \Unit2|tmp_cache~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~31_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][3]~feeder_combout\);

-- Location: LCCOMB_X62_Y26_N10
\Unit2|tmp_cache[1][0].words[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[3][0]~0_combout\ = (!\cpu_rst~input_o\ & (((!\Unit2|read_line\(0) & \Unit2|data_out[9]~361_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_line\(0),
	datab => \Unit2|data_out[9]~361_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \cpu_rst~input_o\,
	combout => \Unit2|tmp_cache[1][0].words[3][0]~0_combout\);

-- Location: LCCOMB_X62_Y23_N12
\Unit2|write:state.Wait_Write_Back_Complete~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:state.Wait_Write_Back_Complete~feeder_combout\ = \Unit2|write:state.Wait_Write_Back_Inst_Received~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:state.Wait_Write_Back_Inst_Received~q\,
	combout => \Unit2|write:state.Wait_Write_Back_Complete~feeder_combout\);

-- Location: LCCOMB_X65_Y23_N20
\Unit2|state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|state~9_combout\ = (\Unit2|Unit1|main_mem_status~q\ & (\Unit0|U0|Mwe_ctrl~q\ & !\Unit0|U0|Mre_ctrl~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|main_mem_status~q\,
	datab => \Unit0|U0|Mwe_ctrl~q\,
	datac => \Unit0|U0|Mre_ctrl~q\,
	combout => \Unit2|state~9_combout\);

-- Location: FF_X62_Y23_N13
\Unit2|write:state.Wait_Write_Back_Complete\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|write:state.Wait_Write_Back_Complete~feeder_combout\,
	ena => \Unit2|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:state.Wait_Write_Back_Complete~q\);

-- Location: LCCOMB_X62_Y23_N0
\Unit2|write:state.Wait_For_Read_Inst_Received~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:state.Wait_For_Read_Inst_Received~0_combout\ = !\Unit2|write:state.Wait_Write_Back_Complete~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:state.Wait_Write_Back_Complete~q\,
	combout => \Unit2|write:state.Wait_For_Read_Inst_Received~0_combout\);

-- Location: FF_X62_Y23_N1
\Unit2|write:state.Wait_For_Read_Inst_Received\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|write:state.Wait_For_Read_Inst_Received~0_combout\,
	ena => \Unit2|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:state.Wait_For_Read_Inst_Received~q\);

-- Location: LCCOMB_X62_Y23_N22
\Unit2|write:state.Wait_For_Read_Data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:state.Wait_For_Read_Data~0_combout\ = !\Unit2|write:state.Wait_For_Read_Inst_Received~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:state.Wait_For_Read_Inst_Received~q\,
	combout => \Unit2|write:state.Wait_For_Read_Data~0_combout\);

-- Location: FF_X62_Y23_N23
\Unit2|write:state.Wait_For_Read_Data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|write:state.Wait_For_Read_Data~0_combout\,
	ena => \Unit2|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:state.Wait_For_Read_Data~q\);

-- Location: LCCOMB_X65_Y24_N0
\Unit2|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector3~0_combout\ = (\Unit2|write:state.Wait_For_Read_Data~q\ & \Unit2|Unit1|main_mem_status~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Wait_For_Read_Data~q\,
	datad => \Unit2|Unit1|main_mem_status~q\,
	combout => \Unit2|Selector3~0_combout\);

-- Location: LCCOMB_X65_Y24_N14
\Unit2|write:state.Update_Block~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:state.Update_Block~feeder_combout\ = \Unit2|Selector3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|Selector3~0_combout\,
	combout => \Unit2|write:state.Update_Block~feeder_combout\);

-- Location: LCCOMB_X65_Y24_N20
\Unit2|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write~0_combout\ = (\Unit0|U0|Mwe_ctrl~q\ & !\Unit0|U0|Mre_ctrl~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|Mwe_ctrl~q\,
	datad => \Unit0|U0|Mre_ctrl~q\,
	combout => \Unit2|write~0_combout\);

-- Location: FF_X65_Y24_N15
\Unit2|write:state.Update_Block\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|write:state.Update_Block~feeder_combout\,
	ena => \Unit2|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:state.Update_Block~q\);

-- Location: LCCOMB_X65_Y24_N10
\Unit2|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector4~0_combout\ = (\Unit2|write:state.Update_Block~q\) # ((\Unit2|write:state.Wait_Write_Back_Inst_Received~q\ & !\Unit2|Unit1|main_mem_status~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|write:state.Wait_Write_Back_Inst_Received~q\,
	datad => \Unit2|Unit1|main_mem_status~q\,
	combout => \Unit2|Selector4~0_combout\);

-- Location: FF_X65_Y24_N11
\Unit2|write:state.Wait_Write_Back_Inst_Received\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector4~0_combout\,
	ena => \Unit2|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:state.Wait_Write_Back_Inst_Received~q\);

-- Location: LCCOMB_X65_Y24_N30
\Unit2|write_replace~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write_replace~0_combout\ = (!\Unit0|U0|Mre_ctrl~q\ & (\Unit2|write:state.Wait_Write_Back_Inst_Received~q\ & (\Unit0|U0|Mwe_ctrl~q\ & \Unit2|Unit1|main_mem_status~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Mre_ctrl~q\,
	datab => \Unit2|write:state.Wait_Write_Back_Inst_Received~q\,
	datac => \Unit0|U0|Mwe_ctrl~q\,
	datad => \Unit2|Unit1|main_mem_status~q\,
	combout => \Unit2|write_replace~0_combout\);

-- Location: LCCOMB_X65_Y24_N22
\Unit2|write_line[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write_line[0]~0_combout\ = (\Unit2|write_replace~0_combout\ & (!\Unit2|Equal1~4_combout\ & ((\Unit2|Equal2~4_combout\) # (\Unit2|write_line\(0))))) # (!\Unit2|write_replace~0_combout\ & (((\Unit2|write_line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal1~4_combout\,
	datab => \Unit2|Equal2~4_combout\,
	datac => \Unit2|write_line\(0),
	datad => \Unit2|write_replace~0_combout\,
	combout => \Unit2|write_line[0]~0_combout\);

-- Location: FF_X65_Y24_N23
\Unit2|write_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|write_line[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write_line\(0));

-- Location: LCCOMB_X62_Y26_N28
\Unit2|tag~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tag~2_combout\ = (\Unit0|U3|Mux13~1_combout\ & (!\Unit2|write_line\(0) & !\Unit0|U3|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|write_line\(0),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|tag~2_combout\);

-- Location: LCCOMB_X62_Y26_N18
\Unit2|tmp_cache[1][0].words[1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][0]~2_combout\ = (\Unit2|tmp_cache[1][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[1][0]~3_combout\ & \Unit2|tag~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datab => \Unit2|tmp_cache[1][0].words[3][0]~0_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tag~2_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\);

-- Location: FF_X61_Y30_N3
\Unit2|tmp_cache[1][0].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][3]~q\);

-- Location: LCCOMB_X66_Y30_N0
\Unit0|U1|tmp_PC[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[0]~16_combout\ = \Unit0|U1|tmp_PC\(0) $ (VCC)
-- \Unit0|U1|tmp_PC[0]~17\ = CARRY(\Unit0|U1|tmp_PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(0),
	datad => VCC,
	combout => \Unit0|U1|tmp_PC[0]~16_combout\,
	cout => \Unit0|U1|tmp_PC[0]~17\);

-- Location: LCCOMB_X65_Y30_N10
\Unit0|U0|state.S_INIT~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|state.S_INIT~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Unit0|U0|state.S_INIT~feeder_combout\);

-- Location: FF_X65_Y30_N11
\Unit0|U0|state.S_INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|state.S_INIT~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_INIT~q\);

-- Location: LCCOMB_X65_Y30_N16
\Unit0|U0|PCclr_ctrl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|PCclr_ctrl~0_combout\ = (\Unit0|U0|PCclr_ctrl~q\) # (!\Unit0|U0|state.S_INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|PCclr_ctrl~q\,
	datad => \Unit0|U0|state.S_INIT~q\,
	combout => \Unit0|U0|PCclr_ctrl~0_combout\);

-- Location: FF_X65_Y30_N17
\Unit0|U0|PCclr_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|PCclr_ctrl~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|PCclr_ctrl~q\);

-- Location: LCCOMB_X73_Y29_N16
\Unit0|U0|WideOr66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr66~combout\ = (\Unit0|U0|state.S_ADD~q\) # ((\Unit0|U0|state.S_SUBT~q\) # ((\Unit0|U0|state.S_MULT~q\) # (\Unit0|U0|state.S_REG_ADDR_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_ADD~q\,
	datab => \Unit0|U0|state.S_SUBT~q\,
	datac => \Unit0|U0|state.S_MULT~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	combout => \Unit0|U0|WideOr66~combout\);

-- Location: LCCOMB_X67_Y29_N8
\Unit0|U2|dir_addr[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(7) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(7)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(7),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(7),
	combout => \Unit0|U2|dir_addr\(7));

-- Location: LCCOMB_X67_Y26_N6
\Unit2|data_out[9]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~362_combout\ = (!\Unit0|U3|Mux13~1_combout\ & \Unit0|U3|Mux12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|data_out[9]~362_combout\);

-- Location: LCCOMB_X68_Y25_N18
\Unit2|read:lines_to_replace[2][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read:lines_to_replace[2][0]~0_combout\ = (\Unit2|data_out[9]~362_combout\ & ((\Unit2|read_mem_status~1_combout\ & (!\Unit2|Mux239~1_combout\)) # (!\Unit2|read_mem_status~1_combout\ & ((\Unit2|read:lines_to_replace[2][0]~q\))))) # 
-- (!\Unit2|data_out[9]~362_combout\ & (((\Unit2|read:lines_to_replace[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Mux239~1_combout\,
	datab => \Unit2|data_out[9]~362_combout\,
	datac => \Unit2|read:lines_to_replace[2][0]~q\,
	datad => \Unit2|read_mem_status~1_combout\,
	combout => \Unit2|read:lines_to_replace[2][0]~0_combout\);

-- Location: FF_X68_Y25_N19
\Unit2|read:lines_to_replace[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read:lines_to_replace[2][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:lines_to_replace[2][0]~q\);

-- Location: LCCOMB_X68_Y25_N24
\Unit2|data_out[9]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~364_combout\ = (!\Unit0|U3|Mux13~1_combout\ & (\Unit0|U3|Mux12~1_combout\ & \Unit2|read:lines_to_replace[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|read:lines_to_replace[2][0]~q\,
	combout => \Unit2|data_out[9]~364_combout\);

-- Location: LCCOMB_X68_Y25_N2
\Unit2|data_out[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~41_combout\ = (\Unit0|U3|Mux13~1_combout\ & (\Unit0|U3|Mux12~1_combout\ & \Unit2|Mux239~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|Mux239~1_combout\,
	combout => \Unit2|data_out[9]~41_combout\);

-- Location: LCCOMB_X68_Y25_N4
\Unit2|data_out[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~42_combout\ = (\Unit2|read:state.Output_data~q\ & ((\Unit2|data_out[9]~29_combout\) # ((!\Unit2|data_out[9]~364_combout\ & \Unit2|data_out[9]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read:state.Output_data~q\,
	datab => \Unit2|data_out[9]~364_combout\,
	datac => \Unit2|data_out[9]~29_combout\,
	datad => \Unit2|data_out[9]~41_combout\,
	combout => \Unit2|data_out[9]~42_combout\);

-- Location: LCCOMB_X66_Y25_N2
\Unit2|data_out[9]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~43_combout\ = (\Unit2|Equal2~4_combout\ & (((\Unit0|U3|Mux13~1_combout\)) # (!\Unit0|U3|Mux12~1_combout\))) # (!\Unit2|Equal2~4_combout\ & (((\Unit2|data_out[9]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|data_out[9]~42_combout\,
	datad => \Unit2|Equal2~4_combout\,
	combout => \Unit2|data_out[9]~43_combout\);

-- Location: LCCOMB_X70_Y25_N20
\Unit0|U0|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~2_combout\ = (\Unit0|U2|IRout\(12) & (!\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & \Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~2_combout\);

-- Location: FF_X70_Y25_N21
\Unit0|U0|state.S_LONG_SAVE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~2_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_SAVE~q\);

-- Location: LCCOMB_X70_Y26_N4
\Unit0|U0|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector20~0_combout\ = (\Unit0|U0|state.S_LONG_SAVE~q\) # ((!\Unit2|mem_status~0_combout\ & \Unit0|U0|state.S_LONG_SAVE_a~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|mem_status~0_combout\,
	datab => \Unit0|U0|state.S_LONG_SAVE~q\,
	datac => \Unit0|U0|state.S_LONG_SAVE_a~q\,
	combout => \Unit0|U0|Selector20~0_combout\);

-- Location: FF_X70_Y26_N5
\Unit0|U0|state.S_LONG_SAVE_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector20~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_SAVE_a~q\);

-- Location: LCCOMB_X70_Y26_N0
\Unit0|U0|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector54~2_combout\ = (\Unit0|U0|state.S_LONG_LOAD~q\) # ((\Unit0|U0|state.S_LONG_SAVE_a~q\) # ((\Unit0|U0|state.S_REG_ADDR_SAVEa~q\) # (\Unit0|U0|state.S_LONG_IMM_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_LOAD~q\,
	datab => \Unit0|U0|state.S_LONG_SAVE_a~q\,
	datac => \Unit0|U0|state.S_REG_ADDR_SAVEa~q\,
	datad => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	combout => \Unit0|U0|Selector54~2_combout\);

-- Location: LCCOMB_X70_Y27_N20
\Unit0|U0|Selector54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector54~3_combout\ = (\Unit0|U0|Selector54~1_combout\) # ((\Unit0|U0|Selector54~2_combout\) # ((\Unit0|U0|state.S_OUTPUT_MEM~q\) # (\Unit0|U0|state.S_REG_ADDR_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Selector54~1_combout\,
	datab => \Unit0|U0|Selector54~2_combout\,
	datac => \Unit0|U0|state.S_OUTPUT_MEM~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	combout => \Unit0|U0|Selector54~3_combout\);

-- Location: FF_X70_Y27_N21
\Unit0|U0|big_addr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector54~3_combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|big_addr~q\);

-- Location: LCCOMB_X72_Y28_N26
\Unit1|U3|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux25~1_combout\ = (\Unit0|U0|ALUs_ctrl\(2)) # ((!\Unit0|U0|ALUs_ctrl\(1) & \Unit0|U0|ALUs_ctrl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|ALUs_ctrl\(1),
	datab => \Unit0|U0|ALUs_ctrl\(0),
	datad => \Unit0|U0|ALUs_ctrl\(2),
	combout => \Unit1|U3|Mux25~1_combout\);

-- Location: LCCOMB_X70_Y25_N24
\Unit0|U0|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~6_combout\ = (!\Unit0|U2|IRout\(12) & (!\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & \Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~6_combout\);

-- Location: FF_X70_Y25_N25
\Unit0|U0|state.S_LONG_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~6_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	ena => \Unit0|U0|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_LOAD~q\);

-- Location: LCCOMB_X73_Y30_N24
\Unit0|U0|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector64~0_combout\ = (\Unit0|U0|state.S_LONG_IMM_LOAD~q\) # ((\Unit0|U0|state.S_LONG_LOAD~q\) # (\Unit0|U2|IRout\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	datac => \Unit0|U0|state.S_LONG_LOAD~q\,
	datad => \Unit0|U2|IRout\(9),
	combout => \Unit0|U0|Selector64~0_combout\);

-- Location: LCCOMB_X69_Y26_N8
\Unit0|U0|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector23~0_combout\ = (\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\ & (\Unit2|tmp_mem_status~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	datab => \Unit2|read_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|tmp_mem_status~q\,
	combout => \Unit0|U0|Selector23~0_combout\);

-- Location: FF_X69_Y26_N9
\Unit0|U0|state.S_REG_ADDR_LOADa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector23~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_LOADa~q\);

-- Location: FF_X69_Y26_N25
\Unit0|U0|state.S_REG_ADDR_LOADb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_REG_ADDR_LOADa~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_LOADb~q\);

-- Location: LCCOMB_X73_Y29_N24
\Unit0|U0|RFwa_ctrl[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|RFwa_ctrl[3]~0_combout\ = (!\cpu_rst~input_o\ & (((\Unit0|U0|state.S_REG_ADDR_LOADb~q\) # (!\Unit0|U0|Selector56~0_combout\)) # (!\Unit0|U0|WideOr58~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr58~0_combout\,
	datab => \Unit0|U0|state.S_REG_ADDR_LOADb~q\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U0|Selector56~0_combout\,
	combout => \Unit0|U0|RFwa_ctrl[3]~0_combout\);

-- Location: FF_X73_Y30_N25
\Unit0|U0|RFwa_ctrl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector64~0_combout\,
	ena => \Unit0|U0|RFwa_ctrl[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFwa_ctrl\(1));

-- Location: LCCOMB_X73_Y30_N6
\Unit0|U0|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector65~0_combout\ = (\Unit0|U0|state.S_LONG_IMM_LOAD~q\) # ((\Unit0|U0|state.S_LONG_LOAD~q\) # (\Unit0|U2|IRout\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	datac => \Unit0|U0|state.S_LONG_LOAD~q\,
	datad => \Unit0|U2|IRout\(8),
	combout => \Unit0|U0|Selector65~0_combout\);

-- Location: FF_X73_Y30_N7
\Unit0|U0|RFwa_ctrl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector65~0_combout\,
	ena => \Unit0|U0|RFwa_ctrl[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFwa_ctrl\(0));

-- Location: LCCOMB_X73_Y30_N30
\Unit0|U0|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector63~0_combout\ = (\Unit0|U0|state.S_LONG_LOAD~q\) # ((\Unit0|U2|IRout\(10)) # (\Unit0|U0|state.S_LONG_IMM_LOAD~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_LOAD~q\,
	datac => \Unit0|U2|IRout\(10),
	datad => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	combout => \Unit0|U0|Selector63~0_combout\);

-- Location: FF_X73_Y30_N31
\Unit0|U0|RFwa_ctrl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector63~0_combout\,
	ena => \Unit0|U0|RFwa_ctrl[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFwa_ctrl\(2));

-- Location: LCCOMB_X72_Y29_N28
\Unit1|U2|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~14_combout\ = (\Unit0|U0|RFwe_ctrl~q\ & (\Unit0|U0|RFwa_ctrl\(1) & (\Unit0|U0|RFwa_ctrl\(0) & \Unit0|U0|RFwa_ctrl\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwe_ctrl~q\,
	datab => \Unit0|U0|RFwa_ctrl\(1),
	datac => \Unit0|U0|RFwa_ctrl\(0),
	datad => \Unit0|U0|RFwa_ctrl\(2),
	combout => \Unit1|U2|Decoder0~14_combout\);

-- Location: LCCOMB_X73_Y30_N8
\Unit0|U0|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector62~0_combout\ = (\Unit0|U2|IRout\(11)) # ((\Unit0|U0|state.S_LONG_LOAD~q\) # (\Unit0|U0|state.S_LONG_IMM_LOAD~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|IRout\(11),
	datac => \Unit0|U0|state.S_LONG_LOAD~q\,
	datad => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	combout => \Unit0|U0|Selector62~0_combout\);

-- Location: FF_X73_Y30_N9
\Unit0|U0|RFwa_ctrl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector62~0_combout\,
	ena => \Unit0|U0|RFwa_ctrl[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFwa_ctrl\(3));

-- Location: LCCOMB_X69_Y28_N30
\Unit1|U2|Decoder0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~23_combout\ = (\Unit1|U2|Decoder0~14_combout\ & \Unit0|U0|RFwa_ctrl\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|Decoder0~14_combout\,
	datad => \Unit0|U0|RFwa_ctrl\(3),
	combout => \Unit1|U2|Decoder0~23_combout\);

-- Location: FF_X69_Y30_N1
\Unit1|U2|tmp_rf[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][10]~q\);

-- Location: LCCOMB_X68_Y30_N16
\Unit1|U2|tmp_rf[14][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[14][10]~feeder_combout\ = \Unit1|U1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux5~1_combout\,
	combout => \Unit1|U2|tmp_rf[14][10]~feeder_combout\);

-- Location: LCCOMB_X69_Y26_N10
\Unit0|U0|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector7~0_combout\ = (\Unit2|tmp_mem_status~q\ & (\Unit0|U0|state.S_SHORT_LOAD~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_mem_status~q\,
	datab => \Unit2|tmp_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit0|U0|state.S_SHORT_LOAD~q\,
	combout => \Unit0|U0|Selector7~0_combout\);

-- Location: FF_X69_Y26_N11
\Unit0|U0|state.S_SHORT_LOADa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector7~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SHORT_LOADa~q\);

-- Location: FF_X69_Y25_N27
\Unit0|U0|state.S_SHORT_LOADb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_SHORT_LOADa~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SHORT_LOADb~q\);

-- Location: FF_X69_Y26_N21
\Unit0|U0|state.S_LONG_LOAD_b\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_LONG_LOAD_a~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_LOAD_b~q\);

-- Location: LCCOMB_X69_Y25_N26
\Unit0|U0|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector53~0_combout\ = (!\Unit0|U0|state.S_FETCH_INST~q\ & (\Unit0|U0|RFwe_ctrl~q\ & (!\Unit0|U0|state.S_SHORT_LOADb~q\ & !\Unit0|U0|state.S_LONG_LOAD_b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_FETCH_INST~q\,
	datab => \Unit0|U0|RFwe_ctrl~q\,
	datac => \Unit0|U0|state.S_SHORT_LOADb~q\,
	datad => \Unit0|U0|state.S_LONG_LOAD_b~q\,
	combout => \Unit0|U0|Selector53~0_combout\);

-- Location: LCCOMB_X70_Y26_N18
\Unit0|U0|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector51~1_combout\ = (!\Unit0|U0|state.S_LONG_IMM_LOAD~q\ & !\Unit0|U0|state.S_IMM_LOAD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	datac => \Unit0|U0|state.S_IMM_LOAD~q\,
	combout => \Unit0|U0|Selector51~1_combout\);

-- Location: FF_X72_Y25_N11
\Unit0|U0|state.S_MULTa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_MULT~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_MULTa~q\);

-- Location: LCCOMB_X72_Y25_N2
\Unit0|U0|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector53~1_combout\ = (\Unit0|U0|state.S_REG_ADDR_LOADb~q\) # ((\Unit0|U0|state.S_SUBTa~q\) # ((\Unit0|U0|state.S_ADDa~q\) # (\Unit0|U0|state.S_MULTa~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOADb~q\,
	datab => \Unit0|U0|state.S_SUBTa~q\,
	datac => \Unit0|U0|state.S_ADDa~q\,
	datad => \Unit0|U0|state.S_MULTa~q\,
	combout => \Unit0|U0|Selector53~1_combout\);

-- Location: LCCOMB_X69_Y25_N24
\Unit0|U0|Selector53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector53~2_combout\ = ((\Unit0|U0|Selector53~0_combout\) # ((\Unit0|U0|Selector53~1_combout\) # (!\Unit0|U0|Selector51~1_combout\))) # (!\Unit0|U0|Selector52~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Selector52~0_combout\,
	datab => \Unit0|U0|Selector53~0_combout\,
	datac => \Unit0|U0|Selector51~1_combout\,
	datad => \Unit0|U0|Selector53~1_combout\,
	combout => \Unit0|U0|Selector53~2_combout\);

-- Location: FF_X69_Y25_N25
\Unit0|U0|RFwe_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector53~2_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFwe_ctrl~q\);

-- Location: LCCOMB_X65_Y32_N12
\Unit1|U2|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~10_combout\ = (\Unit0|U0|RFwa_ctrl\(2) & (\Unit0|U0|RFwe_ctrl~q\ & (\Unit0|U0|RFwa_ctrl\(1) & !\Unit0|U0|RFwa_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwa_ctrl\(2),
	datab => \Unit0|U0|RFwe_ctrl~q\,
	datac => \Unit0|U0|RFwa_ctrl\(1),
	datad => \Unit0|U0|RFwa_ctrl\(0),
	combout => \Unit1|U2|Decoder0~10_combout\);

-- Location: LCCOMB_X69_Y32_N18
\Unit1|U2|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~21_combout\ = (\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwa_ctrl\(3),
	datab => \Unit1|U2|Decoder0~10_combout\,
	combout => \Unit1|U2|Decoder0~21_combout\);

-- Location: FF_X68_Y30_N17
\Unit1|U2|tmp_rf[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[14][10]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][10]~q\);

-- Location: LCCOMB_X66_Y25_N22
\Unit2|data_out[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~37_combout\ = (\Unit2|read:state.Output_data~q\ & ((\Unit2|data_out[9]~364_combout\) # (\Unit2|data_out[9]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read:state.Output_data~q\,
	datab => \Unit2|data_out[9]~364_combout\,
	datad => \Unit2|data_out[9]~29_combout\,
	combout => \Unit2|data_out[9]~37_combout\);

-- Location: LCCOMB_X66_Y25_N24
\Unit2|data_out[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~38_combout\ = (\Unit2|Equal2~4_combout\ & (((!\Unit0|U3|Mux13~1_combout\)) # (!\Unit0|U3|Mux12~1_combout\))) # (!\Unit2|Equal2~4_combout\ & (((\Unit2|data_out[9]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|data_out[9]~37_combout\,
	datad => \Unit2|Equal2~4_combout\,
	combout => \Unit2|data_out[9]~38_combout\);

-- Location: FF_X68_Y27_N21
\Unit1|U2|RFr1[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U2|Mux13~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X70_Y28_N10
\Unit1|U3|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux19~0_combout\ = (\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Mux25~1_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr2\(2))) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U2|RFr1[2]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(2),
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|Mux25~1_combout\,
	datad => \Unit1|U2|RFr1[2]~_Duplicate_1_q\,
	combout => \Unit1|U3|Mux19~0_combout\);

-- Location: LCCOMB_X73_Y29_N20
\Unit1|U3|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux1~0_combout\ = (!\Unit0|U0|ALUs_ctrl\(0) & (\Unit0|U0|ALUs_ctrl\(2) & !\Unit0|U0|ALUs_ctrl\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|ALUs_ctrl\(0),
	datac => \Unit0|U0|ALUs_ctrl\(2),
	datad => \Unit0|U0|ALUs_ctrl\(1),
	combout => \Unit1|U3|Mux1~0_combout\);

-- Location: CLKCTRL_G18
\Unit1|U3|Mux1~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Unit1|U3|Mux1~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Unit1|U3|Mux1~0clkctrl_outclk\);

-- Location: LCCOMB_X69_Y28_N28
\Unit1|U3|mult_result[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(2) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT2\)) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|mult_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datab => \Unit1|U3|mult_result\(2),
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(2));

-- Location: LCCOMB_X69_Y28_N24
\Unit1|U3|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux19~1_combout\ = (\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux19~0_combout\ & ((\Unit1|U3|mult_result\(2)))) # (!\Unit1|U3|Mux19~0_combout\ & (\Unit1|U3|Add0~9_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~9_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|Mux19~0_combout\,
	datad => \Unit1|U3|mult_result\(2),
	combout => \Unit1|U3|Mux19~1_combout\);

-- Location: LCCOMB_X69_Y28_N4
\Unit1|U3|alu_tmp[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(2) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|Mux19~1_combout\)) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|alu_tmp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|Mux19~1_combout\,
	datac => \Unit1|U3|alu_tmp\(2),
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(2));

-- Location: LCCOMB_X69_Y28_N16
\Unit1|U1|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux13~0_combout\ = (\Unit0|U0|RFs_ctrl\(1) & ((\Unit0|U2|dir_addr\(2)) # ((\Unit0|U0|RFs_ctrl\(0))))) # (!\Unit0|U0|RFs_ctrl\(1) & (((\Unit1|U3|alu_tmp\(2) & !\Unit0|U0|RFs_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(2),
	datab => \Unit0|U0|RFs_ctrl\(1),
	datac => \Unit1|U3|alu_tmp\(2),
	datad => \Unit0|U0|RFs_ctrl\(0),
	combout => \Unit1|U1|Mux13~0_combout\);

-- Location: LCCOMB_X62_Y27_N12
\Unit2|tmp_cache~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~46_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(18))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(18),
	datac => \Unit1|U3|alu_tmp\(2),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~46_combout\);

-- Location: LCCOMB_X57_Y27_N8
\Unit2|tmp_cache[0][1].words[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][2]~feeder_combout\ = \Unit2|tmp_cache~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~46_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][2]~feeder_combout\);

-- Location: LCCOMB_X65_Y24_N16
\Unit2|write_replace~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write_replace~1_combout\ = (\Unit2|write_replace~0_combout\ & ((\Unit2|Equal2~4_combout\) # (\Unit2|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Equal2~4_combout\,
	datac => \Unit2|write_replace~0_combout\,
	datad => \Unit2|Equal1~4_combout\,
	combout => \Unit2|write_replace~1_combout\);

-- Location: FF_X65_Y24_N17
\Unit2|write_replace\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|write_replace~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write_replace~q\);

-- Location: LCCOMB_X63_Y26_N28
\Unit2|tmp_cache[0][0].words[2][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[2][0]~5_combout\ = (\Unit0|U3|Mux14~1_combout\ & (\Unit2|write_replace~q\ & !\Unit0|U3|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|write_replace~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\);

-- Location: LCCOMB_X66_Y24_N24
\Unit2|tag~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tag~1_combout\ = (!\Unit0|U3|Mux13~1_combout\ & (\Unit2|write_line\(0) & !\Unit0|U3|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|write_line\(0),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|tag~1_combout\);

-- Location: LCCOMB_X68_Y25_N14
\Unit2|read_line[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read_line[0]~0_combout\ = (\Unit2|read:state.Write_To_Cache~q\ & ((\Unit2|read:lines_to_replace[3][0]~1_combout\ & (\Unit2|Mux239~1_combout\)) # (!\Unit2|read:lines_to_replace[3][0]~1_combout\ & ((\Unit2|read_line\(0)))))) # 
-- (!\Unit2|read:state.Write_To_Cache~q\ & (((\Unit2|read_line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Mux239~1_combout\,
	datab => \Unit2|read:state.Write_To_Cache~q\,
	datac => \Unit2|read_line\(0),
	datad => \Unit2|read:lines_to_replace[3][0]~1_combout\,
	combout => \Unit2|read_line[0]~0_combout\);

-- Location: FF_X68_Y25_N15
\Unit2|read_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read_line[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read_line\(0));

-- Location: LCCOMB_X66_Y24_N12
\Unit2|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Decoder1~0_combout\ = (!\Unit0|U3|Mux13~1_combout\ & !\Unit0|U3|Mux12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux13~1_combout\,
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Decoder1~0_combout\);

-- Location: LCCOMB_X66_Y24_N2
\Unit2|tmp_cache[0][1].words[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][0]~0_combout\ = (!\cpu_rst~input_o\ & (((\Unit2|read_line\(0) & \Unit2|Decoder1~0_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|read_line\(0),
	datac => \cpu_rst~input_o\,
	datad => \Unit2|Decoder1~0_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][0]~0_combout\);

-- Location: LCCOMB_X59_Y26_N18
\Unit2|tmp_cache[0][1].words[2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][0]~3_combout\ = (\Unit2|tmp_cache[0][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[2][0]~5_combout\ & \Unit2|tag~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	datac => \Unit2|tag~1_combout\,
	datad => \Unit2|tmp_cache[0][1].words[3][0]~0_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\);

-- Location: FF_X57_Y27_N9
\Unit2|tmp_cache[0][1].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][2]~q\);

-- Location: LCCOMB_X61_Y28_N0
\Unit2|tmp_cache~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~62_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(2))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(2),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(2),
	combout => \Unit2|tmp_cache~62_combout\);

-- Location: LCCOMB_X61_Y29_N22
\Unit2|tmp_cache[0][1].words[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][2]~feeder_combout\ = \Unit2|tmp_cache~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~62_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N18
\Unit2|tmp_cache[0][0].words[3][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[3][0]~7_combout\ = (\Unit0|U3|Mux14~1_combout\ & (\Unit2|write_replace~q\ & \Unit0|U3|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|write_replace~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\);

-- Location: LCCOMB_X60_Y26_N12
\Unit2|tmp_cache[0][1].words[3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][0]~4_combout\ = (\Unit2|tmp_cache[0][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~1_combout\ & \Unit2|tmp_cache[0][0].words[3][0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tag~1_combout\,
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|tmp_cache[0][1].words[3][0]~0_combout\,
	datad => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\);

-- Location: FF_X61_Y29_N23
\Unit2|tmp_cache[0][1].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][2]~q\);

-- Location: LCCOMB_X66_Y31_N2
\Unit1|U2|tmp_rf[13][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][11]~feeder_combout\ = \Unit1|U1|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux4~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][11]~feeder_combout\);

-- Location: LCCOMB_X72_Y29_N16
\Unit1|U2|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~8_combout\ = (\Unit0|U0|RFwe_ctrl~q\ & (!\Unit0|U0|RFwa_ctrl\(1) & (\Unit0|U0|RFwa_ctrl\(0) & \Unit0|U0|RFwa_ctrl\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwe_ctrl~q\,
	datab => \Unit0|U0|RFwa_ctrl\(1),
	datac => \Unit0|U0|RFwa_ctrl\(0),
	datad => \Unit0|U0|RFwa_ctrl\(2),
	combout => \Unit1|U2|Decoder0~8_combout\);

-- Location: LCCOMB_X69_Y28_N0
\Unit1|U2|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~20_combout\ = (\Unit1|U2|Decoder0~8_combout\ & \Unit0|U0|RFwa_ctrl\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|Decoder0~8_combout\,
	datad => \Unit0|U0|RFwa_ctrl\(3),
	combout => \Unit1|U2|Decoder0~20_combout\);

-- Location: FF_X66_Y31_N3
\Unit1|U2|tmp_rf[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][11]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][11]~q\);

-- Location: LCCOMB_X65_Y32_N4
\Unit1|U2|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~2_combout\ = (!\Unit0|U0|RFwa_ctrl\(2) & (\Unit0|U0|RFwe_ctrl~q\ & (!\Unit0|U0|RFwa_ctrl\(1) & \Unit0|U0|RFwa_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwa_ctrl\(2),
	datab => \Unit0|U0|RFwe_ctrl~q\,
	datac => \Unit0|U0|RFwa_ctrl\(1),
	datad => \Unit0|U0|RFwa_ctrl\(0),
	combout => \Unit1|U2|Decoder0~2_combout\);

-- Location: LCCOMB_X66_Y32_N30
\Unit1|U2|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~17_combout\ = (\Unit1|U2|Decoder0~2_combout\ & !\Unit0|U0|RFwa_ctrl\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|Decoder0~2_combout\,
	datad => \Unit0|U0|RFwa_ctrl\(3),
	combout => \Unit1|U2|Decoder0~17_combout\);

-- Location: FF_X68_Y31_N27
\Unit1|U2|tmp_rf[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][11]~q\);

-- Location: LCCOMB_X66_Y32_N8
\Unit1|U2|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~3_combout\ = (\Unit1|U2|Decoder0~2_combout\ & \Unit0|U0|RFwa_ctrl\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|Decoder0~2_combout\,
	datad => \Unit0|U0|RFwa_ctrl\(3),
	combout => \Unit1|U2|Decoder0~3_combout\);

-- Location: FF_X67_Y31_N9
\Unit1|U2|tmp_rf[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][11]~q\);

-- Location: LCCOMB_X61_Y28_N8
\Unit2|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector66~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(3))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit1|U3|alu_tmp\(3),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(3),
	combout => \Unit2|Selector66~0_combout\);

-- Location: LCCOMB_X65_Y24_N4
\Unit2|write:changeBlock[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[0]~2_combout\ = (\Unit2|Selector3~0_combout\) # ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|write:state.Update_Block~q\ & \Unit0|U3|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|Selector3~0_combout\,
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|write:changeBlock[0]~2_combout\);

-- Location: LCCOMB_X65_Y24_N26
\Unit2|write:changeBlock[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[0]~3_combout\ = (!\Unit0|U0|Mre_ctrl~q\ & (\Unit2|write:changeBlock[0]~2_combout\ & \Unit0|U0|Mwe_ctrl~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Mre_ctrl~q\,
	datab => \Unit2|write:changeBlock[0]~2_combout\,
	datac => \Unit0|U0|Mwe_ctrl~q\,
	combout => \Unit2|write:changeBlock[0]~3_combout\);

-- Location: FF_X61_Y28_N9
\Unit2|write:changeBlock[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector66~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[3]~q\);

-- Location: LCCOMB_X61_Y24_N0
\Unit2|data_to_write[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[3]~feeder_combout\ = \Unit2|write:changeBlock[3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[3]~q\,
	combout => \Unit2|data_to_write[3]~feeder_combout\);

-- Location: FF_X61_Y24_N1
\Unit2|data_to_write[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[3]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(3));

-- Location: LCCOMB_X70_Y27_N26
\Unit0|U0|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector75~0_combout\ = (\Unit0|U0|WideOr64~0_combout\ & (\Unit0|U2|dir_addr\(7))) # (!\Unit0|U0|WideOr64~0_combout\ & ((\Unit0|U2|dir_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(7),
	datac => \Unit0|U2|dir_addr\(3),
	datad => \Unit0|U0|WideOr64~0_combout\,
	combout => \Unit0|U0|Selector75~0_combout\);

-- Location: LCCOMB_X70_Y27_N10
\Unit0|U0|RFr2a_ctrl[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|RFr2a_ctrl[2]~0_combout\ = (!\cpu_rst~input_o\ & ((\Unit0|U0|state.S_REG_ADDR_SAVE~q\) # (!\Unit0|U0|WideOr64~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	datab => \cpu_rst~input_o\,
	datad => \Unit0|U0|WideOr64~0_combout\,
	combout => \Unit0|U0|RFr2a_ctrl[2]~0_combout\);

-- Location: FF_X70_Y27_N27
\Unit0|U0|RFr2a_ctrl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector75~0_combout\,
	ena => \Unit0|U0|RFr2a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr2a_ctrl\(3));

-- Location: LCCOMB_X65_Y28_N2
\Unit1|U1|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux9~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & (((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit0|U0|RFs_ctrl\(1) & (\Unit0|U2|dir_addr\(6))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit1|U3|alu_tmp\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(0),
	datab => \Unit0|U2|dir_addr\(6),
	datac => \Unit1|U3|alu_tmp\(6),
	datad => \Unit0|U0|RFs_ctrl\(1),
	combout => \Unit1|U1|Mux9~0_combout\);

-- Location: LCCOMB_X65_Y28_N4
\Unit1|U1|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux9~1_combout\ = (\Unit1|U1|Mux9~0_combout\) # ((\Unit2|data_out\(6) & \Unit0|U0|RFs_ctrl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(6),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U1|Mux9~0_combout\,
	combout => \Unit1|U1|Mux9~1_combout\);

-- Location: LCCOMB_X65_Y32_N20
\Unit1|U2|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~0_combout\ = (!\Unit0|U0|RFwa_ctrl\(2) & (\Unit0|U0|RFwe_ctrl~q\ & (\Unit0|U0|RFwa_ctrl\(1) & !\Unit0|U0|RFwa_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwa_ctrl\(2),
	datab => \Unit0|U0|RFwe_ctrl~q\,
	datac => \Unit0|U0|RFwa_ctrl\(1),
	datad => \Unit0|U0|RFwa_ctrl\(0),
	combout => \Unit1|U2|Decoder0~0_combout\);

-- Location: LCCOMB_X65_Y32_N18
\Unit1|U2|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~16_combout\ = (!\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~0_combout\,
	combout => \Unit1|U2|Decoder0~16_combout\);

-- Location: FF_X67_Y32_N11
\Unit1|U2|tmp_rf[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][6]~q\);

-- Location: LCCOMB_X67_Y32_N10
\Unit1|U2|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[2][6]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][6]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[2][6]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux25~4_combout\);

-- Location: FF_X68_Y31_N9
\Unit1|U2|tmp_rf[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][6]~q\);

-- Location: LCCOMB_X68_Y31_N8
\Unit1|U2|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~5_combout\ = (\Unit1|U2|Mux25~4_combout\ & ((\Unit1|U2|tmp_rf[3][6]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit1|U2|Mux25~4_combout\ & (((\Unit1|U2|tmp_rf[1][6]~q\ & \Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[3][6]~q\,
	datab => \Unit1|U2|Mux25~4_combout\,
	datac => \Unit1|U2|tmp_rf[1][6]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux25~5_combout\);

-- Location: LCCOMB_X72_Y29_N18
\Unit1|U2|Mux25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux25~3_combout\) # ((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux25~5_combout\ & !\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux25~3_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux25~5_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux25~6_combout\);

-- Location: FF_X69_Y28_N31
\Unit1|U2|tmp_rf[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][6]~q\);

-- Location: LCCOMB_X66_Y31_N28
\Unit1|U2|tmp_rf[13][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][6]~feeder_combout\ = \Unit1|U1|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux9~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][6]~feeder_combout\);

-- Location: FF_X66_Y31_N29
\Unit1|U2|tmp_rf[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][6]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][6]~q\);

-- Location: LCCOMB_X72_Y29_N22
\Unit1|U2|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~12_combout\ = (\Unit0|U0|RFwe_ctrl~q\ & (!\Unit0|U0|RFwa_ctrl\(1) & (!\Unit0|U0|RFwa_ctrl\(0) & \Unit0|U0|RFwa_ctrl\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwe_ctrl~q\,
	datab => \Unit0|U0|RFwa_ctrl\(1),
	datac => \Unit0|U0|RFwa_ctrl\(0),
	datad => \Unit0|U0|RFwa_ctrl\(2),
	combout => \Unit1|U2|Decoder0~12_combout\);

-- Location: LCCOMB_X68_Y33_N0
\Unit1|U2|Decoder0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~22_combout\ = (\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~12_combout\,
	combout => \Unit1|U2|Decoder0~22_combout\);

-- Location: FF_X65_Y29_N11
\Unit1|U2|tmp_rf[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][6]~q\);

-- Location: LCCOMB_X65_Y29_N6
\Unit1|U2|Mux25~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1)) # ((\Unit1|U2|tmp_rf[13][6]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[12][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[13][6]~q\,
	datad => \Unit1|U2|tmp_rf[12][6]~q\,
	combout => \Unit1|U2|Mux25~7_combout\);

-- Location: LCCOMB_X69_Y27_N14
\Unit1|U2|Mux25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux25~7_combout\ & ((\Unit1|U2|tmp_rf[15][6]~q\))) # (!\Unit1|U2|Mux25~7_combout\ & (\Unit1|U2|tmp_rf[14][6]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[14][6]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[15][6]~q\,
	datad => \Unit1|U2|Mux25~7_combout\,
	combout => \Unit1|U2|Mux25~8_combout\);

-- Location: LCCOMB_X69_Y32_N8
\Unit1|U2|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~11_combout\ = (!\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwa_ctrl\(3),
	datac => \Unit1|U2|Decoder0~10_combout\,
	combout => \Unit1|U2|Decoder0~11_combout\);

-- Location: FF_X65_Y28_N5
\Unit1|U2|tmp_rf[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][6]~q\);

-- Location: LCCOMB_X68_Y33_N6
\Unit1|U2|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~13_combout\ = (!\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~12_combout\,
	combout => \Unit1|U2|Decoder0~13_combout\);

-- Location: FF_X69_Y33_N11
\Unit1|U2|tmp_rf[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][6]~q\);

-- Location: LCCOMB_X69_Y28_N26
\Unit1|U2|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~9_combout\ = (!\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|RFwa_ctrl\(3),
	datac => \Unit1|U2|Decoder0~8_combout\,
	combout => \Unit1|U2|Decoder0~9_combout\);

-- Location: FF_X68_Y28_N25
\Unit1|U2|tmp_rf[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][6]~q\);

-- Location: LCCOMB_X69_Y30_N6
\Unit1|U2|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1)) # ((\Unit1|U2|tmp_rf[5][6]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[4][6]~q\,
	datad => \Unit1|U2|tmp_rf[5][6]~q\,
	combout => \Unit1|U2|Mux25~0_combout\);

-- Location: LCCOMB_X68_Y32_N16
\Unit1|U2|tmp_rf[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][6]~feeder_combout\ = \Unit1|U1|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux9~1_combout\,
	combout => \Unit1|U2|tmp_rf[7][6]~feeder_combout\);

-- Location: LCCOMB_X69_Y28_N20
\Unit1|U2|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~15_combout\ = (!\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|RFwa_ctrl\(3),
	datac => \Unit1|U2|Decoder0~14_combout\,
	combout => \Unit1|U2|Decoder0~15_combout\);

-- Location: FF_X68_Y32_N17
\Unit1|U2|tmp_rf[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][6]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][6]~q\);

-- Location: LCCOMB_X72_Y29_N12
\Unit1|U2|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux25~0_combout\ & ((\Unit1|U2|tmp_rf[7][6]~q\))) # (!\Unit1|U2|Mux25~0_combout\ & (\Unit1|U2|tmp_rf[6][6]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[6][6]~q\,
	datac => \Unit1|U2|Mux25~0_combout\,
	datad => \Unit1|U2|tmp_rf[7][6]~q\,
	combout => \Unit1|U2|Mux25~1_combout\);

-- Location: LCCOMB_X72_Y29_N30
\Unit1|U2|Mux25~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux25~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux25~6_combout\ & (\Unit1|U2|Mux25~8_combout\)) # (!\Unit1|U2|Mux25~6_combout\ & ((\Unit1|U2|Mux25~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|Mux25~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|Mux25~6_combout\,
	datac => \Unit1|U2|Mux25~8_combout\,
	datad => \Unit1|U2|Mux25~1_combout\,
	combout => \Unit1|U2|Mux25~9_combout\);

-- Location: LCCOMB_X73_Y29_N6
\Unit0|U0|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector56~1_combout\ = (!\Unit0|U0|state.S_REG_ADDR_LOAD~q\ & (!\Unit0|U0|state.S_FETCH_INST~q\ & (\Unit0|U0|RFr2e_ctrl~q\ & \Unit0|U0|Selector56~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	datab => \Unit0|U0|state.S_FETCH_INST~q\,
	datac => \Unit0|U0|RFr2e_ctrl~q\,
	datad => \Unit0|U0|Selector56~0_combout\,
	combout => \Unit0|U0|Selector56~1_combout\);

-- Location: LCCOMB_X73_Y29_N10
\Unit0|U0|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector56~2_combout\ = ((\Unit0|U0|state.S_REG_ADDR_SAVE~q\) # (\Unit0|U0|Selector56~1_combout\)) # (!\Unit0|U0|WideOr64~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|WideOr64~0_combout\,
	datac => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	datad => \Unit0|U0|Selector56~1_combout\,
	combout => \Unit0|U0|Selector56~2_combout\);

-- Location: FF_X73_Y29_N11
\Unit0|U0|RFr2e_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector56~2_combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr2e_ctrl~q\);

-- Location: FF_X72_Y29_N31
\Unit1|U2|RFr2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux25~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(6));

-- Location: LCCOMB_X68_Y29_N2
\Unit1|U3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~20_combout\ = \Unit1|U2|RFr2\(6) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(6),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~20_combout\);

-- Location: LCCOMB_X70_Y28_N4
\Unit1|U1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux12~0_combout\ = (\Unit0|U0|RFs_ctrl\(1) & ((\Unit0|U0|RFs_ctrl\(0)) # ((\Unit0|U2|dir_addr\(3))))) # (!\Unit0|U0|RFs_ctrl\(1) & (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit1|U3|alu_tmp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(1),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit0|U2|dir_addr\(3),
	datad => \Unit1|U3|alu_tmp\(3),
	combout => \Unit1|U1|Mux12~0_combout\);

-- Location: LCCOMB_X69_Y32_N24
\Unit1|U1|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux12~1_combout\ = (\Unit1|U1|Mux12~0_combout\) # ((\Unit0|U0|RFs_ctrl\(0) & \Unit2|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit2|data_out\(3),
	datad => \Unit1|U1|Mux12~0_combout\,
	combout => \Unit1|U1|Mux12~1_combout\);

-- Location: LCCOMB_X69_Y30_N10
\Unit1|U2|tmp_rf[15][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][3]~feeder_combout\ = \Unit1|U1|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux12~1_combout\,
	combout => \Unit1|U2|tmp_rf[15][3]~feeder_combout\);

-- Location: FF_X69_Y30_N11
\Unit1|U2|tmp_rf[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][3]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][3]~q\);

-- Location: LCCOMB_X65_Y32_N24
\Unit1|U2|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~6_combout\ = (!\Unit0|U0|RFwa_ctrl\(2) & (\Unit0|U0|RFwe_ctrl~q\ & (\Unit0|U0|RFwa_ctrl\(1) & \Unit0|U0|RFwa_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwa_ctrl\(2),
	datab => \Unit0|U0|RFwe_ctrl~q\,
	datac => \Unit0|U0|RFwa_ctrl\(1),
	datad => \Unit0|U0|RFwa_ctrl\(0),
	combout => \Unit1|U2|Decoder0~6_combout\);

-- Location: LCCOMB_X65_Y32_N26
\Unit1|U2|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~7_combout\ = (\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~6_combout\,
	combout => \Unit1|U2|Decoder0~7_combout\);

-- Location: FF_X70_Y32_N1
\Unit1|U2|tmp_rf[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][3]~q\);

-- Location: LCCOMB_X66_Y32_N24
\Unit1|U2|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~19_combout\ = (!\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~6_combout\,
	combout => \Unit1|U2|Decoder0~19_combout\);

-- Location: FF_X68_Y31_N31
\Unit1|U2|tmp_rf[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][3]~q\);

-- Location: LCCOMB_X68_Y31_N30
\Unit1|U2|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[11][3]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[3][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[11][3]~q\,
	datac => \Unit1|U2|tmp_rf[3][3]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux12~7_combout\);

-- Location: LCCOMB_X72_Y32_N30
\Unit0|U0|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector69~0_combout\ = (\Unit0|U0|WideOr66~combout\ & (((\Unit0|U2|dir_addr\(6))))) # (!\Unit0|U0|WideOr66~combout\ & ((\Unit0|U2|IRout\(10)) # ((\Unit0|U0|state.S_LONG_SAVE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(10),
	datab => \Unit0|U0|WideOr66~combout\,
	datac => \Unit0|U0|state.S_LONG_SAVE~q\,
	datad => \Unit0|U2|dir_addr\(6),
	combout => \Unit0|U0|Selector69~0_combout\);

-- Location: LCCOMB_X73_Y29_N14
\Unit0|U0|RFr1a_ctrl[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|RFr1a_ctrl[2]~0_combout\ = (!\cpu_rst~input_o\ & ((\Unit0|U0|state.S_REG_ADDR_LOAD~q\) # (!\Unit0|U0|WideOr64~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U0|WideOr64~1_combout\,
	combout => \Unit0|U0|RFr1a_ctrl[2]~0_combout\);

-- Location: FF_X72_Y32_N31
\Unit0|U0|RFr1a_ctrl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector69~0_combout\,
	ena => \Unit0|U0|RFr1a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr1a_ctrl\(2));

-- Location: LCCOMB_X68_Y30_N22
\Unit1|U2|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~8_combout\ = (\Unit1|U2|Mux12~7_combout\ & (((\Unit1|U2|tmp_rf[15][3]~q\) # (!\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit1|U2|Mux12~7_combout\ & (\Unit1|U2|tmp_rf[7][3]~q\ & ((\Unit0|U0|RFr1a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[7][3]~q\,
	datab => \Unit1|U2|tmp_rf[15][3]~q\,
	datac => \Unit1|U2|Mux12~7_combout\,
	datad => \Unit0|U0|RFr1a_ctrl\(2),
	combout => \Unit1|U2|Mux12~8_combout\);

-- Location: LCCOMB_X72_Y32_N14
\Unit0|U0|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector71~0_combout\ = (\Unit0|U0|WideOr66~combout\ & (((\Unit0|U2|dir_addr\(4))))) # (!\Unit0|U0|WideOr66~combout\ & ((\Unit0|U0|state.S_LONG_SAVE~q\) # ((\Unit0|U2|IRout\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_SAVE~q\,
	datab => \Unit0|U2|IRout\(8),
	datac => \Unit0|U2|dir_addr\(4),
	datad => \Unit0|U0|WideOr66~combout\,
	combout => \Unit0|U0|Selector71~0_combout\);

-- Location: FF_X72_Y32_N15
\Unit0|U0|RFr1a_ctrl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector71~0_combout\,
	ena => \Unit0|U0|RFr1a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr1a_ctrl\(0));

-- Location: FF_X70_Y31_N1
\Unit1|U2|tmp_rf[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][3]~q\);

-- Location: FF_X69_Y32_N31
\Unit1|U2|tmp_rf[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][3]~q\);

-- Location: LCCOMB_X70_Y31_N0
\Unit1|U2|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[6][3]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[2][3]~q\,
	datad => \Unit1|U2|tmp_rf[6][3]~q\,
	combout => \Unit1|U2|Mux12~2_combout\);

-- Location: FF_X70_Y31_N23
\Unit1|U2|tmp_rf[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][3]~q\);

-- Location: LCCOMB_X70_Y31_N22
\Unit1|U2|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~3_combout\ = (\Unit1|U2|Mux12~2_combout\ & (((\Unit1|U2|tmp_rf[14][3]~q\) # (!\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit1|U2|Mux12~2_combout\ & (\Unit1|U2|tmp_rf[10][3]~q\ & ((\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][3]~q\,
	datab => \Unit1|U2|Mux12~2_combout\,
	datac => \Unit1|U2|tmp_rf[14][3]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux12~3_combout\);

-- Location: LCCOMB_X65_Y32_N14
\Unit1|U2|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~4_combout\ = (!\Unit0|U0|RFwa_ctrl\(2) & (\Unit0|U0|RFwe_ctrl~q\ & (!\Unit0|U0|RFwa_ctrl\(1) & !\Unit0|U0|RFwa_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFwa_ctrl\(2),
	datab => \Unit0|U0|RFwe_ctrl~q\,
	datac => \Unit0|U0|RFwa_ctrl\(1),
	datad => \Unit0|U0|RFwa_ctrl\(0),
	combout => \Unit1|U2|Decoder0~4_combout\);

-- Location: LCCOMB_X66_Y32_N2
\Unit1|U2|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~5_combout\ = (\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~4_combout\,
	combout => \Unit1|U2|Decoder0~5_combout\);

-- Location: FF_X66_Y32_N3
\Unit1|U2|tmp_rf[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][3]~q\);

-- Location: LCCOMB_X68_Y33_N4
\Unit1|U2|tmp_rf[12][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[12][3]~feeder_combout\ = \Unit1|U1|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux12~1_combout\,
	combout => \Unit1|U2|tmp_rf[12][3]~feeder_combout\);

-- Location: FF_X68_Y33_N5
\Unit1|U2|tmp_rf[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[12][3]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][3]~q\);

-- Location: LCCOMB_X66_Y32_N0
\Unit1|U2|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~18_combout\ = (!\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~4_combout\,
	combout => \Unit1|U2|Decoder0~18_combout\);

-- Location: FF_X69_Y33_N31
\Unit1|U2|tmp_rf[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][3]~q\);

-- Location: FF_X69_Y33_N17
\Unit1|U2|tmp_rf[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][3]~q\);

-- Location: LCCOMB_X69_Y33_N30
\Unit1|U2|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[4][3]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[0][3]~q\,
	datad => \Unit1|U2|tmp_rf[4][3]~q\,
	combout => \Unit1|U2|Mux12~4_combout\);

-- Location: LCCOMB_X66_Y33_N20
\Unit1|U2|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux12~4_combout\ & ((\Unit1|U2|tmp_rf[12][3]~q\))) # (!\Unit1|U2|Mux12~4_combout\ & (\Unit1|U2|tmp_rf[8][3]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[8][3]~q\,
	datac => \Unit1|U2|tmp_rf[12][3]~q\,
	datad => \Unit1|U2|Mux12~4_combout\,
	combout => \Unit1|U2|Mux12~5_combout\);

-- Location: LCCOMB_X67_Y33_N22
\Unit1|U2|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0)) # ((\Unit1|U2|Mux12~3_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|Mux12~3_combout\,
	datad => \Unit1|U2|Mux12~5_combout\,
	combout => \Unit1|U2|Mux12~6_combout\);

-- Location: FF_X68_Y31_N25
\Unit1|U2|tmp_rf[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][3]~q\);

-- Location: FF_X66_Y32_N25
\Unit1|U2|tmp_rf[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][3]~q\);

-- Location: LCCOMB_X68_Y31_N24
\Unit1|U2|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (\Unit0|U0|RFr1a_ctrl\(3))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[9][3]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[1][3]~q\,
	datad => \Unit1|U2|tmp_rf[9][3]~q\,
	combout => \Unit1|U2|Mux12~0_combout\);

-- Location: FF_X69_Y32_N25
\Unit1|U2|tmp_rf[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][3]~q\);

-- Location: LCCOMB_X69_Y30_N20
\Unit1|U2|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux12~0_combout\ & (\Unit1|U2|tmp_rf[13][3]~q\)) # (!\Unit1|U2|Mux12~0_combout\ & ((\Unit1|U2|tmp_rf[5][3]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][3]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux12~0_combout\,
	datad => \Unit1|U2|tmp_rf[5][3]~q\,
	combout => \Unit1|U2|Mux12~1_combout\);

-- Location: LCCOMB_X67_Y27_N14
\Unit1|U2|Mux12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux12~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux12~6_combout\ & (\Unit1|U2|Mux12~8_combout\)) # (!\Unit1|U2|Mux12~6_combout\ & ((\Unit1|U2|Mux12~1_combout\))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|Mux12~8_combout\,
	datac => \Unit1|U2|Mux12~6_combout\,
	datad => \Unit1|U2|Mux12~1_combout\,
	combout => \Unit1|U2|Mux12~9_combout\);

-- Location: LCCOMB_X65_Y28_N24
\Unit1|U1|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux11~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & (((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit0|U0|RFs_ctrl\(1) & (\Unit0|U2|dir_addr\(4))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit1|U3|alu_tmp\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(4),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit1|U3|alu_tmp\(4),
	datad => \Unit0|U0|RFs_ctrl\(1),
	combout => \Unit1|U1|Mux11~0_combout\);

-- Location: LCCOMB_X65_Y32_N0
\Unit1|U1|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux11~1_combout\ = (\Unit1|U1|Mux11~0_combout\) # ((\Unit2|data_out\(4) & \Unit0|U0|RFs_ctrl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|data_out\(4),
	datac => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U1|Mux11~0_combout\,
	combout => \Unit1|U1|Mux11~1_combout\);

-- Location: FF_X66_Y32_N5
\Unit1|U2|tmp_rf[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][4]~q\);

-- Location: FF_X66_Y32_N19
\Unit1|U2|tmp_rf[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][4]~q\);

-- Location: LCCOMB_X66_Y32_N18
\Unit1|U2|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[9][4]~q\) # ((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|tmp_rf[8][4]~q\ & !\Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[9][4]~q\,
	datac => \Unit1|U2|tmp_rf[8][4]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux11~0_combout\);

-- Location: LCCOMB_X65_Y32_N2
\Unit1|U2|tmp_rf[11][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][4]~feeder_combout\ = \Unit1|U1|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux11~1_combout\,
	combout => \Unit1|U2|tmp_rf[11][4]~feeder_combout\);

-- Location: FF_X65_Y32_N3
\Unit1|U2|tmp_rf[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][4]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][4]~q\);

-- Location: LCCOMB_X65_Y32_N22
\Unit1|U2|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Decoder0~1_combout\ = (\Unit0|U0|RFwa_ctrl\(3) & \Unit1|U2|Decoder0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|RFwa_ctrl\(3),
	datad => \Unit1|U2|Decoder0~0_combout\,
	combout => \Unit1|U2|Decoder0~1_combout\);

-- Location: FF_X65_Y32_N1
\Unit1|U2|tmp_rf[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][4]~q\);

-- Location: LCCOMB_X65_Y32_N8
\Unit1|U2|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux11~0_combout\ & (\Unit1|U2|tmp_rf[11][4]~q\)) # (!\Unit1|U2|Mux11~0_combout\ & ((\Unit1|U2|tmp_rf[10][4]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|Mux11~0_combout\,
	datac => \Unit1|U2|tmp_rf[11][4]~q\,
	datad => \Unit1|U2|tmp_rf[10][4]~q\,
	combout => \Unit1|U2|Mux11~1_combout\);

-- Location: FF_X67_Y32_N17
\Unit1|U2|tmp_rf[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][4]~q\);

-- Location: FF_X68_Y32_N9
\Unit1|U2|tmp_rf[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][4]~q\);

-- Location: FF_X67_Y33_N13
\Unit1|U2|tmp_rf[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][4]~q\);

-- Location: FF_X67_Y32_N7
\Unit1|U2|tmp_rf[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][4]~q\);

-- Location: LCCOMB_X67_Y33_N12
\Unit1|U2|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (\Unit0|U0|RFr1a_ctrl\(0))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[1][4]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[0][4]~q\,
	datad => \Unit1|U2|tmp_rf[1][4]~q\,
	combout => \Unit1|U2|Mux11~4_combout\);

-- Location: LCCOMB_X68_Y32_N8
\Unit1|U2|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux11~4_combout\ & ((\Unit1|U2|tmp_rf[3][4]~q\))) # (!\Unit1|U2|Mux11~4_combout\ & (\Unit1|U2|tmp_rf[2][4]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[2][4]~q\,
	datac => \Unit1|U2|tmp_rf[3][4]~q\,
	datad => \Unit1|U2|Mux11~4_combout\,
	combout => \Unit1|U2|Mux11~5_combout\);

-- Location: FF_X68_Y32_N11
\Unit1|U2|tmp_rf[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][4]~q\);

-- Location: FF_X69_Y32_N15
\Unit1|U2|tmp_rf[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][4]~q\);

-- Location: FF_X69_Y33_N29
\Unit1|U2|tmp_rf[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][4]~q\);

-- Location: LCCOMB_X69_Y33_N28
\Unit1|U2|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[6][4]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[6][4]~q\,
	datac => \Unit1|U2|tmp_rf[4][4]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux11~2_combout\);

-- Location: LCCOMB_X68_Y32_N10
\Unit1|U2|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux11~2_combout\ & ((\Unit1|U2|tmp_rf[7][4]~q\))) # (!\Unit1|U2|Mux11~2_combout\ & (\Unit1|U2|tmp_rf[5][4]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[5][4]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[7][4]~q\,
	datad => \Unit1|U2|Mux11~2_combout\,
	combout => \Unit1|U2|Mux11~3_combout\);

-- Location: LCCOMB_X68_Y32_N30
\Unit1|U2|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux11~3_combout\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux11~5_combout\,
	datad => \Unit1|U2|Mux11~3_combout\,
	combout => \Unit1|U2|Mux11~6_combout\);

-- Location: LCCOMB_X69_Y30_N28
\Unit1|U2|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux11~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux11~6_combout\ & (\Unit1|U2|Mux11~8_combout\)) # (!\Unit1|U2|Mux11~6_combout\ & ((\Unit1|U2|Mux11~1_combout\))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux11~8_combout\,
	datab => \Unit1|U2|Mux11~1_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(3),
	datad => \Unit1|U2|Mux11~6_combout\,
	combout => \Unit1|U2|Mux11~9_combout\);

-- Location: FF_X69_Y32_N1
\Unit1|U2|tmp_rf[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][5]~q\);

-- Location: LCCOMB_X70_Y31_N12
\Unit1|U2|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~1_combout\ = (\Unit1|U2|Mux10~0_combout\ & (((\Unit1|U2|tmp_rf[14][5]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(2)))) # (!\Unit1|U2|Mux10~0_combout\ & (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux10~0_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[14][5]~q\,
	datad => \Unit1|U2|tmp_rf[6][5]~q\,
	combout => \Unit1|U2|Mux10~1_combout\);

-- Location: FF_X70_Y32_N21
\Unit1|U2|tmp_rf[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][5]~q\);

-- Location: FF_X68_Y32_N25
\Unit1|U2|tmp_rf[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][5]~q\);

-- Location: FF_X68_Y32_N15
\Unit1|U2|tmp_rf[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][5]~q\);

-- Location: LCCOMB_X68_Y32_N14
\Unit1|U2|Mux10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][5]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[3][5]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[7][5]~q\,
	datac => \Unit1|U2|tmp_rf[3][5]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux10~7_combout\);

-- Location: LCCOMB_X69_Y29_N16
\Unit1|U2|Mux10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux10~7_combout\ & (\Unit1|U2|tmp_rf[15][5]~q\)) # (!\Unit1|U2|Mux10~7_combout\ & ((\Unit1|U2|tmp_rf[11][5]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][5]~q\,
	datab => \Unit1|U2|tmp_rf[11][5]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(3),
	datad => \Unit1|U2|Mux10~7_combout\,
	combout => \Unit1|U2|Mux10~8_combout\);

-- Location: LCCOMB_X68_Y29_N8
\Unit1|U2|Mux10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux10~9_combout\ = (\Unit1|U2|Mux10~6_combout\ & (((\Unit1|U2|Mux10~8_combout\)) # (!\Unit0|U0|RFr1a_ctrl\(1)))) # (!\Unit1|U2|Mux10~6_combout\ & (\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux10~6_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|Mux10~1_combout\,
	datad => \Unit1|U2|Mux10~8_combout\,
	combout => \Unit1|U2|Mux10~9_combout\);

-- Location: FF_X66_Y32_N29
\Unit1|U2|tmp_rf[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][6]~q\);

-- Location: LCCOMB_X65_Y32_N30
\Unit1|U2|tmp_rf[10][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][6]~feeder_combout\ = \Unit1|U1|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux9~1_combout\,
	combout => \Unit1|U2|tmp_rf[10][6]~feeder_combout\);

-- Location: FF_X65_Y32_N31
\Unit1|U2|tmp_rf[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][6]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][6]~q\);

-- Location: LCCOMB_X66_Y32_N28
\Unit1|U2|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (\Unit0|U0|RFr1a_ctrl\(1))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[10][6]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[8][6]~q\,
	datad => \Unit1|U2|tmp_rf[10][6]~q\,
	combout => \Unit1|U2|Mux9~2_combout\);

-- Location: FF_X66_Y32_N31
\Unit1|U2|tmp_rf[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][6]~q\);

-- Location: LCCOMB_X67_Y30_N28
\Unit1|U2|tmp_rf[11][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][6]~feeder_combout\ = \Unit1|U1|Mux9~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux9~1_combout\,
	combout => \Unit1|U2|tmp_rf[11][6]~feeder_combout\);

-- Location: FF_X67_Y30_N29
\Unit1|U2|tmp_rf[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][6]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][6]~q\);

-- Location: LCCOMB_X67_Y30_N22
\Unit1|U2|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux9~2_combout\ & ((\Unit1|U2|tmp_rf[11][6]~q\))) # (!\Unit1|U2|Mux9~2_combout\ & (\Unit1|U2|tmp_rf[9][6]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|Mux9~2_combout\,
	datac => \Unit1|U2|tmp_rf[9][6]~q\,
	datad => \Unit1|U2|tmp_rf[11][6]~q\,
	combout => \Unit1|U2|Mux9~3_combout\);

-- Location: LCCOMB_X68_Y31_N4
\Unit1|U2|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit0|U0|RFr1a_ctrl\(2)) # (\Unit1|U2|Mux9~3_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|Mux9~5_combout\ & (!\Unit0|U0|RFr1a_ctrl\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux9~5_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|Mux9~3_combout\,
	combout => \Unit1|U2|Mux9~6_combout\);

-- Location: LCCOMB_X69_Y33_N10
\Unit1|U2|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[5][6]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[5][6]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[4][6]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux9~0_combout\);

-- Location: LCCOMB_X72_Y29_N24
\Unit1|U2|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux9~0_combout\ & (\Unit1|U2|tmp_rf[7][6]~q\)) # (!\Unit1|U2|Mux9~0_combout\ & ((\Unit1|U2|tmp_rf[6][6]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[7][6]~q\,
	datab => \Unit1|U2|tmp_rf[6][6]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(1),
	datad => \Unit1|U2|Mux9~0_combout\,
	combout => \Unit1|U2|Mux9~1_combout\);

-- Location: FF_X68_Y28_N3
\Unit1|U2|tmp_rf[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux9~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][6]~q\);

-- Location: LCCOMB_X65_Y29_N10
\Unit1|U2|Mux9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[13][6]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][6]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[12][6]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux9~7_combout\);

-- Location: LCCOMB_X69_Y27_N6
\Unit1|U2|Mux9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux9~7_combout\ & (\Unit1|U2|tmp_rf[15][6]~q\)) # (!\Unit1|U2|Mux9~7_combout\ & ((\Unit1|U2|tmp_rf[14][6]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][6]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[14][6]~q\,
	datad => \Unit1|U2|Mux9~7_combout\,
	combout => \Unit1|U2|Mux9~8_combout\);

-- Location: LCCOMB_X68_Y27_N22
\Unit1|U2|Mux9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux9~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux9~6_combout\ & ((\Unit1|U2|Mux9~8_combout\))) # (!\Unit1|U2|Mux9~6_combout\ & (\Unit1|U2|Mux9~1_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|Mux9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|Mux9~6_combout\,
	datac => \Unit1|U2|Mux9~1_combout\,
	datad => \Unit1|U2|Mux9~8_combout\,
	combout => \Unit1|U2|Mux9~9_combout\);

-- Location: FF_X69_Y28_N1
\Unit1|U2|tmp_rf[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][13]~q\);

-- Location: FF_X67_Y31_N29
\Unit1|U2|tmp_rf[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][13]~q\);

-- Location: LCCOMB_X67_Y31_N28
\Unit1|U2|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~3_combout\ = (\Unit1|U2|Mux18~2_combout\ & ((\Unit1|U2|tmp_rf[13][13]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit1|U2|Mux18~2_combout\ & (((\Unit1|U2|tmp_rf[9][13]~q\ & \Unit0|U0|RFr2a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux18~2_combout\,
	datab => \Unit1|U2|tmp_rf[13][13]~q\,
	datac => \Unit1|U2|tmp_rf[9][13]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux18~3_combout\);

-- Location: FF_X68_Y29_N27
\Unit1|U2|tmp_rf[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][13]~q\);

-- Location: LCCOMB_X70_Y33_N8
\Unit1|U2|tmp_rf[4][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[4][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[4][13]~feeder_combout\);

-- Location: FF_X70_Y33_N9
\Unit1|U2|tmp_rf[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[4][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][13]~q\);

-- Location: LCCOMB_X66_Y33_N28
\Unit1|U2|tmp_rf[8][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[8][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[8][13]~feeder_combout\);

-- Location: FF_X66_Y33_N29
\Unit1|U2|tmp_rf[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[8][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][13]~q\);

-- Location: LCCOMB_X70_Y33_N2
\Unit1|U2|tmp_rf[0][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[0][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[0][13]~feeder_combout\);

-- Location: FF_X70_Y33_N3
\Unit1|U2|tmp_rf[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[0][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][13]~q\);

-- Location: LCCOMB_X70_Y33_N28
\Unit1|U2|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[8][13]~q\) # ((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((!\Unit0|U0|RFr2a_ctrl\(2) & \Unit1|U2|tmp_rf[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[8][13]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(2),
	datad => \Unit1|U2|tmp_rf[0][13]~q\,
	combout => \Unit1|U2|Mux18~4_combout\);

-- Location: LCCOMB_X70_Y33_N10
\Unit1|U2|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux18~4_combout\ & (\Unit1|U2|tmp_rf[12][13]~q\)) # (!\Unit1|U2|Mux18~4_combout\ & ((\Unit1|U2|tmp_rf[4][13]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[12][13]~q\,
	datac => \Unit1|U2|tmp_rf[4][13]~q\,
	datad => \Unit1|U2|Mux18~4_combout\,
	combout => \Unit1|U2|Mux18~5_combout\);

-- Location: LCCOMB_X72_Y31_N20
\Unit1|U2|Mux18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|Mux18~3_combout\)) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|Mux18~3_combout\,
	datac => \Unit1|U2|Mux18~5_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux18~6_combout\);

-- Location: LCCOMB_X68_Y30_N26
\Unit1|U2|tmp_rf[6][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[6][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[6][13]~feeder_combout\);

-- Location: FF_X68_Y30_N27
\Unit1|U2|tmp_rf[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[6][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][13]~q\);

-- Location: LCCOMB_X70_Y31_N4
\Unit1|U2|tmp_rf[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[2][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[2][13]~feeder_combout\);

-- Location: FF_X70_Y31_N5
\Unit1|U2|tmp_rf[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[2][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][13]~q\);

-- Location: LCCOMB_X72_Y31_N6
\Unit1|U2|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[10][13]~q\) # ((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[2][13]~q\ & !\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][13]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[2][13]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux18~0_combout\);

-- Location: LCCOMB_X72_Y32_N2
\Unit1|U2|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux18~0_combout\ & (\Unit1|U2|tmp_rf[14][13]~q\)) # (!\Unit1|U2|Mux18~0_combout\ & ((\Unit1|U2|tmp_rf[6][13]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[14][13]~q\,
	datac => \Unit1|U2|tmp_rf[6][13]~q\,
	datad => \Unit1|U2|Mux18~0_combout\,
	combout => \Unit1|U2|Mux18~1_combout\);

-- Location: LCCOMB_X72_Y31_N18
\Unit1|U2|Mux18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux18~9_combout\ = (\Unit1|U2|Mux18~6_combout\ & ((\Unit1|U2|Mux18~8_combout\) # ((!\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit1|U2|Mux18~6_combout\ & (((\Unit1|U2|Mux18~1_combout\ & \Unit0|U0|RFr2a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux18~8_combout\,
	datab => \Unit1|U2|Mux18~6_combout\,
	datac => \Unit1|U2|Mux18~1_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux18~9_combout\);

-- Location: FF_X72_Y28_N11
\Unit1|U2|RFr2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U2|Mux18~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(13));

-- Location: LCCOMB_X69_Y31_N24
\Unit1|U2|tmp_rf[5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[5][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[5][14]~feeder_combout\);

-- Location: FF_X69_Y31_N25
\Unit1|U2|tmp_rf[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[5][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][14]~q\);

-- Location: LCCOMB_X69_Y33_N0
\Unit1|U2|tmp_rf[4][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[4][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[4][14]~feeder_combout\);

-- Location: FF_X69_Y33_N1
\Unit1|U2|tmp_rf[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[4][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][14]~q\);

-- Location: LCCOMB_X69_Y31_N20
\Unit1|U2|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[5][14]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[4][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[5][14]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(0),
	datad => \Unit1|U2|tmp_rf[4][14]~q\,
	combout => \Unit1|U2|Mux17~0_combout\);

-- Location: LCCOMB_X70_Y30_N30
\Unit1|U2|tmp_rf[7][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[7][14]~feeder_combout\);

-- Location: FF_X70_Y30_N31
\Unit1|U2|tmp_rf[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][14]~q\);

-- Location: LCCOMB_X69_Y31_N6
\Unit1|U2|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~1_combout\ = (\Unit1|U2|Mux17~0_combout\ & (((\Unit1|U2|tmp_rf[7][14]~q\) # (!\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit1|U2|Mux17~0_combout\ & (\Unit1|U2|tmp_rf[6][14]~q\ & (\Unit0|U0|RFr2a_ctrl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[6][14]~q\,
	datab => \Unit1|U2|Mux17~0_combout\,
	datac => \Unit0|U0|RFr2a_ctrl\(1),
	datad => \Unit1|U2|tmp_rf[7][14]~q\,
	combout => \Unit1|U2|Mux17~1_combout\);

-- Location: LCCOMB_X72_Y31_N16
\Unit1|U2|tmp_rf[11][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[11][14]~feeder_combout\);

-- Location: FF_X72_Y31_N17
\Unit1|U2|tmp_rf[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][14]~q\);

-- Location: LCCOMB_X67_Y31_N26
\Unit1|U2|tmp_rf[9][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[9][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[9][14]~feeder_combout\);

-- Location: FF_X67_Y31_N27
\Unit1|U2|tmp_rf[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[9][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][14]~q\);

-- Location: FF_X72_Y31_N3
\Unit1|U2|tmp_rf[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][14]~q\);

-- Location: LCCOMB_X65_Y31_N28
\Unit1|U2|tmp_rf[10][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[10][14]~feeder_combout\);

-- Location: FF_X65_Y31_N29
\Unit1|U2|tmp_rf[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][14]~q\);

-- Location: LCCOMB_X72_Y31_N28
\Unit1|U2|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[10][14]~q\) # (\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[8][14]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[8][14]~q\,
	datac => \Unit1|U2|tmp_rf[10][14]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux17~2_combout\);

-- Location: LCCOMB_X72_Y31_N22
\Unit1|U2|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux17~2_combout\ & (\Unit1|U2|tmp_rf[11][14]~q\)) # (!\Unit1|U2|Mux17~2_combout\ & ((\Unit1|U2|tmp_rf[9][14]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[11][14]~q\,
	datac => \Unit1|U2|tmp_rf[9][14]~q\,
	datad => \Unit1|U2|Mux17~2_combout\,
	combout => \Unit1|U2|Mux17~3_combout\);

-- Location: LCCOMB_X68_Y31_N18
\Unit1|U2|tmp_rf[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[1][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[1][14]~feeder_combout\);

-- Location: FF_X68_Y31_N19
\Unit1|U2|tmp_rf[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[1][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][14]~q\);

-- Location: LCCOMB_X70_Y33_N12
\Unit1|U2|tmp_rf[0][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[0][14]~feeder_combout\ = \Unit1|U1|Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux1~0_combout\,
	combout => \Unit1|U2|tmp_rf[0][14]~feeder_combout\);

-- Location: FF_X70_Y33_N13
\Unit1|U2|tmp_rf[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[0][14]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][14]~q\);

-- Location: FF_X70_Y31_N27
\Unit1|U2|tmp_rf[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][14]~q\);

-- Location: LCCOMB_X70_Y31_N26
\Unit1|U2|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[2][14]~q\) # (\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[0][14]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[0][14]~q\,
	datac => \Unit1|U2|tmp_rf[2][14]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux17~4_combout\);

-- Location: FF_X68_Y31_N1
\Unit1|U2|tmp_rf[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][14]~q\);

-- Location: LCCOMB_X68_Y31_N22
\Unit1|U2|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux17~4_combout\ & ((\Unit1|U2|tmp_rf[3][14]~q\))) # (!\Unit1|U2|Mux17~4_combout\ & (\Unit1|U2|tmp_rf[1][14]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[1][14]~q\,
	datac => \Unit1|U2|Mux17~4_combout\,
	datad => \Unit1|U2|tmp_rf[3][14]~q\,
	combout => \Unit1|U2|Mux17~5_combout\);

-- Location: LCCOMB_X72_Y31_N8
\Unit1|U2|Mux17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (\Unit0|U0|RFr2a_ctrl\(3))) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|Mux17~3_combout\)) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux17~3_combout\,
	datad => \Unit1|U2|Mux17~5_combout\,
	combout => \Unit1|U2|Mux17~6_combout\);

-- Location: LCCOMB_X72_Y30_N20
\Unit1|U2|Mux17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux17~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux17~6_combout\ & (\Unit1|U2|Mux17~8_combout\)) # (!\Unit1|U2|Mux17~6_combout\ & ((\Unit1|U2|Mux17~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux17~8_combout\,
	datab => \Unit1|U2|Mux17~1_combout\,
	datac => \Unit0|U0|RFr2a_ctrl\(2),
	datad => \Unit1|U2|Mux17~6_combout\,
	combout => \Unit1|U2|Mux17~9_combout\);

-- Location: FF_X72_Y30_N21
\Unit1|U2|RFr2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux17~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(14));

-- Location: LCCOMB_X72_Y30_N6
\Unit1|U3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~44_combout\ = \Unit1|U2|RFr2\(14) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(14),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~44_combout\);

-- Location: FF_X72_Y28_N13
\Unit1|U2|RFr1[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U2|Mux2~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y29_N14
\Unit1|U2|RFr1[12]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[12]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux3~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U2|Mux3~9_combout\,
	combout => \Unit1|U2|RFr1[12]~_Duplicate_1feeder_combout\);

-- Location: FF_X69_Y29_N15
\Unit1|U2|RFr1[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[12]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X72_Y28_N16
\Unit1|U3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~32_combout\ = \Unit1|U2|RFr2\(10) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(10),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~32_combout\);

-- Location: FF_X68_Y31_N21
\Unit1|U2|tmp_rf[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][9]~q\);

-- Location: FF_X67_Y30_N17
\Unit1|U2|tmp_rf[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][9]~q\);

-- Location: LCCOMB_X67_Y30_N16
\Unit1|U2|Mux22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][9]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[3][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[3][9]~q\,
	datac => \Unit1|U2|tmp_rf[7][9]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux22~7_combout\);

-- Location: LCCOMB_X69_Y30_N30
\Unit1|U2|tmp_rf[15][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][9]~feeder_combout\ = \Unit1|U1|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux6~1_combout\,
	combout => \Unit1|U2|tmp_rf[15][9]~feeder_combout\);

-- Location: FF_X69_Y30_N31
\Unit1|U2|tmp_rf[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][9]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][9]~q\);

-- Location: LCCOMB_X69_Y29_N6
\Unit1|U2|Mux22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~8_combout\ = (\Unit1|U2|Mux22~7_combout\ & (((\Unit1|U2|tmp_rf[15][9]~q\) # (!\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit1|U2|Mux22~7_combout\ & (\Unit1|U2|tmp_rf[11][9]~q\ & ((\Unit0|U0|RFr2a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[11][9]~q\,
	datab => \Unit1|U2|Mux22~7_combout\,
	datac => \Unit1|U2|tmp_rf[15][9]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux22~8_combout\);

-- Location: LCCOMB_X68_Y33_N28
\Unit1|U2|tmp_rf[12][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[12][9]~feeder_combout\ = \Unit1|U1|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux6~1_combout\,
	combout => \Unit1|U2|tmp_rf[12][9]~feeder_combout\);

-- Location: FF_X68_Y33_N29
\Unit1|U2|tmp_rf[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[12][9]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][9]~q\);

-- Location: FF_X69_Y33_N9
\Unit1|U2|tmp_rf[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][9]~q\);

-- Location: LCCOMB_X69_Y33_N8
\Unit1|U2|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~5_combout\ = (\Unit1|U2|Mux22~4_combout\ & ((\Unit1|U2|tmp_rf[12][9]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit1|U2|Mux22~4_combout\ & (((\Unit1|U2|tmp_rf[4][9]~q\ & \Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux22~4_combout\,
	datab => \Unit1|U2|tmp_rf[12][9]~q\,
	datac => \Unit1|U2|tmp_rf[4][9]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux22~5_combout\);

-- Location: FF_X66_Y31_N19
\Unit1|U2|tmp_rf[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][9]~q\);

-- Location: LCCOMB_X67_Y31_N22
\Unit1|U2|tmp_rf[9][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[9][9]~feeder_combout\ = \Unit1|U1|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux6~1_combout\,
	combout => \Unit1|U2|tmp_rf[9][9]~feeder_combout\);

-- Location: FF_X67_Y31_N23
\Unit1|U2|tmp_rf[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[9][9]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][9]~q\);

-- Location: LCCOMB_X66_Y31_N8
\Unit1|U2|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~3_combout\ = (\Unit1|U2|Mux22~2_combout\ & ((\Unit1|U2|tmp_rf[13][9]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit1|U2|Mux22~2_combout\ & (((\Unit0|U0|RFr2a_ctrl\(3) & \Unit1|U2|tmp_rf[9][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux22~2_combout\,
	datab => \Unit1|U2|tmp_rf[13][9]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|tmp_rf[9][9]~q\,
	combout => \Unit1|U2|Mux22~3_combout\);

-- Location: LCCOMB_X72_Y31_N12
\Unit1|U2|Mux22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux22~3_combout\) # (\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|Mux22~5_combout\ & ((!\Unit0|U0|RFr2a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|Mux22~5_combout\,
	datac => \Unit1|U2|Mux22~3_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux22~6_combout\);

-- Location: FF_X68_Y30_N15
\Unit1|U2|tmp_rf[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][9]~q\);

-- Location: FF_X67_Y32_N5
\Unit1|U2|tmp_rf[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][9]~q\);

-- Location: FF_X67_Y31_N1
\Unit1|U2|tmp_rf[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][9]~q\);

-- Location: LCCOMB_X67_Y31_N0
\Unit1|U2|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[10][9]~q\) # (\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[2][9]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[2][9]~q\,
	datac => \Unit1|U2|tmp_rf[10][9]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux22~0_combout\);

-- Location: LCCOMB_X68_Y30_N30
\Unit1|U2|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux22~0_combout\ & (\Unit1|U2|tmp_rf[14][9]~q\)) # (!\Unit1|U2|Mux22~0_combout\ & ((\Unit1|U2|tmp_rf[6][9]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[14][9]~q\,
	datac => \Unit1|U2|tmp_rf[6][9]~q\,
	datad => \Unit1|U2|Mux22~0_combout\,
	combout => \Unit1|U2|Mux22~1_combout\);

-- Location: LCCOMB_X70_Y29_N8
\Unit1|U2|Mux22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux22~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux22~6_combout\ & (\Unit1|U2|Mux22~8_combout\)) # (!\Unit1|U2|Mux22~6_combout\ & ((\Unit1|U2|Mux22~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|Mux22~8_combout\,
	datac => \Unit1|U2|Mux22~6_combout\,
	datad => \Unit1|U2|Mux22~1_combout\,
	combout => \Unit1|U2|Mux22~9_combout\);

-- Location: FF_X72_Y28_N27
\Unit1|U2|RFr2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U2|Mux22~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(9));

-- Location: LCCOMB_X68_Y28_N18
\Unit1|U3|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~29_combout\ = \Unit1|U2|RFr2\(9) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(9),
	datac => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~29_combout\);

-- Location: LCCOMB_X66_Y28_N30
\Unit1|U3|alu_tmp[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(8) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|Mux25~3_combout\)) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|alu_tmp\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~3_combout\,
	datac => \Unit1|U3|alu_tmp\(8),
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(8));

-- Location: LCCOMB_X66_Y29_N20
\Unit1|U1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux7~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & ((\Unit2|data_out\(8)) # ((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & (((!\Unit0|U0|RFs_ctrl\(1) & \Unit1|U3|alu_tmp\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(0),
	datab => \Unit2|data_out\(8),
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U3|alu_tmp\(8),
	combout => \Unit1|U1|Mux7~0_combout\);

-- Location: LCCOMB_X66_Y29_N16
\Unit1|U1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux7~1_combout\ = (\Unit1|U1|Mux7~0_combout\) # ((\Unit0|U2|IRout\(8) & (\Unit0|U0|big_addr~q\ & \Unit0|U0|RFs_ctrl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(8),
	datab => \Unit0|U0|big_addr~q\,
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U1|Mux7~0_combout\,
	combout => \Unit1|U1|Mux7~1_combout\);

-- Location: LCCOMB_X70_Y29_N28
\Unit1|U2|tmp_rf[13][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][8]~feeder_combout\ = \Unit1|U1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux7~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][8]~feeder_combout\);

-- Location: FF_X70_Y29_N29
\Unit1|U2|tmp_rf[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][8]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][8]~q\);

-- Location: FF_X65_Y29_N21
\Unit1|U2|tmp_rf[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][8]~q\);

-- Location: LCCOMB_X65_Y29_N20
\Unit1|U2|Mux23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[14][8]~q\) # (\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[12][8]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[12][8]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[14][8]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux23~7_combout\);

-- Location: LCCOMB_X70_Y29_N14
\Unit1|U2|Mux23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~8_combout\ = (\Unit1|U2|Mux23~7_combout\ & ((\Unit1|U2|tmp_rf[15][8]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit1|U2|Mux23~7_combout\ & (((\Unit1|U2|tmp_rf[13][8]~q\ & \Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][8]~q\,
	datab => \Unit1|U2|tmp_rf[13][8]~q\,
	datac => \Unit1|U2|Mux23~7_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux23~8_combout\);

-- Location: FF_X67_Y30_N25
\Unit1|U2|tmp_rf[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][8]~q\);

-- Location: LCCOMB_X65_Y31_N8
\Unit1|U2|tmp_rf[6][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[6][8]~feeder_combout\ = \Unit1|U1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux7~1_combout\,
	combout => \Unit1|U2|tmp_rf[6][8]~feeder_combout\);

-- Location: FF_X65_Y31_N9
\Unit1|U2|tmp_rf[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[6][8]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][8]~q\);

-- Location: FF_X67_Y33_N25
\Unit1|U2|tmp_rf[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][8]~q\);

-- Location: LCCOMB_X66_Y31_N0
\Unit1|U2|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[6][8]~q\) # ((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[4][8]~q\ & !\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[6][8]~q\,
	datac => \Unit1|U2|tmp_rf[4][8]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux23~2_combout\);

-- Location: LCCOMB_X66_Y31_N14
\Unit1|U2|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux23~2_combout\ & ((\Unit1|U2|tmp_rf[7][8]~q\))) # (!\Unit1|U2|Mux23~2_combout\ & (\Unit1|U2|tmp_rf[5][8]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[5][8]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[7][8]~q\,
	datad => \Unit1|U2|Mux23~2_combout\,
	combout => \Unit1|U2|Mux23~3_combout\);

-- Location: FF_X67_Y32_N13
\Unit1|U2|tmp_rf[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][8]~q\);

-- Location: FF_X67_Y33_N19
\Unit1|U2|tmp_rf[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][8]~q\);

-- Location: FF_X67_Y32_N31
\Unit1|U2|tmp_rf[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][8]~q\);

-- Location: LCCOMB_X67_Y32_N30
\Unit1|U2|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[1][8]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[0][8]~q\,
	datac => \Unit1|U2|tmp_rf[1][8]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux23~4_combout\);

-- Location: FF_X66_Y29_N17
\Unit1|U2|tmp_rf[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][8]~q\);

-- Location: LCCOMB_X70_Y31_N30
\Unit1|U2|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux23~4_combout\ & ((\Unit1|U2|tmp_rf[3][8]~q\))) # (!\Unit1|U2|Mux23~4_combout\ & (\Unit1|U2|tmp_rf[2][8]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[2][8]~q\,
	datac => \Unit1|U2|Mux23~4_combout\,
	datad => \Unit1|U2|tmp_rf[3][8]~q\,
	combout => \Unit1|U2|Mux23~5_combout\);

-- Location: LCCOMB_X72_Y31_N30
\Unit1|U2|Mux23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3)) # ((\Unit1|U2|Mux23~3_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux23~3_combout\,
	datad => \Unit1|U2|Mux23~5_combout\,
	combout => \Unit1|U2|Mux23~6_combout\);

-- Location: LCCOMB_X72_Y29_N4
\Unit1|U2|Mux23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux23~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux23~6_combout\ & ((\Unit1|U2|Mux23~8_combout\))) # (!\Unit1|U2|Mux23~6_combout\ & (\Unit1|U2|Mux23~1_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux23~1_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux23~8_combout\,
	datad => \Unit1|U2|Mux23~6_combout\,
	combout => \Unit1|U2|Mux23~9_combout\);

-- Location: FF_X72_Y29_N5
\Unit1|U2|RFr2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux23~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(8));

-- Location: LCCOMB_X72_Y29_N14
\Unit1|U3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~26_combout\ = \Unit1|U2|RFr2\(8) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(8),
	datac => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~26_combout\);

-- Location: LCCOMB_X68_Y33_N2
\Unit1|U2|tmp_rf[12][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[12][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[12][7]~feeder_combout\);

-- Location: FF_X68_Y33_N3
\Unit1|U2|tmp_rf[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[12][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][7]~q\);

-- Location: FF_X67_Y33_N21
\Unit1|U2|tmp_rf[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux8~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][7]~q\);

-- Location: LCCOMB_X67_Y33_N20
\Unit1|U2|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|tmp_rf[4][7]~q\) # (\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[0][7]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][7]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[4][7]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux24~4_combout\);

-- Location: LCCOMB_X67_Y33_N6
\Unit1|U2|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux24~4_combout\ & ((\Unit1|U2|tmp_rf[12][7]~q\))) # (!\Unit1|U2|Mux24~4_combout\ & (\Unit1|U2|tmp_rf[8][7]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[8][7]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[12][7]~q\,
	datad => \Unit1|U2|Mux24~4_combout\,
	combout => \Unit1|U2|Mux24~5_combout\);

-- Location: LCCOMB_X67_Y31_N18
\Unit1|U2|tmp_rf[10][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[10][7]~feeder_combout\);

-- Location: FF_X67_Y31_N19
\Unit1|U2|tmp_rf[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][7]~q\);

-- Location: LCCOMB_X68_Y30_N0
\Unit1|U2|tmp_rf[6][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[6][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[6][7]~feeder_combout\);

-- Location: FF_X68_Y30_N1
\Unit1|U2|tmp_rf[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[6][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][7]~q\);

-- Location: FF_X70_Y31_N11
\Unit1|U2|tmp_rf[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux8~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][7]~q\);

-- Location: LCCOMB_X66_Y31_N26
\Unit1|U2|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[6][7]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[2][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[6][7]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(2),
	datad => \Unit1|U2|tmp_rf[2][7]~q\,
	combout => \Unit1|U2|Mux24~2_combout\);

-- Location: FF_X70_Y31_N17
\Unit1|U2|tmp_rf[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux8~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][7]~q\);

-- Location: LCCOMB_X67_Y31_N16
\Unit1|U2|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux24~2_combout\ & ((\Unit1|U2|tmp_rf[14][7]~q\))) # (!\Unit1|U2|Mux24~2_combout\ & (\Unit1|U2|tmp_rf[10][7]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[10][7]~q\,
	datac => \Unit1|U2|Mux24~2_combout\,
	datad => \Unit1|U2|tmp_rf[14][7]~q\,
	combout => \Unit1|U2|Mux24~3_combout\);

-- Location: LCCOMB_X67_Y31_N6
\Unit1|U2|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux24~3_combout\))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|Mux24~5_combout\,
	datac => \Unit1|U2|Mux24~3_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux24~6_combout\);

-- Location: FF_X70_Y30_N15
\Unit1|U2|tmp_rf[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux8~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][7]~q\);

-- Location: LCCOMB_X67_Y30_N2
\Unit1|U2|tmp_rf[11][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[11][7]~feeder_combout\);

-- Location: FF_X67_Y30_N3
\Unit1|U2|tmp_rf[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][7]~q\);

-- Location: LCCOMB_X70_Y30_N14
\Unit1|U2|Mux24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2)) # ((\Unit1|U2|tmp_rf[11][7]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[3][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[3][7]~q\,
	datad => \Unit1|U2|tmp_rf[11][7]~q\,
	combout => \Unit1|U2|Mux24~7_combout\);

-- Location: LCCOMB_X70_Y29_N12
\Unit1|U2|tmp_rf[15][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[15][7]~feeder_combout\);

-- Location: FF_X70_Y29_N13
\Unit1|U2|tmp_rf[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][7]~q\);

-- Location: LCCOMB_X70_Y29_N20
\Unit1|U2|Mux24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux24~7_combout\ & ((\Unit1|U2|tmp_rf[15][7]~q\))) # (!\Unit1|U2|Mux24~7_combout\ & (\Unit1|U2|tmp_rf[7][7]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[7][7]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|Mux24~7_combout\,
	datad => \Unit1|U2|tmp_rf[15][7]~q\,
	combout => \Unit1|U2|Mux24~8_combout\);

-- Location: LCCOMB_X72_Y28_N28
\Unit1|U2|Mux24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux24~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux24~6_combout\ & ((\Unit1|U2|Mux24~8_combout\))) # (!\Unit1|U2|Mux24~6_combout\ & (\Unit1|U2|Mux24~1_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux24~1_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|Mux24~6_combout\,
	datad => \Unit1|U2|Mux24~8_combout\,
	combout => \Unit1|U2|Mux24~9_combout\);

-- Location: FF_X72_Y28_N29
\Unit1|U2|RFr2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux24~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(7));

-- Location: LCCOMB_X72_Y28_N22
\Unit1|U3|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~23_combout\ = \Unit1|U2|RFr2\(7) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(7),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~23_combout\);

-- Location: LCCOMB_X68_Y29_N30
\Unit1|U3|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~21_combout\ = (\Unit1|U2|RFr1[6]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~20_combout\ & (\Unit1|U3|Add0~19\ & VCC)) # (!\Unit1|U3|Add0~20_combout\ & (!\Unit1|U3|Add0~19\)))) # (!\Unit1|U2|RFr1[6]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~20_combout\ & 
-- (!\Unit1|U3|Add0~19\)) # (!\Unit1|U3|Add0~20_combout\ & ((\Unit1|U3|Add0~19\) # (GND)))))
-- \Unit1|U3|Add0~22\ = CARRY((\Unit1|U2|RFr1[6]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~20_combout\ & !\Unit1|U3|Add0~19\)) # (!\Unit1|U2|RFr1[6]~_Duplicate_1_q\ & ((!\Unit1|U3|Add0~19\) # (!\Unit1|U3|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[6]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~20_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~19\,
	combout => \Unit1|U3|Add0~21_combout\,
	cout => \Unit1|U3|Add0~22\);

-- Location: LCCOMB_X68_Y28_N0
\Unit1|U3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~24_combout\ = ((\Unit1|U2|RFr1[7]~_Duplicate_1_q\ $ (\Unit1|U3|Add0~23_combout\ $ (!\Unit1|U3|Add0~22\)))) # (GND)
-- \Unit1|U3|Add0~25\ = CARRY((\Unit1|U2|RFr1[7]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~23_combout\) # (!\Unit1|U3|Add0~22\))) # (!\Unit1|U2|RFr1[7]~_Duplicate_1_q\ & (\Unit1|U3|Add0~23_combout\ & !\Unit1|U3|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[7]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~23_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~22\,
	combout => \Unit1|U3|Add0~24_combout\,
	cout => \Unit1|U3|Add0~25\);

-- Location: LCCOMB_X68_Y28_N4
\Unit1|U3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~30_combout\ = ((\Unit1|U2|RFr1[9]~_Duplicate_1_q\ $ (\Unit1|U3|Add0~29_combout\ $ (!\Unit1|U3|Add0~28\)))) # (GND)
-- \Unit1|U3|Add0~31\ = CARRY((\Unit1|U2|RFr1[9]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~29_combout\) # (!\Unit1|U3|Add0~28\))) # (!\Unit1|U2|RFr1[9]~_Duplicate_1_q\ & (\Unit1|U3|Add0~29_combout\ & !\Unit1|U3|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[9]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~29_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~28\,
	combout => \Unit1|U3|Add0~30_combout\,
	cout => \Unit1|U3|Add0~31\);

-- Location: LCCOMB_X68_Y28_N8
\Unit1|U3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~36_combout\ = ((\Unit1|U3|Add0~35_combout\ $ (\Unit1|U2|RFr1[11]~_Duplicate_1_q\ $ (!\Unit1|U3|Add0~34\)))) # (GND)
-- \Unit1|U3|Add0~37\ = CARRY((\Unit1|U3|Add0~35_combout\ & ((\Unit1|U2|RFr1[11]~_Duplicate_1_q\) # (!\Unit1|U3|Add0~34\))) # (!\Unit1|U3|Add0~35_combout\ & (\Unit1|U2|RFr1[11]~_Duplicate_1_q\ & !\Unit1|U3|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~35_combout\,
	datab => \Unit1|U2|RFr1[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \Unit1|U3|Add0~34\,
	combout => \Unit1|U3|Add0~36_combout\,
	cout => \Unit1|U3|Add0~37\);

-- Location: LCCOMB_X68_Y28_N10
\Unit1|U3|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~39_combout\ = (\Unit1|U3|Add0~38_combout\ & ((\Unit1|U2|RFr1[12]~_Duplicate_1_q\ & (\Unit1|U3|Add0~37\ & VCC)) # (!\Unit1|U2|RFr1[12]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~37\)))) # (!\Unit1|U3|Add0~38_combout\ & 
-- ((\Unit1|U2|RFr1[12]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~37\)) # (!\Unit1|U2|RFr1[12]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~37\) # (GND)))))
-- \Unit1|U3|Add0~40\ = CARRY((\Unit1|U3|Add0~38_combout\ & (!\Unit1|U2|RFr1[12]~_Duplicate_1_q\ & !\Unit1|U3|Add0~37\)) # (!\Unit1|U3|Add0~38_combout\ & ((!\Unit1|U3|Add0~37\) # (!\Unit1|U2|RFr1[12]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~38_combout\,
	datab => \Unit1|U2|RFr1[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \Unit1|U3|Add0~37\,
	combout => \Unit1|U3|Add0~39_combout\,
	cout => \Unit1|U3|Add0~40\);

-- Location: LCCOMB_X68_Y28_N12
\Unit1|U3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~42_combout\ = ((\Unit1|U3|Add0~41_combout\ $ (\Unit1|U2|RFr1[13]~_Duplicate_1_q\ $ (!\Unit1|U3|Add0~40\)))) # (GND)
-- \Unit1|U3|Add0~43\ = CARRY((\Unit1|U3|Add0~41_combout\ & ((\Unit1|U2|RFr1[13]~_Duplicate_1_q\) # (!\Unit1|U3|Add0~40\))) # (!\Unit1|U3|Add0~41_combout\ & (\Unit1|U2|RFr1[13]~_Duplicate_1_q\ & !\Unit1|U3|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~41_combout\,
	datab => \Unit1|U2|RFr1[13]~_Duplicate_1_q\,
	datad => VCC,
	cin => \Unit1|U3|Add0~40\,
	combout => \Unit1|U3|Add0~42_combout\,
	cout => \Unit1|U3|Add0~43\);

-- Location: LCCOMB_X68_Y28_N14
\Unit1|U3|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~45_combout\ = (\Unit1|U2|RFr1[14]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~44_combout\ & (\Unit1|U3|Add0~43\ & VCC)) # (!\Unit1|U3|Add0~44_combout\ & (!\Unit1|U3|Add0~43\)))) # (!\Unit1|U2|RFr1[14]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~44_combout\ & 
-- (!\Unit1|U3|Add0~43\)) # (!\Unit1|U3|Add0~44_combout\ & ((\Unit1|U3|Add0~43\) # (GND)))))
-- \Unit1|U3|Add0~46\ = CARRY((\Unit1|U2|RFr1[14]~_Duplicate_1_q\ & (!\Unit1|U3|Add0~44_combout\ & !\Unit1|U3|Add0~43\)) # (!\Unit1|U2|RFr1[14]~_Duplicate_1_q\ & ((!\Unit1|U3|Add0~43\) # (!\Unit1|U3|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[14]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~44_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~43\,
	combout => \Unit1|U3|Add0~45_combout\,
	cout => \Unit1|U3|Add0~46\);

-- Location: LCCOMB_X67_Y31_N4
\Unit1|U1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux0~0_combout\ = (\Unit0|U0|RFs_ctrl\(1) & (((\Unit0|U0|RFs_ctrl\(0))))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit0|U0|RFs_ctrl\(0) & (\Unit2|data_out\(15))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit1|U3|alu_tmp\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(15),
	datab => \Unit0|U0|RFs_ctrl\(1),
	datac => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U3|alu_tmp\(15),
	combout => \Unit1|U1|Mux0~0_combout\);

-- Location: FF_X70_Y31_N3
\Unit1|U2|tmp_rf[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][15]~q\);

-- Location: LCCOMB_X65_Y31_N16
\Unit1|U2|tmp_rf[6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[6][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[6][15]~feeder_combout\);

-- Location: FF_X65_Y31_N17
\Unit1|U2|tmp_rf[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[6][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][15]~q\);

-- Location: LCCOMB_X70_Y31_N2
\Unit1|U2|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[6][15]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[2][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[2][15]~q\,
	datad => \Unit1|U2|tmp_rf[6][15]~q\,
	combout => \Unit1|U2|Mux0~2_combout\);

-- Location: FF_X70_Y31_N29
\Unit1|U2|tmp_rf[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][15]~q\);

-- Location: LCCOMB_X70_Y31_N28
\Unit1|U2|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~3_combout\ = (\Unit1|U2|Mux0~2_combout\ & (((\Unit1|U2|tmp_rf[14][15]~q\) # (!\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit1|U2|Mux0~2_combout\ & (\Unit1|U2|tmp_rf[10][15]~q\ & ((\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][15]~q\,
	datab => \Unit1|U2|Mux0~2_combout\,
	datac => \Unit1|U2|tmp_rf[14][15]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux0~3_combout\);

-- Location: LCCOMB_X66_Y33_N2
\Unit1|U2|tmp_rf[8][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[8][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[8][15]~feeder_combout\);

-- Location: FF_X66_Y33_N3
\Unit1|U2|tmp_rf[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[8][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][15]~q\);

-- Location: FF_X68_Y33_N27
\Unit1|U2|tmp_rf[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][15]~q\);

-- Location: FF_X67_Y33_N29
\Unit1|U2|tmp_rf[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][15]~q\);

-- Location: FF_X67_Y33_N3
\Unit1|U2|tmp_rf[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][15]~q\);

-- Location: LCCOMB_X67_Y33_N28
\Unit1|U2|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[4][15]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[4][15]~q\,
	datad => \Unit1|U2|tmp_rf[0][15]~q\,
	combout => \Unit1|U2|Mux0~4_combout\);

-- Location: LCCOMB_X68_Y33_N26
\Unit1|U2|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux0~4_combout\ & ((\Unit1|U2|tmp_rf[12][15]~q\))) # (!\Unit1|U2|Mux0~4_combout\ & (\Unit1|U2|tmp_rf[8][15]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[8][15]~q\,
	datac => \Unit1|U2|tmp_rf[12][15]~q\,
	datad => \Unit1|U2|Mux0~4_combout\,
	combout => \Unit1|U2|Mux0~5_combout\);

-- Location: LCCOMB_X69_Y27_N2
\Unit1|U2|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|Mux0~3_combout\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|Mux0~3_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(1),
	datad => \Unit1|U2|Mux0~5_combout\,
	combout => \Unit1|U2|Mux0~6_combout\);

-- Location: FF_X68_Y31_N29
\Unit1|U2|tmp_rf[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux0~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][15]~q\);

-- Location: LCCOMB_X72_Y31_N24
\Unit1|U2|tmp_rf[11][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[11][15]~feeder_combout\);

-- Location: FF_X72_Y31_N25
\Unit1|U2|tmp_rf[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][15]~q\);

-- Location: LCCOMB_X68_Y31_N28
\Unit1|U2|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (\Unit0|U0|RFr1a_ctrl\(3))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[11][15]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[3][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[3][15]~q\,
	datad => \Unit1|U2|tmp_rf[11][15]~q\,
	combout => \Unit1|U2|Mux0~7_combout\);

-- Location: LCCOMB_X70_Y30_N28
\Unit1|U2|tmp_rf[7][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[7][15]~feeder_combout\);

-- Location: FF_X70_Y30_N29
\Unit1|U2|tmp_rf[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][15]~q\);

-- Location: LCCOMB_X72_Y30_N26
\Unit1|U2|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux0~7_combout\ & (\Unit1|U2|tmp_rf[15][15]~q\)) # (!\Unit1|U2|Mux0~7_combout\ & ((\Unit1|U2|tmp_rf[7][15]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][15]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux0~7_combout\,
	datad => \Unit1|U2|tmp_rf[7][15]~q\,
	combout => \Unit1|U2|Mux0~8_combout\);

-- Location: LCCOMB_X69_Y27_N16
\Unit1|U2|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux0~9_combout\ = (\Unit1|U2|Mux0~6_combout\ & (((\Unit1|U2|Mux0~8_combout\) # (!\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit1|U2|Mux0~6_combout\ & (\Unit1|U2|Mux0~1_combout\ & (\Unit0|U0|RFr1a_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux0~1_combout\,
	datab => \Unit1|U2|Mux0~6_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|Mux0~8_combout\,
	combout => \Unit1|U2|Mux0~9_combout\);

-- Location: LCCOMB_X69_Y28_N2
\Unit1|U1|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux14~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & (((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit0|U0|RFs_ctrl\(1) & (\Unit0|U2|dir_addr\(1))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit1|U3|alu_tmp\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(1),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U3|alu_tmp\(1),
	combout => \Unit1|U1|Mux14~0_combout\);

-- Location: LCCOMB_X68_Y32_N12
\Unit1|U1|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux14~1_combout\ = (\Unit1|U1|Mux14~0_combout\) # ((\Unit2|data_out\(1) & \Unit0|U0|RFs_ctrl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(1),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U1|Mux14~0_combout\,
	combout => \Unit1|U1|Mux14~1_combout\);

-- Location: FF_X69_Y32_N29
\Unit1|U2|tmp_rf[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][1]~q\);

-- Location: LCCOMB_X67_Y32_N28
\Unit1|U2|tmp_rf[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[2][1]~feeder_combout\ = \Unit1|U1|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux14~1_combout\,
	combout => \Unit1|U2|tmp_rf[2][1]~feeder_combout\);

-- Location: FF_X67_Y32_N29
\Unit1|U2|tmp_rf[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[2][1]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][1]~q\);

-- Location: LCCOMB_X70_Y32_N8
\Unit1|U2|tmp_rf[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][1]~feeder_combout\ = \Unit1|U1|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux14~1_combout\,
	combout => \Unit1|U2|tmp_rf[10][1]~feeder_combout\);

-- Location: FF_X70_Y32_N9
\Unit1|U2|tmp_rf[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][1]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][1]~q\);

-- Location: LCCOMB_X70_Y32_N12
\Unit1|U2|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[10][1]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[2][1]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|tmp_rf[10][1]~q\,
	combout => \Unit1|U2|Mux30~0_combout\);

-- Location: LCCOMB_X70_Y29_N4
\Unit1|U2|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~1_combout\ = (\Unit1|U2|Mux30~0_combout\ & ((\Unit1|U2|tmp_rf[14][1]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit1|U2|Mux30~0_combout\ & (((\Unit1|U2|tmp_rf[6][1]~q\ & \Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[14][1]~q\,
	datab => \Unit1|U2|tmp_rf[6][1]~q\,
	datac => \Unit1|U2|Mux30~0_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux30~1_combout\);

-- Location: LCCOMB_X69_Y33_N24
\Unit1|U2|tmp_rf[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[4][1]~feeder_combout\ = \Unit1|U1|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux14~1_combout\,
	combout => \Unit1|U2|tmp_rf[4][1]~feeder_combout\);

-- Location: FF_X69_Y33_N25
\Unit1|U2|tmp_rf[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[4][1]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][1]~q\);

-- Location: FF_X67_Y33_N1
\Unit1|U2|tmp_rf[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][1]~q\);

-- Location: LCCOMB_X67_Y33_N0
\Unit1|U2|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[8][1]~q\) # ((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[0][1]~q\ & !\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[8][1]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[0][1]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux30~4_combout\);

-- Location: LCCOMB_X70_Y29_N22
\Unit1|U2|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux30~4_combout\ & (\Unit1|U2|tmp_rf[12][1]~q\)) # (!\Unit1|U2|Mux30~4_combout\ & ((\Unit1|U2|tmp_rf[4][1]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[12][1]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[4][1]~q\,
	datad => \Unit1|U2|Mux30~4_combout\,
	combout => \Unit1|U2|Mux30~5_combout\);

-- Location: LCCOMB_X69_Y30_N8
\Unit1|U2|tmp_rf[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][1]~feeder_combout\ = \Unit1|U1|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux14~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][1]~feeder_combout\);

-- Location: FF_X69_Y30_N9
\Unit1|U2|tmp_rf[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][1]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][1]~q\);

-- Location: FF_X66_Y32_N9
\Unit1|U2|tmp_rf[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][1]~q\);

-- Location: FF_X69_Y32_N23
\Unit1|U2|tmp_rf[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][1]~q\);

-- Location: FF_X67_Y32_N19
\Unit1|U2|tmp_rf[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][1]~q\);

-- Location: LCCOMB_X69_Y32_N22
\Unit1|U2|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (\Unit0|U0|RFr2a_ctrl\(2))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[5][1]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[1][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[5][1]~q\,
	datad => \Unit1|U2|tmp_rf[1][1]~q\,
	combout => \Unit1|U2|Mux30~2_combout\);

-- Location: LCCOMB_X65_Y29_N14
\Unit1|U2|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux30~2_combout\ & (\Unit1|U2|tmp_rf[13][1]~q\)) # (!\Unit1|U2|Mux30~2_combout\ & ((\Unit1|U2|tmp_rf[9][1]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[13][1]~q\,
	datac => \Unit1|U2|tmp_rf[9][1]~q\,
	datad => \Unit1|U2|Mux30~2_combout\,
	combout => \Unit1|U2|Mux30~3_combout\);

-- Location: LCCOMB_X70_Y29_N0
\Unit1|U2|Mux30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (\Unit0|U0|RFr2a_ctrl\(0))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux30~3_combout\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|Mux30~5_combout\,
	datad => \Unit1|U2|Mux30~3_combout\,
	combout => \Unit1|U2|Mux30~6_combout\);

-- Location: LCCOMB_X70_Y32_N28
\Unit1|U2|tmp_rf[11][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][1]~feeder_combout\ = \Unit1|U1|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux14~1_combout\,
	combout => \Unit1|U2|tmp_rf[11][1]~feeder_combout\);

-- Location: FF_X70_Y32_N29
\Unit1|U2|tmp_rf[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][1]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][1]~q\);

-- Location: FF_X68_Y32_N3
\Unit1|U2|tmp_rf[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][1]~q\);

-- Location: FF_X68_Y32_N13
\Unit1|U2|tmp_rf[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux14~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][1]~q\);

-- Location: LCCOMB_X68_Y32_N22
\Unit1|U2|Mux30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][1]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[3][1]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(2),
	datad => \Unit1|U2|tmp_rf[7][1]~q\,
	combout => \Unit1|U2|Mux30~7_combout\);

-- Location: LCCOMB_X70_Y32_N18
\Unit1|U2|Mux30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~8_combout\ = (\Unit1|U2|Mux30~7_combout\ & ((\Unit1|U2|tmp_rf[15][1]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit1|U2|Mux30~7_combout\ & (((\Unit1|U2|tmp_rf[11][1]~q\ & \Unit0|U0|RFr2a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][1]~q\,
	datab => \Unit1|U2|tmp_rf[11][1]~q\,
	datac => \Unit1|U2|Mux30~7_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux30~8_combout\);

-- Location: LCCOMB_X70_Y28_N12
\Unit1|U2|Mux30~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux30~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux30~6_combout\ & ((\Unit1|U2|Mux30~8_combout\))) # (!\Unit1|U2|Mux30~6_combout\ & (\Unit1|U2|Mux30~1_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|Mux30~1_combout\,
	datac => \Unit1|U2|Mux30~6_combout\,
	datad => \Unit1|U2|Mux30~8_combout\,
	combout => \Unit1|U2|Mux30~9_combout\);

-- Location: FF_X70_Y28_N13
\Unit1|U2|RFr2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux30~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(1));

-- Location: FF_X66_Y32_N17
\Unit1|U2|tmp_rf[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][2]~q\);

-- Location: FF_X70_Y32_N25
\Unit1|U2|tmp_rf[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][2]~q\);

-- Location: LCCOMB_X66_Y32_N16
\Unit1|U2|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~3_combout\ = (\Unit1|U2|Mux29~2_combout\ & (((\Unit1|U2|tmp_rf[11][2]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(0)))) # (!\Unit1|U2|Mux29~2_combout\ & (\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[9][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux29~2_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[9][2]~q\,
	datad => \Unit1|U2|tmp_rf[11][2]~q\,
	combout => \Unit1|U2|Mux29~3_combout\);

-- Location: LCCOMB_X65_Y32_N28
\Unit1|U2|Mux29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux29~3_combout\))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux29~5_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|Mux29~3_combout\,
	combout => \Unit1|U2|Mux29~6_combout\);

-- Location: FF_X68_Y32_N21
\Unit1|U2|tmp_rf[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][2]~q\);

-- Location: FF_X69_Y32_N13
\Unit1|U2|tmp_rf[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][2]~q\);

-- Location: LCCOMB_X69_Y32_N20
\Unit1|U2|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~1_combout\ = (\Unit1|U2|Mux29~0_combout\ & ((\Unit1|U2|tmp_rf[7][2]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit1|U2|Mux29~0_combout\ & (((\Unit0|U0|RFr2a_ctrl\(1) & \Unit1|U2|tmp_rf[6][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux29~0_combout\,
	datab => \Unit1|U2|tmp_rf[7][2]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(1),
	datad => \Unit1|U2|tmp_rf[6][2]~q\,
	combout => \Unit1|U2|Mux29~1_combout\);

-- Location: FF_X68_Y29_N7
\Unit1|U2|tmp_rf[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][2]~q\);

-- Location: LCCOMB_X69_Y30_N4
\Unit1|U2|tmp_rf[13][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][2]~feeder_combout\ = \Unit1|U1|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux13~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][2]~feeder_combout\);

-- Location: FF_X69_Y30_N5
\Unit1|U2|tmp_rf[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][2]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][2]~q\);

-- Location: LCCOMB_X72_Y29_N26
\Unit1|U2|Mux29~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (\Unit0|U0|RFr2a_ctrl\(0))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[13][2]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[12][2]~q\,
	datad => \Unit1|U2|tmp_rf[13][2]~q\,
	combout => \Unit1|U2|Mux29~7_combout\);

-- Location: LCCOMB_X68_Y30_N28
\Unit1|U2|tmp_rf[14][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[14][2]~feeder_combout\ = \Unit1|U1|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux13~1_combout\,
	combout => \Unit1|U2|tmp_rf[14][2]~feeder_combout\);

-- Location: FF_X68_Y30_N29
\Unit1|U2|tmp_rf[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[14][2]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][2]~q\);

-- Location: LCCOMB_X72_Y29_N20
\Unit1|U2|Mux29~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux29~7_combout\ & (\Unit1|U2|tmp_rf[15][2]~q\)) # (!\Unit1|U2|Mux29~7_combout\ & ((\Unit1|U2|tmp_rf[14][2]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[15][2]~q\,
	datac => \Unit1|U2|Mux29~7_combout\,
	datad => \Unit1|U2|tmp_rf[14][2]~q\,
	combout => \Unit1|U2|Mux29~8_combout\);

-- Location: LCCOMB_X72_Y29_N6
\Unit1|U2|Mux29~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux29~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux29~6_combout\ & ((\Unit1|U2|Mux29~8_combout\))) # (!\Unit1|U2|Mux29~6_combout\ & (\Unit1|U2|Mux29~1_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|Mux29~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|Mux29~6_combout\,
	datac => \Unit1|U2|Mux29~1_combout\,
	datad => \Unit1|U2|Mux29~8_combout\,
	combout => \Unit1|U2|Mux29~9_combout\);

-- Location: FF_X72_Y29_N7
\Unit1|U2|RFr2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux29~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(2));

-- Location: LCCOMB_X69_Y30_N26
\Unit1|U2|tmp_rf[13][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][3]~feeder_combout\ = \Unit1|U1|Mux12~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux12~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][3]~feeder_combout\);

-- Location: FF_X69_Y30_N27
\Unit1|U2|tmp_rf[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][3]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][3]~q\);

-- Location: LCCOMB_X67_Y33_N8
\Unit1|U2|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[9][3]~q\) # ((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[1][3]~q\ & !\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[9][3]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[1][3]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux28~0_combout\);

-- Location: LCCOMB_X70_Y29_N10
\Unit1|U2|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux28~0_combout\ & ((\Unit1|U2|tmp_rf[13][3]~q\))) # (!\Unit1|U2|Mux28~0_combout\ & (\Unit1|U2|tmp_rf[5][3]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[5][3]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[13][3]~q\,
	datad => \Unit1|U2|Mux28~0_combout\,
	combout => \Unit1|U2|Mux28~1_combout\);

-- Location: LCCOMB_X69_Y32_N30
\Unit1|U2|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (\Unit0|U0|RFr2a_ctrl\(2))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[6][3]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[2][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[6][3]~q\,
	datad => \Unit1|U2|tmp_rf[2][3]~q\,
	combout => \Unit1|U2|Mux28~2_combout\);

-- Location: FF_X70_Y32_N31
\Unit1|U2|tmp_rf[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux12~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][3]~q\);

-- Location: LCCOMB_X70_Y32_N30
\Unit1|U2|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux28~2_combout\ & ((\Unit1|U2|tmp_rf[14][3]~q\))) # (!\Unit1|U2|Mux28~2_combout\ & (\Unit1|U2|tmp_rf[10][3]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|Mux28~2_combout\,
	datac => \Unit1|U2|tmp_rf[10][3]~q\,
	datad => \Unit1|U2|tmp_rf[14][3]~q\,
	combout => \Unit1|U2|Mux28~3_combout\);

-- Location: LCCOMB_X69_Y33_N16
\Unit1|U2|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|tmp_rf[4][3]~q\) # (\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[0][3]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][3]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[4][3]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux28~4_combout\);

-- Location: LCCOMB_X66_Y33_N16
\Unit1|U2|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux28~4_combout\ & ((\Unit1|U2|tmp_rf[12][3]~q\))) # (!\Unit1|U2|Mux28~4_combout\ & (\Unit1|U2|tmp_rf[8][3]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[8][3]~q\,
	datac => \Unit1|U2|tmp_rf[12][3]~q\,
	datad => \Unit1|U2|Mux28~4_combout\,
	combout => \Unit1|U2|Mux28~5_combout\);

-- Location: LCCOMB_X70_Y32_N4
\Unit1|U2|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0)) # ((\Unit1|U2|Mux28~3_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|Mux28~3_combout\,
	datad => \Unit1|U2|Mux28~5_combout\,
	combout => \Unit1|U2|Mux28~6_combout\);

-- Location: LCCOMB_X70_Y28_N24
\Unit1|U2|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux28~9_combout\ = (\Unit1|U2|Mux28~6_combout\ & ((\Unit1|U2|Mux28~8_combout\) # ((!\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit1|U2|Mux28~6_combout\ & (((\Unit1|U2|Mux28~1_combout\ & \Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux28~8_combout\,
	datab => \Unit1|U2|Mux28~1_combout\,
	datac => \Unit1|U2|Mux28~6_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux28~9_combout\);

-- Location: FF_X70_Y28_N25
\Unit1|U2|RFr2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux28~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(3));

-- Location: LCCOMB_X65_Y32_N6
\Unit1|U2|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~1_combout\ = (\Unit1|U2|Mux27~0_combout\ & (((\Unit1|U2|tmp_rf[11][4]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(1)))) # (!\Unit1|U2|Mux27~0_combout\ & (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[10][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux27~0_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[11][4]~q\,
	datad => \Unit1|U2|tmp_rf[10][4]~q\,
	combout => \Unit1|U2|Mux27~1_combout\);

-- Location: FF_X69_Y32_N17
\Unit1|U2|tmp_rf[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux11~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][4]~q\);

-- Location: LCCOMB_X69_Y32_N16
\Unit1|U2|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~3_combout\ = (\Unit1|U2|Mux27~2_combout\ & ((\Unit1|U2|tmp_rf[7][4]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit1|U2|Mux27~2_combout\ & (((\Unit1|U2|tmp_rf[5][4]~q\ & \Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux27~2_combout\,
	datab => \Unit1|U2|tmp_rf[7][4]~q\,
	datac => \Unit1|U2|tmp_rf[5][4]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux27~3_combout\);

-- Location: LCCOMB_X72_Y32_N8
\Unit1|U2|Mux27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux27~3_combout\) # (\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|Mux27~5_combout\ & ((!\Unit0|U0|RFr2a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux27~5_combout\,
	datab => \Unit1|U2|Mux27~3_combout\,
	datac => \Unit0|U0|RFr2a_ctrl\(2),
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux27~6_combout\);

-- Location: LCCOMB_X72_Y29_N8
\Unit1|U2|Mux27~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux27~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux27~6_combout\ & (\Unit1|U2|Mux27~8_combout\)) # (!\Unit1|U2|Mux27~6_combout\ & ((\Unit1|U2|Mux27~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux27~8_combout\,
	datab => \Unit1|U2|Mux27~1_combout\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|Mux27~6_combout\,
	combout => \Unit1|U2|Mux27~9_combout\);

-- Location: FF_X72_Y29_N9
\Unit1|U2|RFr2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux27~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(4));

-- Location: FF_X65_Y29_N27
\Unit1|U2|tmp_rf[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][12]~q\);

-- Location: FF_X65_Y29_N9
\Unit1|U2|tmp_rf[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][12]~q\);

-- Location: LCCOMB_X65_Y29_N8
\Unit1|U2|Mux19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[14][12]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[12][12]~q\,
	datac => \Unit1|U2|tmp_rf[14][12]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux19~7_combout\);

-- Location: LCCOMB_X70_Y29_N16
\Unit1|U2|tmp_rf[15][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][12]~feeder_combout\ = \Unit1|U1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux3~0_combout\,
	combout => \Unit1|U2|tmp_rf[15][12]~feeder_combout\);

-- Location: FF_X70_Y29_N17
\Unit1|U2|tmp_rf[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][12]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][12]~q\);

-- Location: LCCOMB_X70_Y29_N2
\Unit1|U2|Mux19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux19~7_combout\ & ((\Unit1|U2|tmp_rf[15][12]~q\))) # (!\Unit1|U2|Mux19~7_combout\ & (\Unit1|U2|tmp_rf[13][12]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][12]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|Mux19~7_combout\,
	datad => \Unit1|U2|tmp_rf[15][12]~q\,
	combout => \Unit1|U2|Mux19~8_combout\);

-- Location: LCCOMB_X69_Y31_N2
\Unit1|U2|tmp_rf[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[1][12]~feeder_combout\ = \Unit1|U1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux3~0_combout\,
	combout => \Unit1|U2|tmp_rf[1][12]~feeder_combout\);

-- Location: FF_X69_Y31_N3
\Unit1|U2|tmp_rf[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[1][12]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][12]~q\);

-- Location: FF_X69_Y33_N3
\Unit1|U2|tmp_rf[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][12]~q\);

-- Location: LCCOMB_X69_Y30_N18
\Unit1|U2|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[1][12]~q\) # ((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|tmp_rf[0][12]~q\ & !\Unit0|U0|RFr2a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[1][12]~q\,
	datac => \Unit1|U2|tmp_rf[0][12]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux19~4_combout\);

-- Location: LCCOMB_X70_Y30_N24
\Unit1|U2|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux19~4_combout\ & ((\Unit1|U2|tmp_rf[3][12]~q\))) # (!\Unit1|U2|Mux19~4_combout\ & (\Unit1|U2|tmp_rf[2][12]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[2][12]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[3][12]~q\,
	datad => \Unit1|U2|Mux19~4_combout\,
	combout => \Unit1|U2|Mux19~5_combout\);

-- Location: LCCOMB_X69_Y31_N28
\Unit1|U2|tmp_rf[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[5][12]~feeder_combout\ = \Unit1|U1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux3~0_combout\,
	combout => \Unit1|U2|tmp_rf[5][12]~feeder_combout\);

-- Location: FF_X69_Y31_N29
\Unit1|U2|tmp_rf[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[5][12]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][12]~q\);

-- Location: LCCOMB_X70_Y30_N16
\Unit1|U2|tmp_rf[7][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][12]~feeder_combout\ = \Unit1|U1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux3~0_combout\,
	combout => \Unit1|U2|tmp_rf[7][12]~feeder_combout\);

-- Location: FF_X70_Y30_N17
\Unit1|U2|tmp_rf[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][12]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][12]~q\);

-- Location: LCCOMB_X70_Y30_N6
\Unit1|U2|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~3_combout\ = (\Unit1|U2|Mux19~2_combout\ & (((\Unit1|U2|tmp_rf[7][12]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(0)))) # (!\Unit1|U2|Mux19~2_combout\ & (\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[5][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux19~2_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[5][12]~q\,
	datad => \Unit1|U2|tmp_rf[7][12]~q\,
	combout => \Unit1|U2|Mux19~3_combout\);

-- Location: LCCOMB_X72_Y30_N28
\Unit1|U2|Mux19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3)) # ((\Unit1|U2|Mux19~3_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|Mux19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux19~5_combout\,
	datad => \Unit1|U2|Mux19~3_combout\,
	combout => \Unit1|U2|Mux19~6_combout\);

-- Location: LCCOMB_X72_Y30_N4
\Unit1|U2|Mux19~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux19~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux19~6_combout\ & ((\Unit1|U2|Mux19~8_combout\))) # (!\Unit1|U2|Mux19~6_combout\ & (\Unit1|U2|Mux19~1_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux19~1_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux19~8_combout\,
	datad => \Unit1|U2|Mux19~6_combout\,
	combout => \Unit1|U2|Mux19~9_combout\);

-- Location: FF_X72_Y30_N5
\Unit1|U2|RFr2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux19~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(12));

-- Location: LCCOMB_X72_Y31_N26
\Unit1|U2|Mux16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (\Unit0|U0|RFr2a_ctrl\(3))) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[11][15]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[3][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[3][15]~q\,
	datad => \Unit1|U2|tmp_rf[11][15]~q\,
	combout => \Unit1|U2|Mux16~7_combout\);

-- Location: LCCOMB_X69_Y29_N0
\Unit1|U2|tmp_rf[15][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][15]~feeder_combout\ = \Unit1|U1|Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux0~0_combout\,
	combout => \Unit1|U2|tmp_rf[15][15]~feeder_combout\);

-- Location: FF_X69_Y29_N1
\Unit1|U2|tmp_rf[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][15]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][15]~q\);

-- Location: LCCOMB_X72_Y30_N24
\Unit1|U2|Mux16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux16~7_combout\ & (\Unit1|U2|tmp_rf[15][15]~q\)) # (!\Unit1|U2|Mux16~7_combout\ & ((\Unit1|U2|tmp_rf[7][15]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|Mux16~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|Mux16~7_combout\,
	datac => \Unit1|U2|tmp_rf[15][15]~q\,
	datad => \Unit1|U2|tmp_rf[7][15]~q\,
	combout => \Unit1|U2|Mux16~8_combout\);

-- Location: LCCOMB_X66_Y31_N6
\Unit1|U2|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[6][15]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[2][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[2][15]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(2),
	datad => \Unit1|U2|tmp_rf[6][15]~q\,
	combout => \Unit1|U2|Mux16~2_combout\);

-- Location: LCCOMB_X65_Y31_N4
\Unit1|U2|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux16~2_combout\ & ((\Unit1|U2|tmp_rf[14][15]~q\))) # (!\Unit1|U2|Mux16~2_combout\ & (\Unit1|U2|tmp_rf[10][15]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][15]~q\,
	datab => \Unit1|U2|tmp_rf[14][15]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|Mux16~2_combout\,
	combout => \Unit1|U2|Mux16~3_combout\);

-- Location: LCCOMB_X67_Y33_N2
\Unit1|U2|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[4][15]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[4][15]~q\,
	datac => \Unit1|U2|tmp_rf[0][15]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux16~4_combout\);

-- Location: LCCOMB_X66_Y33_N26
\Unit1|U2|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux16~4_combout\ & (\Unit1|U2|tmp_rf[12][15]~q\)) # (!\Unit1|U2|Mux16~4_combout\ & ((\Unit1|U2|tmp_rf[8][15]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[12][15]~q\,
	datab => \Unit1|U2|tmp_rf[8][15]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|Mux16~4_combout\,
	combout => \Unit1|U2|Mux16~5_combout\);

-- Location: LCCOMB_X65_Y31_N26
\Unit1|U2|Mux16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux16~3_combout\) # ((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux16~5_combout\ & !\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|Mux16~3_combout\,
	datac => \Unit1|U2|Mux16~5_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux16~6_combout\);

-- Location: LCCOMB_X72_Y30_N12
\Unit1|U2|Mux16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux16~9_combout\ = (\Unit1|U2|Mux16~6_combout\ & (((\Unit1|U2|Mux16~8_combout\) # (!\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit1|U2|Mux16~6_combout\ & (\Unit1|U2|Mux16~1_combout\ & ((\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux16~1_combout\,
	datab => \Unit1|U2|Mux16~8_combout\,
	datac => \Unit1|U2|Mux16~6_combout\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux16~9_combout\);

-- Location: FF_X72_Y30_N13
\Unit1|U2|RFr2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux16~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(15));

-- Location: DSPMULT_X71_Y28_N0
\Unit1|U3|Mult0|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \cpu_clk~inputclkctrl_outclk\,
	aclr => \cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	dataa => \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \Unit1|U3|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X67_Y28_N26
\Unit1|U3|mult_result[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(14) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|mult_result\(14),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(14));

-- Location: LCCOMB_X67_Y28_N0
\Unit1|U3|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux31~1_combout\ = (\Unit1|U3|Mux31~0_combout\ & (((\Unit1|U3|mult_result\(14))) # (!\Unit1|U3|Mux25~0_combout\))) # (!\Unit1|U3|Mux31~0_combout\ & (\Unit1|U3|Mux25~0_combout\ & (\Unit1|U3|Add0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux31~0_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|Add0~45_combout\,
	datad => \Unit1|U3|mult_result\(14),
	combout => \Unit1|U3|Mux31~1_combout\);

-- Location: LCCOMB_X66_Y28_N14
\Unit1|U3|alu_tmp[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(14) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux31~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(14),
	datac => \Unit1|U3|Mux31~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(14));

-- Location: LCCOMB_X69_Y28_N6
\Unit1|U1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux1~0_combout\ = (\Unit0|U0|RFs_ctrl\(1) & (((\Unit0|U0|RFs_ctrl\(0))))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit0|U0|RFs_ctrl\(0) & (\Unit2|data_out\(14))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit1|U3|alu_tmp\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(14),
	datab => \Unit0|U0|RFs_ctrl\(1),
	datac => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U3|alu_tmp\(14),
	combout => \Unit1|U1|Mux1~0_combout\);

-- Location: FF_X70_Y28_N27
\Unit1|U2|tmp_rf[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][14]~q\);

-- Location: FF_X69_Y28_N29
\Unit1|U2|tmp_rf[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][14]~q\);

-- Location: LCCOMB_X70_Y27_N2
\Unit1|U2|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[13][14]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[12][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[12][14]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[13][14]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux1~7_combout\);

-- Location: LCCOMB_X70_Y27_N12
\Unit1|U2|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux1~7_combout\ & (\Unit1|U2|tmp_rf[15][14]~q\)) # (!\Unit1|U2|Mux1~7_combout\ & ((\Unit1|U2|tmp_rf[14][14]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][14]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[14][14]~q\,
	datad => \Unit1|U2|Mux1~7_combout\,
	combout => \Unit1|U2|Mux1~8_combout\);

-- Location: LCCOMB_X72_Y31_N2
\Unit1|U2|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[10][14]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[10][14]~q\,
	datac => \Unit1|U2|tmp_rf[8][14]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux1~2_combout\);

-- Location: LCCOMB_X72_Y31_N14
\Unit1|U2|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux1~2_combout\ & ((\Unit1|U2|tmp_rf[11][14]~q\))) # (!\Unit1|U2|Mux1~2_combout\ & (\Unit1|U2|tmp_rf[9][14]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[9][14]~q\,
	datab => \Unit1|U2|tmp_rf[11][14]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|Mux1~2_combout\,
	combout => \Unit1|U2|Mux1~3_combout\);

-- Location: LCCOMB_X68_Y31_N0
\Unit1|U2|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~5_combout\ = (\Unit1|U2|Mux1~4_combout\ & (((\Unit1|U2|tmp_rf[3][14]~q\) # (!\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit1|U2|Mux1~4_combout\ & (\Unit1|U2|tmp_rf[1][14]~q\ & ((\Unit0|U0|RFr1a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux1~4_combout\,
	datab => \Unit1|U2|tmp_rf[1][14]~q\,
	datac => \Unit1|U2|tmp_rf[3][14]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux1~5_combout\);

-- Location: LCCOMB_X70_Y31_N24
\Unit1|U2|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2)) # ((\Unit1|U2|Mux1~3_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux1~3_combout\,
	datad => \Unit1|U2|Mux1~5_combout\,
	combout => \Unit1|U2|Mux1~6_combout\);

-- Location: LCCOMB_X69_Y27_N28
\Unit1|U2|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux1~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux1~6_combout\ & ((\Unit1|U2|Mux1~8_combout\))) # (!\Unit1|U2|Mux1~6_combout\ & (\Unit1|U2|Mux1~1_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux1~1_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux1~8_combout\,
	datad => \Unit1|U2|Mux1~6_combout\,
	combout => \Unit1|U2|Mux1~9_combout\);

-- Location: LCCOMB_X72_Y28_N30
\Unit1|U3|mult_result[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(13) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT13\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|mult_result\(13),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(13));

-- Location: LCCOMB_X72_Y28_N12
\Unit1|U3|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux30~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (\Unit1|U3|Mux25~0_combout\)) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Add0~42_combout\))) # (!\Unit1|U3|Mux25~0_combout\ & 
-- (\Unit1|U2|RFr1[13]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U2|RFr1[13]~_Duplicate_1_q\,
	datad => \Unit1|U3|Add0~42_combout\,
	combout => \Unit1|U3|Mux30~0_combout\);

-- Location: LCCOMB_X72_Y28_N4
\Unit1|U3|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux30~1_combout\ = (\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux30~0_combout\ & ((\Unit1|U3|mult_result\(13)))) # (!\Unit1|U3|Mux30~0_combout\ & (\Unit1|U2|RFr2\(13))))) # (!\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U2|RFr2\(13),
	datac => \Unit1|U3|mult_result\(13),
	datad => \Unit1|U3|Mux30~0_combout\,
	combout => \Unit1|U3|Mux30~1_combout\);

-- Location: LCCOMB_X72_Y28_N18
\Unit1|U3|alu_tmp[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(13) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux30~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(13),
	datac => \Unit1|U3|Mux30~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(13));

-- Location: LCCOMB_X69_Y28_N18
\Unit1|U1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux2~0_combout\ = (\Unit0|U0|RFs_ctrl\(1) & (((\Unit0|U0|RFs_ctrl\(0))))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit0|U0|RFs_ctrl\(0) & (\Unit2|data_out\(13))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit1|U3|alu_tmp\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(13),
	datab => \Unit0|U0|RFs_ctrl\(1),
	datac => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U3|alu_tmp\(13),
	combout => \Unit1|U1|Mux2~0_combout\);

-- Location: FF_X70_Y28_N17
\Unit1|U2|tmp_rf[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux2~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][13]~q\);

-- Location: LCCOMB_X67_Y31_N14
\Unit1|U2|tmp_rf[10][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][13]~feeder_combout\ = \Unit1|U1|Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux2~0_combout\,
	combout => \Unit1|U2|tmp_rf[10][13]~feeder_combout\);

-- Location: FF_X67_Y31_N15
\Unit1|U2|tmp_rf[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][13]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][13]~q\);

-- Location: LCCOMB_X72_Y31_N0
\Unit1|U2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (\Unit0|U0|RFr1a_ctrl\(3))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[10][13]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[2][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[2][13]~q\,
	datad => \Unit1|U2|tmp_rf[10][13]~q\,
	combout => \Unit1|U2|Mux2~0_combout\);

-- Location: LCCOMB_X72_Y32_N22
\Unit1|U2|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux2~0_combout\ & (\Unit1|U2|tmp_rf[14][13]~q\)) # (!\Unit1|U2|Mux2~0_combout\ & ((\Unit1|U2|tmp_rf[6][13]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[14][13]~q\,
	datac => \Unit1|U2|tmp_rf[6][13]~q\,
	datad => \Unit1|U2|Mux2~0_combout\,
	combout => \Unit1|U2|Mux2~1_combout\);

-- Location: LCCOMB_X70_Y33_N22
\Unit1|U2|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~5_combout\ = (\Unit1|U2|Mux2~4_combout\ & (((\Unit1|U2|tmp_rf[12][13]~q\) # (!\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit1|U2|Mux2~4_combout\ & (\Unit1|U2|tmp_rf[4][13]~q\ & (\Unit0|U0|RFr1a_ctrl\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux2~4_combout\,
	datab => \Unit1|U2|tmp_rf[4][13]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|tmp_rf[12][13]~q\,
	combout => \Unit1|U2|Mux2~5_combout\);

-- Location: LCCOMB_X72_Y32_N12
\Unit1|U2|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|Mux2~3_combout\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux2~3_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|Mux2~5_combout\,
	combout => \Unit1|U2|Mux2~6_combout\);

-- Location: LCCOMB_X72_Y32_N10
\Unit1|U2|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux2~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux2~6_combout\ & (\Unit1|U2|Mux2~8_combout\)) # (!\Unit1|U2|Mux2~6_combout\ & ((\Unit1|U2|Mux2~1_combout\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux2~8_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|Mux2~1_combout\,
	datad => \Unit1|U2|Mux2~6_combout\,
	combout => \Unit1|U2|Mux2~9_combout\);

-- Location: LCCOMB_X67_Y28_N4
\Unit1|U3|mult_result[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(12) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT12\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|mult_result\(12),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(12));

-- Location: LCCOMB_X67_Y28_N20
\Unit1|U3|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux29~1_combout\ = (\Unit1|U3|Mux29~0_combout\ & (((\Unit1|U3|mult_result\(12))) # (!\Unit1|U3|Mux25~0_combout\))) # (!\Unit1|U3|Mux29~0_combout\ & (\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux29~0_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|mult_result\(12),
	datad => \Unit1|U3|Add0~39_combout\,
	combout => \Unit1|U3|Mux29~1_combout\);

-- Location: LCCOMB_X67_Y28_N12
\Unit1|U3|alu_tmp[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(12) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux29~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(12),
	datab => \Unit1|U3|Mux29~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(12));

-- Location: LCCOMB_X67_Y31_N12
\Unit1|U1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux3~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & ((\Unit2|data_out\(12)) # ((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & (((!\Unit0|U0|RFs_ctrl\(1) & \Unit1|U3|alu_tmp\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(12),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U3|alu_tmp\(12),
	combout => \Unit1|U1|Mux3~0_combout\);

-- Location: FF_X70_Y30_N25
\Unit1|U2|tmp_rf[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][12]~q\);

-- Location: LCCOMB_X70_Y31_N14
\Unit1|U2|tmp_rf[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[2][12]~feeder_combout\ = \Unit1|U1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux3~0_combout\,
	combout => \Unit1|U2|tmp_rf[2][12]~feeder_combout\);

-- Location: FF_X70_Y31_N15
\Unit1|U2|tmp_rf[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[2][12]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][12]~q\);

-- Location: LCCOMB_X69_Y33_N2
\Unit1|U2|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[1][12]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[1][12]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[0][12]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux3~4_combout\);

-- Location: LCCOMB_X70_Y30_N26
\Unit1|U2|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux3~4_combout\ & (\Unit1|U2|tmp_rf[3][12]~q\)) # (!\Unit1|U2|Mux3~4_combout\ & ((\Unit1|U2|tmp_rf[2][12]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[3][12]~q\,
	datac => \Unit1|U2|tmp_rf[2][12]~q\,
	datad => \Unit1|U2|Mux3~4_combout\,
	combout => \Unit1|U2|Mux3~5_combout\);

-- Location: LCCOMB_X65_Y31_N24
\Unit1|U2|tmp_rf[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[6][12]~feeder_combout\ = \Unit1|U1|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux3~0_combout\,
	combout => \Unit1|U2|tmp_rf[6][12]~feeder_combout\);

-- Location: FF_X65_Y31_N25
\Unit1|U2|tmp_rf[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[6][12]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][12]~q\);

-- Location: FF_X69_Y33_N5
\Unit1|U2|tmp_rf[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux3~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][12]~q\);

-- Location: LCCOMB_X69_Y33_N4
\Unit1|U2|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[6][12]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[6][12]~q\,
	datac => \Unit1|U2|tmp_rf[4][12]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux3~2_combout\);

-- Location: LCCOMB_X70_Y30_N2
\Unit1|U2|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux3~2_combout\ & ((\Unit1|U2|tmp_rf[7][12]~q\))) # (!\Unit1|U2|Mux3~2_combout\ & (\Unit1|U2|tmp_rf[5][12]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[5][12]~q\,
	datac => \Unit1|U2|Mux3~2_combout\,
	datad => \Unit1|U2|tmp_rf[7][12]~q\,
	combout => \Unit1|U2|Mux3~3_combout\);

-- Location: LCCOMB_X70_Y30_N4
\Unit1|U2|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux3~3_combout\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux3~5_combout\,
	datad => \Unit1|U2|Mux3~3_combout\,
	combout => \Unit1|U2|Mux3~6_combout\);

-- Location: LCCOMB_X65_Y29_N26
\Unit1|U2|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[14][12]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[12][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[14][12]~q\,
	datac => \Unit1|U2|tmp_rf[12][12]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux3~7_combout\);

-- Location: LCCOMB_X70_Y29_N6
\Unit1|U2|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~8_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux3~7_combout\ & ((\Unit1|U2|tmp_rf[15][12]~q\))) # (!\Unit1|U2|Mux3~7_combout\ & (\Unit1|U2|tmp_rf[13][12]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][12]~q\,
	datab => \Unit1|U2|tmp_rf[15][12]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|Mux3~7_combout\,
	combout => \Unit1|U2|Mux3~8_combout\);

-- Location: LCCOMB_X69_Y29_N22
\Unit1|U2|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux3~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux3~6_combout\ & ((\Unit1|U2|Mux3~8_combout\))) # (!\Unit1|U2|Mux3~6_combout\ & (\Unit1|U2|Mux3~1_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux3~1_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|Mux3~6_combout\,
	datad => \Unit1|U2|Mux3~8_combout\,
	combout => \Unit1|U2|Mux3~9_combout\);

-- Location: LCCOMB_X70_Y28_N14
\Unit1|U3|mult_result[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(5) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT5\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux1~0clkctrl_outclk\,
	datab => \Unit1|U3|mult_result\(5),
	datad => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT5\,
	combout => \Unit1|U3|mult_result\(5));

-- Location: LCCOMB_X68_Y29_N14
\Unit1|U3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~14_combout\ = \Unit1|U2|RFr2\(4) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U2|RFr2\(4),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~14_combout\);

-- Location: FF_X67_Y27_N15
\Unit1|U2|RFr1[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux12~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X69_Y29_N18
\Unit1|U3|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~5_combout\ = \Unit1|U2|RFr2\(1) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr2\(1),
	datac => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~5_combout\);

-- Location: LCCOMB_X68_Y29_N20
\Unit1|U3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~6_combout\ = ((\Unit1|U2|RFr1[1]~_Duplicate_1_q\ $ (\Unit1|U3|Add0~5_combout\ $ (!\Unit1|U3|Add0~4\)))) # (GND)
-- \Unit1|U3|Add0~7\ = CARRY((\Unit1|U2|RFr1[1]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~5_combout\) # (!\Unit1|U3|Add0~4\))) # (!\Unit1|U2|RFr1[1]~_Duplicate_1_q\ & (\Unit1|U3|Add0~5_combout\ & !\Unit1|U3|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[1]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~5_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~4\,
	combout => \Unit1|U3|Add0~6_combout\,
	cout => \Unit1|U3|Add0~7\);

-- Location: LCCOMB_X68_Y29_N28
\Unit1|U3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~18_combout\ = ((\Unit1|U2|RFr1[5]~_Duplicate_1_q\ $ (\Unit1|U3|Add0~17_combout\ $ (!\Unit1|U3|Add0~16\)))) # (GND)
-- \Unit1|U3|Add0~19\ = CARRY((\Unit1|U2|RFr1[5]~_Duplicate_1_q\ & ((\Unit1|U3|Add0~17_combout\) # (!\Unit1|U3|Add0~16\))) # (!\Unit1|U2|RFr1[5]~_Duplicate_1_q\ & (\Unit1|U3|Add0~17_combout\ & !\Unit1|U3|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[5]~_Duplicate_1_q\,
	datab => \Unit1|U3|Add0~17_combout\,
	datad => VCC,
	cin => \Unit1|U3|Add0~16\,
	combout => \Unit1|U3|Add0~18_combout\,
	cout => \Unit1|U3|Add0~19\);

-- Location: FF_X68_Y29_N9
\Unit1|U2|RFr1[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux10~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X65_Y28_N10
\Unit1|U3|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux22~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (\Unit1|U3|Mux25~0_combout\)) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux25~0_combout\ & (\Unit1|U3|Add0~18_combout\)) # (!\Unit1|U3|Mux25~0_combout\ & 
-- ((\Unit1|U2|RFr1[5]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|Add0~18_combout\,
	datad => \Unit1|U2|RFr1[5]~_Duplicate_1_q\,
	combout => \Unit1|U3|Mux22~0_combout\);

-- Location: LCCOMB_X65_Y28_N28
\Unit1|U3|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux22~1_combout\ = (\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux22~0_combout\ & ((\Unit1|U3|mult_result\(5)))) # (!\Unit1|U3|Mux22~0_combout\ & (\Unit1|U2|RFr2\(5))))) # (!\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U2|RFr2\(5),
	datac => \Unit1|U3|mult_result\(5),
	datad => \Unit1|U3|Mux22~0_combout\,
	combout => \Unit1|U3|Mux22~1_combout\);

-- Location: LCCOMB_X65_Y28_N12
\Unit1|U3|alu_tmp[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(5) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux22~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux33~0clkctrl_outclk\,
	datac => \Unit1|U3|alu_tmp\(5),
	datad => \Unit1|U3|Mux22~1_combout\,
	combout => \Unit1|U3|alu_tmp\(5));

-- Location: LCCOMB_X69_Y32_N6
\Unit1|U1|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux10~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & (((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit0|U0|RFs_ctrl\(1) & (\Unit0|U2|dir_addr\(5))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit1|U3|alu_tmp\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(0),
	datab => \Unit0|U2|dir_addr\(5),
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U3|alu_tmp\(5),
	combout => \Unit1|U1|Mux10~0_combout\);

-- Location: LCCOMB_X69_Y32_N0
\Unit1|U1|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux10~1_combout\ = (\Unit1|U1|Mux10~0_combout\) # ((\Unit0|U0|RFs_ctrl\(0) & \Unit2|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(0),
	datab => \Unit2|data_out\(5),
	datad => \Unit1|U1|Mux10~0_combout\,
	combout => \Unit1|U1|Mux10~1_combout\);

-- Location: FF_X70_Y31_N13
\Unit1|U2|tmp_rf[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][5]~q\);

-- Location: LCCOMB_X70_Y32_N14
\Unit1|U2|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~1_combout\ = (\Unit1|U2|Mux26~0_combout\ & ((\Unit1|U2|tmp_rf[14][5]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit1|U2|Mux26~0_combout\ & (((\Unit1|U2|tmp_rf[6][5]~q\ & \Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux26~0_combout\,
	datab => \Unit1|U2|tmp_rf[14][5]~q\,
	datac => \Unit1|U2|tmp_rf[6][5]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux26~1_combout\);

-- Location: LCCOMB_X70_Y33_N20
\Unit1|U2|tmp_rf[4][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[4][5]~feeder_combout\ = \Unit1|U1|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux10~1_combout\,
	combout => \Unit1|U2|tmp_rf[4][5]~feeder_combout\);

-- Location: FF_X70_Y33_N21
\Unit1|U2|tmp_rf[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[4][5]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][5]~q\);

-- Location: LCCOMB_X68_Y33_N22
\Unit1|U2|tmp_rf[12][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[12][5]~feeder_combout\ = \Unit1|U1|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux10~1_combout\,
	combout => \Unit1|U2|tmp_rf[12][5]~feeder_combout\);

-- Location: FF_X68_Y33_N23
\Unit1|U2|tmp_rf[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[12][5]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][5]~q\);

-- Location: LCCOMB_X72_Y32_N0
\Unit1|U2|tmp_rf[8][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[8][5]~feeder_combout\ = \Unit1|U1|Mux10~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux10~1_combout\,
	combout => \Unit1|U2|tmp_rf[8][5]~feeder_combout\);

-- Location: FF_X72_Y32_N1
\Unit1|U2|tmp_rf[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[8][5]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][5]~q\);

-- Location: LCCOMB_X70_Y33_N0
\Unit1|U2|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|tmp_rf[8][5]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][5]~q\,
	datab => \Unit1|U2|tmp_rf[8][5]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(2),
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux26~4_combout\);

-- Location: LCCOMB_X70_Y33_N14
\Unit1|U2|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux26~4_combout\ & ((\Unit1|U2|tmp_rf[12][5]~q\))) # (!\Unit1|U2|Mux26~4_combout\ & (\Unit1|U2|tmp_rf[4][5]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[4][5]~q\,
	datac => \Unit1|U2|tmp_rf[12][5]~q\,
	datad => \Unit1|U2|Mux26~4_combout\,
	combout => \Unit1|U2|Mux26~5_combout\);

-- Location: FF_X66_Y32_N1
\Unit1|U2|tmp_rf[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][5]~q\);

-- Location: FF_X67_Y32_N1
\Unit1|U2|tmp_rf[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][5]~q\);

-- Location: FF_X69_Y32_N19
\Unit1|U2|tmp_rf[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux10~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][5]~q\);

-- Location: LCCOMB_X69_Y32_N2
\Unit1|U2|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (\Unit0|U0|RFr2a_ctrl\(2))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[5][5]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[1][5]~q\,
	datad => \Unit1|U2|tmp_rf[5][5]~q\,
	combout => \Unit1|U2|Mux26~2_combout\);

-- Location: LCCOMB_X66_Y33_N6
\Unit1|U2|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux26~2_combout\ & (\Unit1|U2|tmp_rf[13][5]~q\)) # (!\Unit1|U2|Mux26~2_combout\ & ((\Unit1|U2|tmp_rf[9][5]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[13][5]~q\,
	datab => \Unit1|U2|tmp_rf[9][5]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|Mux26~2_combout\,
	combout => \Unit1|U2|Mux26~3_combout\);

-- Location: LCCOMB_X72_Y29_N10
\Unit1|U2|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (\Unit0|U0|RFr2a_ctrl\(0))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux26~3_combout\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|Mux26~5_combout\,
	datad => \Unit1|U2|Mux26~3_combout\,
	combout => \Unit1|U2|Mux26~6_combout\);

-- Location: LCCOMB_X72_Y28_N2
\Unit1|U2|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux26~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux26~6_combout\ & (\Unit1|U2|Mux26~8_combout\)) # (!\Unit1|U2|Mux26~6_combout\ & ((\Unit1|U2|Mux26~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux26~8_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|Mux26~1_combout\,
	datad => \Unit1|U2|Mux26~6_combout\,
	combout => \Unit1|U2|Mux26~9_combout\);

-- Location: FF_X72_Y28_N3
\Unit1|U2|RFr2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux26~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(5));

-- Location: LCCOMB_X68_Y29_N0
\Unit1|U3|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~17_combout\ = \Unit1|U2|RFr2\(5) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U2|RFr2\(5),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~17_combout\);

-- Location: LCCOMB_X70_Y28_N28
\Unit1|U3|mult_result[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(6) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT6\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|mult_result\(6),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(6));

-- Location: LCCOMB_X65_Y28_N30
\Unit1|U3|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux23~1_combout\ = (\Unit1|U3|Mux23~0_combout\ & (((\Unit1|U3|mult_result\(6))) # (!\Unit1|U3|Mux25~0_combout\))) # (!\Unit1|U3|Mux23~0_combout\ & (\Unit1|U3|Mux25~0_combout\ & (\Unit1|U3|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux23~0_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|Add0~21_combout\,
	datad => \Unit1|U3|mult_result\(6),
	combout => \Unit1|U3|Mux23~1_combout\);

-- Location: LCCOMB_X65_Y28_N14
\Unit1|U3|alu_tmp[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(6) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux23~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(6),
	datac => \Unit1|U3|Mux23~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(6));

-- Location: LCCOMB_X61_Y28_N24
\Unit2|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector63~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(6)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(6),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit1|U3|alu_tmp\(6),
	combout => \Unit2|Selector63~0_combout\);

-- Location: FF_X61_Y28_N25
\Unit2|write:changeBlock[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector63~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[6]~q\);

-- Location: LCCOMB_X61_Y24_N28
\Unit2|data_to_write[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[6]~feeder_combout\ = \Unit2|write:changeBlock[6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[6]~q\,
	combout => \Unit2|data_to_write[6]~feeder_combout\);

-- Location: FF_X61_Y24_N29
\Unit2|data_to_write[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[6]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(6));

-- Location: LCCOMB_X61_Y28_N14
\Unit2|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector61~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(8))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(8),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(8),
	combout => \Unit2|Selector61~0_combout\);

-- Location: FF_X61_Y28_N15
\Unit2|write:changeBlock[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector61~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[8]~q\);

-- Location: LCCOMB_X60_Y24_N30
\Unit2|data_to_write[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[8]~feeder_combout\ = \Unit2|write:changeBlock[8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[8]~q\,
	combout => \Unit2|data_to_write[8]~feeder_combout\);

-- Location: FF_X60_Y24_N31
\Unit2|data_to_write[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[8]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(8));

-- Location: M9K_X64_Y25_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000814120D08854321D10894522D188D4723D20914924D28954B25D30994D26D389D4F27D40A15128D48A55329D50A9552AD58AD572BD60B1592CD68B55B2DD70B95D2ED78BD5F2FD80",
	mem_init1 => X"C16130D88C56331D90C96532D98CD6733DA0D16934DA8D56B35DB0D96D36DB8DD6F37DC0E17138DC86331184C05F2F174B85B2D164B0572B154A85329144A04F27134984B25124904723114884321104803F1F0F4783B1D0E470371B0D46833190C4602F170B4582B150A4502713094482311084401F0F074381B0D06430170B054281309044200F07034180B050241007030140803010040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FE40412814A40F0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X67_Y28_N16
\Unit1|U3|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux24~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Add0~24_combout\))) # (!\Unit1|U3|Mux25~0_combout\ & 
-- (\Unit1|U2|RFr1[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[7]~_Duplicate_1_q\,
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U3|Add0~24_combout\,
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux24~0_combout\);

-- Location: LCCOMB_X67_Y28_N28
\Unit1|U3|mult_result[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(7) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT7\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|mult_result\(7),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(7));

-- Location: LCCOMB_X67_Y28_N14
\Unit1|U3|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux24~1_combout\ = (\Unit1|U3|Mux24~0_combout\ & (((\Unit1|U3|mult_result\(7)) # (!\Unit1|U3|Mux25~1_combout\)))) # (!\Unit1|U3|Mux24~0_combout\ & (\Unit1|U2|RFr2\(7) & (\Unit1|U3|Mux25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(7),
	datab => \Unit1|U3|Mux24~0_combout\,
	datac => \Unit1|U3|Mux25~1_combout\,
	datad => \Unit1|U3|mult_result\(7),
	combout => \Unit1|U3|Mux24~1_combout\);

-- Location: LCCOMB_X67_Y28_N2
\Unit1|U3|alu_tmp[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(7) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux24~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(7),
	datac => \Unit1|U3|Mux24~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(7));

-- Location: LCCOMB_X60_Y28_N22
\Unit2|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector62~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(7)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(7),
	datac => \Unit1|U3|alu_tmp\(7),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector62~0_combout\);

-- Location: FF_X60_Y28_N23
\Unit2|write:changeBlock[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector62~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[7]~q\);

-- Location: LCCOMB_X60_Y24_N0
\Unit2|data_to_write[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[7]~feeder_combout\ = \Unit2|write:changeBlock[7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[7]~q\,
	combout => \Unit2|data_to_write[7]~feeder_combout\);

-- Location: FF_X60_Y24_N1
\Unit2|data_to_write[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[7]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(7));

-- Location: LCCOMB_X60_Y28_N12
\Unit2|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector64~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(5))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(5),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(5),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector64~0_combout\);

-- Location: FF_X60_Y28_N13
\Unit2|write:changeBlock[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector64~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[5]~q\);

-- Location: LCCOMB_X60_Y24_N2
\Unit2|data_to_write[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[5]~feeder_combout\ = \Unit2|write:changeBlock[5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[5]~q\,
	combout => \Unit2|data_to_write[5]~feeder_combout\);

-- Location: FF_X60_Y24_N3
\Unit2|data_to_write[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[5]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(5));

-- Location: LCCOMB_X61_Y28_N30
\Unit2|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector65~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(4))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(4),
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(4),
	datac => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector65~0_combout\);

-- Location: FF_X61_Y28_N31
\Unit2|write:changeBlock[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector65~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[4]~q\);

-- Location: LCCOMB_X61_Y24_N30
\Unit2|data_to_write[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[4]~feeder_combout\ = \Unit2|write:changeBlock[4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[4]~q\,
	combout => \Unit2|data_to_write[4]~feeder_combout\);

-- Location: FF_X61_Y24_N31
\Unit2|data_to_write[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[4]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(4));

-- Location: LCCOMB_X61_Y28_N2
\Unit2|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector67~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(2))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(2),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(2),
	combout => \Unit2|Selector67~0_combout\);

-- Location: FF_X61_Y28_N3
\Unit2|write:changeBlock[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector67~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[2]~q\);

-- Location: LCCOMB_X60_Y24_N24
\Unit2|data_to_write[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[2]~feeder_combout\ = \Unit2|write:changeBlock[2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[2]~q\,
	combout => \Unit2|data_to_write[2]~feeder_combout\);

-- Location: FF_X60_Y24_N25
\Unit2|data_to_write[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[2]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(2));

-- Location: LCCOMB_X61_Y28_N20
\Unit2|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector68~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(1))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(1),
	datab => \Unit2|write:state.Update_Block~q\,
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(1),
	combout => \Unit2|Selector68~0_combout\);

-- Location: FF_X61_Y28_N21
\Unit2|write:changeBlock[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector68~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[1]~q\);

-- Location: LCCOMB_X61_Y24_N22
\Unit2|data_to_write[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[1]~feeder_combout\ = \Unit2|write:changeBlock[1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[1]~q\,
	combout => \Unit2|data_to_write[1]~feeder_combout\);

-- Location: FF_X61_Y24_N23
\Unit2|data_to_write[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[1]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(1));

-- Location: LCCOMB_X61_Y28_N22
\Unit2|tmp_cache~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~66_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(6))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(6),
	datad => \Unit1|U3|alu_tmp\(6),
	combout => \Unit2|tmp_cache~66_combout\);

-- Location: LCCOMB_X61_Y29_N18
\Unit2|tmp_cache[0][1].words[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][6]~feeder_combout\ = \Unit2|tmp_cache~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~66_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][6]~feeder_combout\);

-- Location: FF_X61_Y29_N19
\Unit2|tmp_cache[0][1].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][6]~q\);

-- Location: LCCOMB_X62_Y28_N16
\Unit2|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector15~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(6))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(6),
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(54),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector15~0_combout\);

-- Location: LCCOMB_X65_Y24_N24
\Unit2|write:changeBlock[48]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[48]~2_combout\ = (\Unit2|Selector3~0_combout\) # ((!\Unit0|U3|Mux14~1_combout\ & (\Unit2|write:state.Update_Block~q\ & !\Unit0|U3|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|Selector3~0_combout\,
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|write:changeBlock[48]~2_combout\);

-- Location: LCCOMB_X65_Y24_N6
\Unit2|write:changeBlock[48]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[48]~3_combout\ = (!\Unit0|U0|Mre_ctrl~q\ & (\Unit0|U0|Mwe_ctrl~q\ & \Unit2|write:changeBlock[48]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Mre_ctrl~q\,
	datac => \Unit0|U0|Mwe_ctrl~q\,
	datad => \Unit2|write:changeBlock[48]~2_combout\,
	combout => \Unit2|write:changeBlock[48]~3_combout\);

-- Location: FF_X62_Y28_N17
\Unit2|write:changeBlock[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector15~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[54]~q\);

-- Location: LCCOMB_X63_Y24_N8
\Unit2|data_to_write[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[54]~feeder_combout\ = \Unit2|write:changeBlock[54]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[54]~q\,
	combout => \Unit2|data_to_write[54]~feeder_combout\);

-- Location: FF_X63_Y24_N9
\Unit2|data_to_write[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[54]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(54));

-- Location: LCCOMB_X62_Y28_N30
\Unit2|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector14~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(7)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(55),
	datac => \Unit1|U3|alu_tmp\(7),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector14~0_combout\);

-- Location: FF_X62_Y28_N31
\Unit2|write:changeBlock[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector14~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[55]~q\);

-- Location: LCCOMB_X63_Y24_N22
\Unit2|data_to_write[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[55]~feeder_combout\ = \Unit2|write:changeBlock[55]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[55]~q\,
	combout => \Unit2|data_to_write[55]~feeder_combout\);

-- Location: FF_X63_Y24_N23
\Unit2|data_to_write[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[55]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(55));

-- Location: LCCOMB_X57_Y28_N16
\Unit2|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector13~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(8)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(56),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit1|U3|alu_tmp\(8),
	combout => \Unit2|Selector13~0_combout\);

-- Location: FF_X57_Y28_N17
\Unit2|write:changeBlock[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector13~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[56]~q\);

-- Location: LCCOMB_X61_Y24_N6
\Unit2|data_to_write[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[56]~feeder_combout\ = \Unit2|write:changeBlock[56]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[56]~q\,
	combout => \Unit2|data_to_write[56]~feeder_combout\);

-- Location: FF_X61_Y24_N7
\Unit2|data_to_write[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[56]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(56));

-- Location: LCCOMB_X57_Y28_N20
\Unit2|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector9~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(12)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(60),
	datab => \Unit2|write:state.Update_Block~q\,
	datad => \Unit1|U3|alu_tmp\(12),
	combout => \Unit2|Selector9~0_combout\);

-- Location: FF_X57_Y28_N21
\Unit2|write:changeBlock[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector9~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[60]~q\);

-- Location: LCCOMB_X60_Y24_N14
\Unit2|data_to_write[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[60]~feeder_combout\ = \Unit2|write:changeBlock[60]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[60]~q\,
	combout => \Unit2|data_to_write[60]~feeder_combout\);

-- Location: FF_X60_Y24_N15
\Unit2|data_to_write[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[60]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(60));

-- Location: LCCOMB_X57_Y28_N0
\Unit2|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector7~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(14)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(62),
	datab => \Unit1|U3|alu_tmp\(14),
	datac => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector7~0_combout\);

-- Location: FF_X57_Y28_N1
\Unit2|write:changeBlock[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector7~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[62]~q\);

-- Location: LCCOMB_X60_Y24_N8
\Unit2|data_to_write[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[62]~feeder_combout\ = \Unit2|write:changeBlock[62]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[62]~q\,
	combout => \Unit2|data_to_write[62]~feeder_combout\);

-- Location: FF_X60_Y24_N9
\Unit2|data_to_write[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[62]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(62));

-- Location: M9K_X64_Y28_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080402010080402010080402010080402020100804020100804020100804020100804030180C06030180C06030180C06030180C060402",
	mem_init1 => X"0100804020100804020100804020100805028140A05028140A05028140A05028140A06030180C06030180C06028140A05028140A05028140A05028140A050201008040201008040201008040201008040180C06030180C06030180C06030180C06030100804020100804020100804020100804020080402010080402010080402010080402010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000956322B5D94C5226C0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 54,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N6
\Unit2|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector8~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(13)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(61),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit1|U3|alu_tmp\(13),
	combout => \Unit2|Selector8~0_combout\);

-- Location: FF_X57_Y28_N7
\Unit2|write:changeBlock[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector8~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[61]~q\);

-- Location: LCCOMB_X61_Y24_N4
\Unit2|data_to_write[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[61]~feeder_combout\ = \Unit2|write:changeBlock[61]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[61]~q\,
	combout => \Unit2|data_to_write[61]~feeder_combout\);

-- Location: FF_X61_Y24_N5
\Unit2|data_to_write[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[61]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(61));

-- Location: LCCOMB_X57_Y28_N10
\Unit2|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector10~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(11))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(11),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(59),
	combout => \Unit2|Selector10~0_combout\);

-- Location: FF_X57_Y28_N11
\Unit2|write:changeBlock[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector10~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[59]~q\);

-- Location: LCCOMB_X60_Y24_N12
\Unit2|data_to_write[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[59]~feeder_combout\ = \Unit2|write:changeBlock[59]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[59]~q\,
	combout => \Unit2|data_to_write[59]~feeder_combout\);

-- Location: FF_X60_Y24_N13
\Unit2|data_to_write[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[59]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(59));

-- Location: LCCOMB_X57_Y28_N12
\Unit2|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector11~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(10))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(10),
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(58),
	datac => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector11~0_combout\);

-- Location: FF_X57_Y28_N13
\Unit2|write:changeBlock[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector11~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[58]~q\);

-- Location: LCCOMB_X61_Y24_N10
\Unit2|data_to_write[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[58]~feeder_combout\ = \Unit2|write:changeBlock[58]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[58]~q\,
	combout => \Unit2|data_to_write[58]~feeder_combout\);

-- Location: FF_X61_Y24_N11
\Unit2|data_to_write[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[58]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(58));

-- Location: LCCOMB_X57_Y28_N30
\Unit2|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector12~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(9))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(9),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(57),
	combout => \Unit2|Selector12~0_combout\);

-- Location: FF_X57_Y28_N31
\Unit2|write:changeBlock[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector12~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[57]~q\);

-- Location: LCCOMB_X61_Y24_N12
\Unit2|data_to_write[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[57]~feeder_combout\ = \Unit2|write:changeBlock[57]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[57]~q\,
	combout => \Unit2|data_to_write[57]~feeder_combout\);

-- Location: FF_X61_Y24_N13
\Unit2|data_to_write[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[57]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(57));

-- Location: LCCOMB_X62_Y28_N0
\Unit2|tmp_cache~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~18_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(54))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(54),
	datad => \Unit1|U3|alu_tmp\(6),
	combout => \Unit2|tmp_cache~18_combout\);

-- Location: LCCOMB_X69_Y29_N20
\Unit1|U2|RFr1[1]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[1]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux14~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U2|Mux14~9_combout\,
	combout => \Unit1|U2|RFr1[1]~_Duplicate_1feeder_combout\);

-- Location: FF_X69_Y29_N21
\Unit1|U2|RFr1[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[1]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X63_Y27_N20
\Unit0|U3|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux14~0_combout\ = (\Unit0|U0|Ms_ctrl\(1) & (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit1|U2|RFr1[1]~_Duplicate_1_q\)))) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U0|Ms_ctrl\(0)) # ((\Unit0|U1|tmp_PC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(1),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U1|tmp_PC\(1),
	datad => \Unit1|U2|RFr1[1]~_Duplicate_1_q\,
	combout => \Unit0|U3|Mux14~0_combout\);

-- Location: LCCOMB_X63_Y27_N30
\Unit0|U3|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux14~1_combout\ = (\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U3|Mux14~0_combout\ & (\Unit0|U2|IRout\(9))) # (!\Unit0|U3|Mux14~0_combout\ & ((\Unit0|U2|dir_addr\(1)))))) # (!\Unit0|U0|Ms_ctrl\(0) & (((\Unit0|U3|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(9),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U2|dir_addr\(1),
	datad => \Unit0|U3|Mux14~0_combout\,
	combout => \Unit0|U3|Mux14~1_combout\);

-- Location: LCCOMB_X66_Y26_N20
\Unit2|tmp_cache[0][0].words[0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[0][0]~0_combout\ = (\Unit2|write_replace~q\ & (!\Unit0|U3|Mux15~1_combout\ & !\Unit0|U3|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write_replace~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\);

-- Location: LCCOMB_X59_Y26_N20
\Unit2|tmp_cache[0][1].words[0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[0][0]~1_combout\ = (\Unit2|tmp_cache[0][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~1_combout\ & \Unit2|tmp_cache[0][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tmp_cache[0][1].words[3][0]~0_combout\,
	datac => \Unit2|tag~1_combout\,
	datad => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	combout => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\);

-- Location: FF_X60_Y29_N1
\Unit2|tmp_cache[0][1].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~18_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][6]~q\);

-- Location: LCCOMB_X60_Y29_N0
\Unit2|data_out~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~174_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][1].words[1][6]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[0][6]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][6]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[0][6]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~174_combout\);

-- Location: LCCOMB_X61_Y29_N26
\Unit2|data_out~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~175_combout\ = (\Unit2|data_out~174_combout\ & (((\Unit2|tmp_cache[0][1].words[3][6]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~174_combout\ & (\Unit2|tmp_cache[0][1].words[2][6]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[2][6]~q\,
	datab => \Unit2|tmp_cache[0][1].words[3][6]~q\,
	datac => \Unit2|data_out~174_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~175_combout\);

-- Location: LCCOMB_X59_Y26_N4
\Unit2|tmp_cache[3][0].words[0][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][0]~0_combout\ = (\Unit0|U3|Mux12~1_combout\ & (!\Unit2|write_line\(0) & \Unit0|U3|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|write_line\(0),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][0]~0_combout\);

-- Location: LCCOMB_X60_Y26_N28
\Unit2|data_out[9]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~363_combout\ = (!\Unit0|U3|Mux12~1_combout\) # (!\Unit0|U3|Mux13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|data_out[9]~363_combout\);

-- Location: LCCOMB_X60_Y26_N2
\Unit2|tmp_cache[3][0].words[3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[3][0]~1_combout\ = (!\cpu_rst~input_o\ & (((!\Unit2|read_line\(0) & !\Unit2|data_out[9]~363_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_line\(0),
	datab => \cpu_rst~input_o\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|data_out[9]~363_combout\,
	combout => \Unit2|tmp_cache[3][0].words[3][0]~1_combout\);

-- Location: LCCOMB_X60_Y26_N8
\Unit2|tmp_cache[3][0].words[0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][0]~2_combout\ = (\Unit2|tmp_cache[3][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[0][0]~0_combout\ & \Unit2|tmp_cache[3][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	datab => \Unit2|tmp_cache[3][0].words[0][0]~0_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[3][0].words[3][0]~1_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\);

-- Location: FF_X61_Y26_N1
\Unit2|tmp_cache[3][0].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~18_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][6]~q\);

-- Location: LCCOMB_X61_Y26_N0
\Unit2|data_out~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~171_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][0].words[2][6]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][0].words[0][6]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[2][6]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[0][6]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~171_combout\);

-- Location: LCCOMB_X60_Y26_N22
\Unit2|tmp_cache[3][0].words[3][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[3][0]~5_combout\ = (\Unit2|tmp_cache[3][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[3][0]~7_combout\ & \Unit2|tmp_cache[3][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	datab => \Unit2|tmp_cache[3][0].words[0][0]~0_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[3][0].words[3][0]~1_combout\,
	combout => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\);

-- Location: FF_X61_Y26_N5
\Unit2|tmp_cache[3][0].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~66_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][6]~q\);

-- Location: LCCOMB_X61_Y26_N4
\Unit2|data_out~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~172_combout\ = (\Unit2|data_out~171_combout\ & (((\Unit2|tmp_cache[3][0].words[3][6]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~171_combout\ & (\Unit2|tmp_cache[3][0].words[1][6]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[1][6]~q\,
	datab => \Unit2|data_out~171_combout\,
	datac => \Unit2|tmp_cache[3][0].words[3][6]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~172_combout\);

-- Location: LCCOMB_X67_Y26_N8
\Unit2|tag~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tag~4_combout\ = (!\Unit0|U3|Mux13~1_combout\ & (\Unit0|U3|Mux12~1_combout\ & \Unit2|write_line\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|write_line\(0),
	combout => \Unit2|tag~4_combout\);

-- Location: LCCOMB_X67_Y26_N26
\Unit2|tmp_cache[2][1].words[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[3][0]~0_combout\ = (!\cpu_rst~input_o\ & (((\Unit2|read_line\(0) & \Unit2|data_out[9]~362_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \cpu_rst~input_o\,
	datac => \Unit2|read_line\(0),
	datad => \Unit2|data_out[9]~362_combout\,
	combout => \Unit2|tmp_cache[2][1].words[3][0]~0_combout\);

-- Location: LCCOMB_X67_Y26_N0
\Unit2|tmp_cache[2][1].words[0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[0][0]~3_combout\ = (\Unit2|tmp_cache[2][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~4_combout\ & \Unit2|tmp_cache[0][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tag~4_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][0]~0_combout\,
	datad => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	combout => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\);

-- Location: FF_X61_Y27_N25
\Unit2|tmp_cache[2][1].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~18_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][6]~q\);

-- Location: LCCOMB_X61_Y27_N24
\Unit2|data_out~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~163_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][6]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][6]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][6]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][6]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~163_combout\);

-- Location: LCCOMB_X60_Y27_N18
\Unit2|tmp_cache[2][1].words[3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[3][0]~4_combout\ = (\Unit2|tmp_cache[2][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[3][0]~7_combout\ & \Unit2|tag~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|tag~4_combout\,
	datad => \Unit2|tmp_cache[2][1].words[3][0]~0_combout\,
	combout => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\);

-- Location: FF_X62_Y29_N31
\Unit2|tmp_cache[2][1].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~66_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][6]~q\);

-- Location: LCCOMB_X63_Y30_N4
\Unit2|tmp_cache~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~34_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(38))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(38),
	datac => \Unit1|U3|alu_tmp\(6),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~34_combout\);

-- Location: LCCOMB_X62_Y29_N20
\Unit2|tmp_cache[2][1].words[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][6]~feeder_combout\ = \Unit2|tmp_cache~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~34_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][6]~feeder_combout\);

-- Location: LCCOMB_X60_Y27_N30
\Unit2|tmp_cache[2][1].words[1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][0]~1_combout\ = (\Unit2|tmp_cache[2][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[1][0]~3_combout\ & \Unit2|tag~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|tag~4_combout\,
	datad => \Unit2|tmp_cache[2][1].words[3][0]~0_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\);

-- Location: FF_X62_Y29_N21
\Unit2|tmp_cache[2][1].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][6]~q\);

-- Location: LCCOMB_X62_Y29_N30
\Unit2|data_out~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~164_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~163_combout\ & (\Unit2|tmp_cache[2][1].words[3][6]~q\)) # (!\Unit2|data_out~163_combout\ & ((\Unit2|tmp_cache[2][1].words[1][6]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|data_out~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|data_out~163_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][6]~q\,
	datad => \Unit2|tmp_cache[2][1].words[1][6]~q\,
	combout => \Unit2|data_out~164_combout\);

-- Location: LCCOMB_X62_Y27_N18
\Unit2|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector51~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(2)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(18),
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit1|U3|alu_tmp\(2),
	combout => \Unit2|Selector51~0_combout\);

-- Location: LCCOMB_X65_Y24_N18
\Unit2|write:changeBlock[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[16]~2_combout\ = (\Unit2|Selector3~0_combout\) # ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|write:state.Update_Block~q\ & !\Unit0|U3|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|Selector3~0_combout\,
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|write:changeBlock[16]~2_combout\);

-- Location: LCCOMB_X65_Y24_N12
\Unit2|write:changeBlock[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[16]~3_combout\ = (!\Unit0|U0|Mre_ctrl~q\ & (\Unit0|U0|Mwe_ctrl~q\ & \Unit2|write:changeBlock[16]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Mre_ctrl~q\,
	datac => \Unit0|U0|Mwe_ctrl~q\,
	datad => \Unit2|write:changeBlock[16]~2_combout\,
	combout => \Unit2|write:changeBlock[16]~3_combout\);

-- Location: FF_X62_Y27_N19
\Unit2|write:changeBlock[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector51~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[18]~q\);

-- Location: LCCOMB_X63_Y23_N22
\Unit2|data_to_write[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[18]~feeder_combout\ = \Unit2|write:changeBlock[18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[18]~q\,
	combout => \Unit2|data_to_write[18]~feeder_combout\);

-- Location: FF_X63_Y23_N23
\Unit2|data_to_write[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[18]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(18));

-- Location: LCCOMB_X62_Y27_N0
\Unit2|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector50~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(3)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(19),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit1|U3|alu_tmp\(3),
	combout => \Unit2|Selector50~0_combout\);

-- Location: FF_X62_Y27_N1
\Unit2|write:changeBlock[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector50~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[19]~q\);

-- Location: LCCOMB_X63_Y23_N24
\Unit2|data_to_write[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[19]~feeder_combout\ = \Unit2|write:changeBlock[19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[19]~q\,
	combout => \Unit2|data_to_write[19]~feeder_combout\);

-- Location: FF_X63_Y23_N25
\Unit2|data_to_write[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[19]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(19));

-- Location: LCCOMB_X62_Y27_N8
\Unit2|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector48~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(5)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(21),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit1|U3|alu_tmp\(5),
	combout => \Unit2|Selector48~0_combout\);

-- Location: FF_X62_Y27_N9
\Unit2|write:changeBlock[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector48~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[21]~q\);

-- Location: LCCOMB_X63_Y23_N12
\Unit2|data_to_write[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[21]~feeder_combout\ = \Unit2|write:changeBlock[21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[21]~q\,
	combout => \Unit2|data_to_write[21]~feeder_combout\);

-- Location: FF_X63_Y23_N13
\Unit2|data_to_write[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[21]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(21));

-- Location: LCCOMB_X62_Y27_N14
\Unit2|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector47~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(6))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(6),
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(22),
	combout => \Unit2|Selector47~0_combout\);

-- Location: FF_X62_Y27_N15
\Unit2|write:changeBlock[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector47~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[22]~q\);

-- Location: LCCOMB_X63_Y23_N30
\Unit2|data_to_write[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[22]~feeder_combout\ = \Unit2|write:changeBlock[22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[22]~q\,
	combout => \Unit2|data_to_write[22]~feeder_combout\);

-- Location: FF_X63_Y23_N31
\Unit2|data_to_write[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[22]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(22));

-- Location: M9K_X64_Y27_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040403020140C0704024140B060341C0F0804424130A0542C170C064341B0E0743C1F100844423120944C27140A4542B160B45C2F180C464331A0D46C371C0E4743B1E0F47C3F20",
	mem_init1 => X"1048443221148C4724124944B261349C4F28144A4532A154AC572C164B45B2E174BC5F30184C46331988C2602F978BA5C2D968B2582B958AA5429948A250279389A4C259289248239188A442190882401F8F87A3C1D8E872381B8D86A34198C86230178B85A2C158A85228138984A241188842200F8783A1C0D86832180B8582A14098482210078381A0C058281208038180A040180802000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033FC06CCE8541113E",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y27_N4
\Unit2|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector43~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(10)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(26),
	datad => \Unit1|U3|alu_tmp\(10),
	combout => \Unit2|Selector43~0_combout\);

-- Location: FF_X62_Y27_N5
\Unit2|write:changeBlock[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector43~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[26]~q\);

-- Location: LCCOMB_X63_Y23_N16
\Unit2|data_to_write[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[26]~feeder_combout\ = \Unit2|write:changeBlock[26]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[26]~q\,
	combout => \Unit2|data_to_write[26]~feeder_combout\);

-- Location: FF_X63_Y23_N17
\Unit2|data_to_write[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[26]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(26));

-- Location: LCCOMB_X68_Y28_N20
\Unit1|U3|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux26~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Add0~30_combout\))) # (!\Unit1|U3|Mux25~0_combout\ & 
-- (\Unit1|U2|RFr1[9]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[9]~_Duplicate_1_q\,
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U3|Add0~30_combout\,
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux26~0_combout\);

-- Location: LCCOMB_X69_Y28_N8
\Unit1|U3|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux26~1_combout\ = (\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux26~0_combout\ & (\Unit1|U3|mult_result\(9))) # (!\Unit1|U3|Mux26~0_combout\ & ((\Unit1|U2|RFr2\(9)))))) # (!\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|mult_result\(9),
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U2|RFr2\(9),
	datad => \Unit1|U3|Mux26~0_combout\,
	combout => \Unit1|U3|Mux26~1_combout\);

-- Location: LCCOMB_X69_Y28_N14
\Unit1|U3|alu_tmp[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(9) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux26~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(9),
	datac => \Unit1|U3|Mux26~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(9));

-- Location: LCCOMB_X61_Y24_N26
\Unit2|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector44~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(9)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(25),
	datac => \Unit1|U3|alu_tmp\(9),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector44~0_combout\);

-- Location: FF_X61_Y24_N27
\Unit2|write:changeBlock[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector44~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[25]~q\);

-- Location: FF_X61_Y24_N9
\Unit2|data_to_write[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|write:changeBlock[25]~q\,
	sload => VCC,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(25));

-- Location: LCCOMB_X62_Y27_N30
\Unit2|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector45~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(8)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(24),
	datad => \Unit1|U3|alu_tmp\(8),
	combout => \Unit2|Selector45~0_combout\);

-- Location: FF_X62_Y27_N31
\Unit2|write:changeBlock[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector45~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[24]~q\);

-- Location: LCCOMB_X63_Y23_N14
\Unit2|data_to_write[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[24]~feeder_combout\ = \Unit2|write:changeBlock[24]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[24]~q\,
	combout => \Unit2|data_to_write[24]~feeder_combout\);

-- Location: FF_X63_Y23_N15
\Unit2|data_to_write[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[24]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(24));

-- Location: LCCOMB_X62_Y27_N24
\Unit2|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector46~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(7)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(23),
	datac => \Unit1|U3|alu_tmp\(7),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector46~0_combout\);

-- Location: FF_X62_Y27_N25
\Unit2|write:changeBlock[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector46~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[23]~q\);

-- Location: LCCOMB_X63_Y23_N0
\Unit2|data_to_write[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[23]~feeder_combout\ = \Unit2|write:changeBlock[23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[23]~q\,
	combout => \Unit2|data_to_write[23]~feeder_combout\);

-- Location: FF_X63_Y23_N1
\Unit2|data_to_write[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[23]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(23));

-- Location: LCCOMB_X62_Y27_N10
\Unit2|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector49~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(4))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(4),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(20),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector49~0_combout\);

-- Location: FF_X62_Y27_N11
\Unit2|write:changeBlock[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector49~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[20]~q\);

-- Location: LCCOMB_X63_Y23_N26
\Unit2|data_to_write[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[20]~feeder_combout\ = \Unit2|write:changeBlock[20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[20]~q\,
	combout => \Unit2|data_to_write[20]~feeder_combout\);

-- Location: FF_X63_Y23_N27
\Unit2|data_to_write[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[20]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(20));

-- Location: LCCOMB_X62_Y27_N20
\Unit2|tmp_cache~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~50_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(22))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(22),
	datac => \Unit1|U3|alu_tmp\(6),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~50_combout\);

-- Location: LCCOMB_X59_Y27_N28
\Unit2|tmp_cache[1][1].words[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][6]~feeder_combout\ = \Unit2|tmp_cache~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~50_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][6]~feeder_combout\);

-- Location: LCCOMB_X60_Y26_N26
\Unit2|tag~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tag~6_combout\ = (\Unit0|U3|Mux13~1_combout\ & (\Unit2|write_line\(0) & !\Unit0|U3|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|write_line\(0),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|tag~6_combout\);

-- Location: LCCOMB_X66_Y24_N22
\Unit2|tmp_cache[1][1].words[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][0]~0_combout\ = (!\cpu_rst~input_o\ & (((\Unit2|read_line\(0) & \Unit2|data_out[9]~361_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|read_line\(0),
	datac => \cpu_rst~input_o\,
	datad => \Unit2|data_out[9]~361_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][0]~0_combout\);

-- Location: LCCOMB_X59_Y26_N8
\Unit2|tmp_cache[1][1].words[2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][0]~1_combout\ = (\Unit2|tmp_cache[1][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~6_combout\ & \Unit2|tmp_cache[0][0].words[2][0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tag~6_combout\,
	datac => \Unit2|tmp_cache[1][1].words[3][0]~0_combout\,
	datad => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\);

-- Location: FF_X59_Y27_N29
\Unit2|tmp_cache[1][1].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][6]~q\);

-- Location: LCCOMB_X59_Y26_N26
\Unit2|tmp_cache[1][1].words[3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][0]~4_combout\ = (\Unit2|tmp_cache[1][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~6_combout\ & \Unit2|tmp_cache[0][0].words[3][0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tag~6_combout\,
	datac => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	datad => \Unit2|tmp_cache[1][1].words[3][0]~0_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\);

-- Location: FF_X59_Y26_N15
\Unit2|tmp_cache[1][1].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~66_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][6]~q\);

-- Location: LCCOMB_X59_Y26_N14
\Unit2|data_out~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~169_combout\ = (\Unit2|data_out~168_combout\ & (((\Unit2|tmp_cache[1][1].words[3][6]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~168_combout\ & (\Unit2|tmp_cache[1][1].words[2][6]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~168_combout\,
	datab => \Unit2|tmp_cache[1][1].words[2][6]~q\,
	datac => \Unit2|tmp_cache[1][1].words[3][6]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~169_combout\);

-- Location: LCCOMB_X62_Y30_N0
\Unit2|tmp_cache[3][1].words[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][6]~feeder_combout\ = \Unit2|tmp_cache~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~34_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][6]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N10
\Unit2|tag~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tag~5_combout\ = (\Unit0|U3|Mux12~1_combout\ & (\Unit2|write_line\(0) & \Unit0|U3|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit2|write_line\(0),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|tag~5_combout\);

-- Location: LCCOMB_X62_Y26_N12
\Unit2|tmp_cache[3][1].words[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][0]~0_combout\ = (!\cpu_rst~input_o\ & (((\Unit2|read_line\(0) & !\Unit2|data_out[9]~363_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_line\(0),
	datab => \cpu_rst~input_o\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|data_out[9]~363_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][0]~0_combout\);

-- Location: LCCOMB_X62_Y26_N14
\Unit2|tmp_cache[3][1].words[1][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][0]~1_combout\ = (\Unit2|tmp_cache[3][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[1][0]~3_combout\ & \Unit2|tag~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datab => \Unit2|tag~5_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[3][1].words[3][0]~0_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\);

-- Location: FF_X62_Y30_N1
\Unit2|tmp_cache[3][1].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][6]~q\);

-- Location: LCCOMB_X62_Y26_N24
\Unit2|tmp_cache[3][1].words[3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][0]~4_combout\ = (\Unit2|tmp_cache[3][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~5_combout\ & \Unit2|tmp_cache[0][0].words[3][0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[3][0]~0_combout\,
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|tag~5_combout\,
	datad => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\);

-- Location: FF_X62_Y30_N27
\Unit2|tmp_cache[3][1].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~66_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][6]~q\);

-- Location: LCCOMB_X63_Y27_N24
\Unit2|tmp_cache[3][1].words[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][6]~feeder_combout\ = \Unit2|tmp_cache~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~50_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][6]~feeder_combout\);

-- Location: LCCOMB_X62_Y26_N8
\Unit2|tmp_cache[3][1].words[2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][0]~2_combout\ = (\Unit2|tmp_cache[3][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~5_combout\ & \Unit2|tmp_cache[0][0].words[2][0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[3][0]~0_combout\,
	datab => \Unit2|tag~5_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\);

-- Location: FF_X63_Y27_N25
\Unit2|tmp_cache[3][1].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][6]~q\);

-- Location: LCCOMB_X62_Y26_N2
\Unit2|tmp_cache[3][1].words[0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[0][0]~3_combout\ = (\Unit2|tmp_cache[3][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[0][0]~0_combout\ & \Unit2|tag~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	datac => \Unit2|tag~5_combout\,
	datad => \Unit2|tmp_cache[3][1].words[3][0]~0_combout\,
	combout => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\);

-- Location: FF_X63_Y27_N19
\Unit2|tmp_cache[3][1].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~18_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][6]~q\);

-- Location: LCCOMB_X63_Y27_N18
\Unit2|data_out~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~165_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][1].words[2][6]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][1].words[0][6]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][6]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][6]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~165_combout\);

-- Location: LCCOMB_X62_Y30_N26
\Unit2|data_out~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~166_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~165_combout\ & ((\Unit2|tmp_cache[3][1].words[3][6]~q\))) # (!\Unit2|data_out~165_combout\ & (\Unit2|tmp_cache[3][1].words[1][6]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[1][6]~q\,
	datac => \Unit2|tmp_cache[3][1].words[3][6]~q\,
	datad => \Unit2|data_out~165_combout\,
	combout => \Unit2|data_out~166_combout\);

-- Location: LCCOMB_X65_Y26_N16
\Unit2|data_out~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~167_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~166_combout\))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (\Unit2|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~38_combout\,
	datab => \Unit2|data_out\(6),
	datac => \Unit2|data_out[9]~43_combout\,
	datad => \Unit2|data_out~166_combout\,
	combout => \Unit2|data_out~167_combout\);

-- Location: LCCOMB_X65_Y26_N26
\Unit2|data_out~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~170_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~167_combout\ & ((\Unit2|data_out~169_combout\))) # (!\Unit2|data_out~167_combout\ & (\Unit2|data_out~164_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~38_combout\,
	datab => \Unit2|data_out~164_combout\,
	datac => \Unit2|data_out~169_combout\,
	datad => \Unit2|data_out~167_combout\,
	combout => \Unit2|data_out~170_combout\);

-- Location: LCCOMB_X65_Y26_N28
\Unit2|data_out~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~173_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out~170_combout\) # (\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & (\Unit2|data_out~172_combout\ & ((!\Unit2|data_out[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~31_combout\,
	datab => \Unit2|data_out~172_combout\,
	datac => \Unit2|data_out~170_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~173_combout\);

-- Location: LCCOMB_X65_Y26_N10
\Unit2|data_out~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~176_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~173_combout\ & ((\Unit2|data_out~175_combout\))) # (!\Unit2|data_out~173_combout\ & (\Unit2|data_out~162_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~162_combout\,
	datab => \Unit2|data_out~175_combout\,
	datac => \Unit2|data_out[9]~34_combout\,
	datad => \Unit2|data_out~173_combout\,
	combout => \Unit2|data_out~176_combout\);

-- Location: LCCOMB_X65_Y26_N18
\Unit2|data_out[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[6]~6_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~178_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~178_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~176_combout\,
	combout => \Unit2|data_out[6]~6_combout\);

-- Location: LCCOMB_X59_Y26_N22
\Unit2|tag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tag~0_combout\ = (!\Unit0|U3|Mux12~1_combout\ & (!\Unit2|write_line\(0) & !\Unit0|U3|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|write_line\(0),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|tag~0_combout\);

-- Location: LCCOMB_X60_Y26_N18
\Unit2|tmp_cache[0][0].words[3][0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[3][0]~8_combout\ = (\Unit2|tmp_cache[0][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~0_combout\ & \Unit2|tmp_cache[0][0].words[3][0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][0]~1_combout\,
	datab => \Unit2|tag~0_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	combout => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\);

-- Location: FF_X61_Y28_N23
\Unit2|tmp_cache[0][0].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~66_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][6]~q\);

-- Location: LCCOMB_X66_Y24_N10
\Unit2|tmp_cache[0][0].words[3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[3][0]~1_combout\ = (!\cpu_rst~input_o\ & (((!\Unit2|read_line\(0) & \Unit2|Decoder1~0_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|read_line\(0),
	datac => \cpu_rst~input_o\,
	datad => \Unit2|Decoder1~0_combout\,
	combout => \Unit2|tmp_cache[0][0].words[3][0]~1_combout\);

-- Location: LCCOMB_X59_Y27_N4
\Unit2|tmp_cache[0][0].words[2][0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[2][0]~6_combout\ = (\Unit2|tmp_cache[0][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~0_combout\ & \Unit2|tmp_cache[0][0].words[2][0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tag~0_combout\,
	datac => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	datad => \Unit2|tmp_cache[0][0].words[3][0]~1_combout\,
	combout => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\);

-- Location: FF_X62_Y27_N21
\Unit2|tmp_cache[0][0].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~50_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][6]~q\);

-- Location: LCCOMB_X65_Y26_N30
\Unit2|data_out~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~180_combout\ = (\Unit2|data_out~179_combout\ & ((\Unit2|tmp_cache[0][0].words[3][6]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~179_combout\ & (((\Unit2|tmp_cache[0][0].words[2][6]~q\ & \Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~179_combout\,
	datab => \Unit2|tmp_cache[0][0].words[3][6]~q\,
	datac => \Unit2|tmp_cache[0][0].words[2][6]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~180_combout\);

-- Location: LCCOMB_X66_Y25_N4
\Unit2|data_out[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~26_combout\ = (\Unit2|Decoder1~0_combout\ & ((\Unit2|Equal2~4_combout\) # ((\Unit2|read:state.Output_data~q\ & \Unit2|Mux239~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Decoder1~0_combout\,
	datab => \Unit2|read:state.Output_data~q\,
	datac => \Unit2|Mux239~1_combout\,
	datad => \Unit2|Equal2~4_combout\,
	combout => \Unit2|data_out[9]~26_combout\);

-- Location: LCCOMB_X65_Y25_N2
\Unit2|data_out[9]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~60_combout\ = (!\Unit2|Equal2~4_combout\ & (!\Unit2|data_out[9]~30_combout\ & (\Unit2|read:state.Output_data~q\ & !\Unit2|data_out[9]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal2~4_combout\,
	datab => \Unit2|data_out[9]~30_combout\,
	datac => \Unit2|read:state.Output_data~q\,
	datad => \Unit2|data_out[9]~26_combout\,
	combout => \Unit2|data_out[9]~60_combout\);

-- Location: LCCOMB_X65_Y25_N0
\Unit2|data_out[9]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~365_combout\ = (!\Unit0|U3|Mux12~1_combout\ & (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|data_out[9]~60_combout\) # (\Unit2|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit2|data_out[9]~60_combout\,
	datac => \Unit0|U3|Mux13~1_combout\,
	datad => \Unit2|Equal1~4_combout\,
	combout => \Unit2|data_out[9]~365_combout\);

-- Location: FF_X65_Y26_N19
\Unit2|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[6]~6_combout\,
	asdata => \Unit2|data_out~180_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(6));

-- Location: LCCOMB_X65_Y28_N20
\Unit0|U2|dir_addr[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(6) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(6)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(6),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(6),
	combout => \Unit0|U2|dir_addr\(6));

-- Location: LCCOMB_X67_Y27_N20
\Unit0|U2|dir_addr[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(2) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(2)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(2),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(2),
	combout => \Unit0|U2|dir_addr\(2));

-- Location: LCCOMB_X70_Y27_N16
\Unit0|U0|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector76~0_combout\ = (\Unit0|U0|WideOr64~0_combout\ & (\Unit0|U2|dir_addr\(6))) # (!\Unit0|U0|WideOr64~0_combout\ & ((\Unit0|U2|dir_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(6),
	datac => \Unit0|U2|dir_addr\(2),
	datad => \Unit0|U0|WideOr64~0_combout\,
	combout => \Unit0|U0|Selector76~0_combout\);

-- Location: FF_X70_Y27_N17
\Unit0|U0|RFr2a_ctrl[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector76~0_combout\,
	ena => \Unit0|U0|RFr2a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr2a_ctrl\(2));

-- Location: LCCOMB_X67_Y31_N8
\Unit1|U2|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|tmp_rf[9][11]~q\) # (\Unit0|U0|RFr2a_ctrl\(2))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (\Unit1|U2|tmp_rf[1][11]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[1][11]~q\,
	datac => \Unit1|U2|tmp_rf[9][11]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(2),
	combout => \Unit1|U2|Mux20~0_combout\);

-- Location: FF_X66_Y31_N13
\Unit1|U2|tmp_rf[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][11]~q\);

-- Location: LCCOMB_X66_Y31_N22
\Unit1|U2|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux20~0_combout\ & (\Unit1|U2|tmp_rf[13][11]~q\)) # (!\Unit1|U2|Mux20~0_combout\ & ((\Unit1|U2|tmp_rf[5][11]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[13][11]~q\,
	datac => \Unit1|U2|Mux20~0_combout\,
	datad => \Unit1|U2|tmp_rf[5][11]~q\,
	combout => \Unit1|U2|Mux20~1_combout\);

-- Location: FF_X67_Y33_N17
\Unit1|U2|tmp_rf[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][11]~q\);

-- Location: LCCOMB_X67_Y33_N16
\Unit1|U2|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|tmp_rf[4][11]~q\) # (\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|tmp_rf[0][11]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][11]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[4][11]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(3),
	combout => \Unit1|U2|Mux20~4_combout\);

-- Location: LCCOMB_X68_Y33_N10
\Unit1|U2|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux20~4_combout\ & (\Unit1|U2|tmp_rf[12][11]~q\)) # (!\Unit1|U2|Mux20~4_combout\ & ((\Unit1|U2|tmp_rf[8][11]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[12][11]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux20~4_combout\,
	datad => \Unit1|U2|tmp_rf[8][11]~q\,
	combout => \Unit1|U2|Mux20~5_combout\);

-- Location: LCCOMB_X65_Y31_N10
\Unit1|U2|tmp_rf[6][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[6][11]~feeder_combout\ = \Unit1|U1|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux4~1_combout\,
	combout => \Unit1|U2|tmp_rf[6][11]~feeder_combout\);

-- Location: FF_X65_Y31_N11
\Unit1|U2|tmp_rf[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[6][11]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][11]~q\);

-- Location: FF_X70_Y31_N19
\Unit1|U2|tmp_rf[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][11]~q\);

-- Location: LCCOMB_X66_Y31_N24
\Unit1|U2|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|tmp_rf[6][11]~q\) # ((\Unit0|U0|RFr2a_ctrl\(3))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((!\Unit0|U0|RFr2a_ctrl\(3) & \Unit1|U2|tmp_rf[2][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[6][11]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(3),
	datad => \Unit1|U2|tmp_rf[2][11]~q\,
	combout => \Unit1|U2|Mux20~2_combout\);

-- Location: LCCOMB_X67_Y31_N10
\Unit1|U2|tmp_rf[10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[10][11]~feeder_combout\ = \Unit1|U1|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux4~1_combout\,
	combout => \Unit1|U2|tmp_rf[10][11]~feeder_combout\);

-- Location: FF_X67_Y31_N11
\Unit1|U2|tmp_rf[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[10][11]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][11]~q\);

-- Location: LCCOMB_X69_Y31_N16
\Unit1|U2|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux20~2_combout\ & (\Unit1|U2|tmp_rf[14][11]~q\)) # (!\Unit1|U2|Mux20~2_combout\ & ((\Unit1|U2|tmp_rf[10][11]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[14][11]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(3),
	datac => \Unit1|U2|Mux20~2_combout\,
	datad => \Unit1|U2|tmp_rf[10][11]~q\,
	combout => \Unit1|U2|Mux20~3_combout\);

-- Location: LCCOMB_X72_Y30_N18
\Unit1|U2|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (\Unit0|U0|RFr2a_ctrl\(1))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux20~3_combout\))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit0|U0|RFr2a_ctrl\(1),
	datac => \Unit1|U2|Mux20~5_combout\,
	datad => \Unit1|U2|Mux20~3_combout\,
	combout => \Unit1|U2|Mux20~6_combout\);

-- Location: LCCOMB_X72_Y28_N6
\Unit1|U2|Mux20~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux20~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux20~6_combout\ & (\Unit1|U2|Mux20~8_combout\)) # (!\Unit1|U2|Mux20~6_combout\ & ((\Unit1|U2|Mux20~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux20~8_combout\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|Mux20~1_combout\,
	datad => \Unit1|U2|Mux20~6_combout\,
	combout => \Unit1|U2|Mux20~9_combout\);

-- Location: FF_X72_Y28_N7
\Unit1|U2|RFr2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux20~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(11));

-- Location: LCCOMB_X67_Y28_N6
\Unit1|U3|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux28~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Add0~36_combout\))) # (!\Unit1|U3|Mux25~0_combout\ & 
-- (\Unit1|U2|RFr1[11]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[11]~_Duplicate_1_q\,
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U3|Add0~36_combout\,
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux28~0_combout\);

-- Location: LCCOMB_X67_Y28_N8
\Unit1|U3|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux28~1_combout\ = (\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux28~0_combout\ & (\Unit1|U3|mult_result\(11))) # (!\Unit1|U3|Mux28~0_combout\ & ((\Unit1|U2|RFr2\(11)))))) # (!\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|mult_result\(11),
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U2|RFr2\(11),
	datad => \Unit1|U3|Mux28~0_combout\,
	combout => \Unit1|U3|Mux28~1_combout\);

-- Location: LCCOMB_X66_Y28_N16
\Unit1|U3|alu_tmp[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(11) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux28~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(11),
	datac => \Unit1|U3|Mux28~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(11));

-- Location: LCCOMB_X66_Y28_N10
\Unit1|U1|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux4~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & ((\Unit2|data_out\(11)) # ((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & (((!\Unit0|U0|RFs_ctrl\(1) & \Unit1|U3|alu_tmp\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(11),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U3|alu_tmp\(11),
	combout => \Unit1|U1|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y31_N12
\Unit1|U1|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux4~1_combout\ = (\Unit1|U1|Mux4~0_combout\) # ((\Unit0|U0|RFs_ctrl\(1) & (\Unit0|U0|big_addr~q\ & \Unit0|U2|IRout\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(1),
	datab => \Unit0|U0|big_addr~q\,
	datac => \Unit0|U2|IRout\(11),
	datad => \Unit1|U1|Mux4~0_combout\,
	combout => \Unit1|U1|Mux4~1_combout\);

-- Location: LCCOMB_X66_Y33_N24
\Unit1|U2|tmp_rf[8][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[8][11]~feeder_combout\ = \Unit1|U1|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux4~1_combout\,
	combout => \Unit1|U2|tmp_rf[8][11]~feeder_combout\);

-- Location: FF_X66_Y33_N25
\Unit1|U2|tmp_rf[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[8][11]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][11]~q\);

-- Location: FF_X68_Y33_N25
\Unit1|U2|tmp_rf[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][11]~q\);

-- Location: FF_X67_Y33_N11
\Unit1|U2|tmp_rf[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][11]~q\);

-- Location: LCCOMB_X67_Y33_N10
\Unit1|U2|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[4][11]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[0][11]~q\,
	datad => \Unit1|U2|tmp_rf[4][11]~q\,
	combout => \Unit1|U2|Mux4~4_combout\);

-- Location: LCCOMB_X68_Y33_N24
\Unit1|U2|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux4~4_combout\ & ((\Unit1|U2|tmp_rf[12][11]~q\))) # (!\Unit1|U2|Mux4~4_combout\ & (\Unit1|U2|tmp_rf[8][11]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[8][11]~q\,
	datac => \Unit1|U2|tmp_rf[12][11]~q\,
	datad => \Unit1|U2|Mux4~4_combout\,
	combout => \Unit1|U2|Mux4~5_combout\);

-- Location: FF_X70_Y31_N21
\Unit1|U2|tmp_rf[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][11]~q\);

-- Location: LCCOMB_X70_Y31_N18
\Unit1|U2|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit0|U0|RFr1a_ctrl\(2))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[6][11]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[2][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[2][11]~q\,
	datad => \Unit1|U2|tmp_rf[6][11]~q\,
	combout => \Unit1|U2|Mux4~2_combout\);

-- Location: LCCOMB_X70_Y31_N20
\Unit1|U2|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux4~2_combout\ & ((\Unit1|U2|tmp_rf[14][11]~q\))) # (!\Unit1|U2|Mux4~2_combout\ & (\Unit1|U2|tmp_rf[10][11]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[10][11]~q\,
	datac => \Unit1|U2|tmp_rf[14][11]~q\,
	datad => \Unit1|U2|Mux4~2_combout\,
	combout => \Unit1|U2|Mux4~3_combout\);

-- Location: LCCOMB_X69_Y33_N14
\Unit1|U2|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux4~3_combout\))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|Mux4~5_combout\,
	datac => \Unit1|U2|Mux4~3_combout\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux4~6_combout\);

-- Location: LCCOMB_X68_Y31_N26
\Unit1|U2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (\Unit0|U0|RFr1a_ctrl\(3))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[9][11]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[1][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|tmp_rf[1][11]~q\,
	datad => \Unit1|U2|tmp_rf[9][11]~q\,
	combout => \Unit1|U2|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y31_N4
\Unit1|U2|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux4~0_combout\ & ((\Unit1|U2|tmp_rf[13][11]~q\))) # (!\Unit1|U2|Mux4~0_combout\ & (\Unit1|U2|tmp_rf[5][11]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[5][11]~q\,
	datab => \Unit1|U2|tmp_rf[13][11]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|Mux4~0_combout\,
	combout => \Unit1|U2|Mux4~1_combout\);

-- Location: FF_X67_Y28_N13
\Unit1|U2|tmp_rf[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux4~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][11]~q\);

-- Location: LCCOMB_X67_Y30_N8
\Unit1|U2|tmp_rf[7][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][11]~feeder_combout\ = \Unit1|U1|Mux4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux4~1_combout\,
	combout => \Unit1|U2|tmp_rf[7][11]~feeder_combout\);

-- Location: FF_X67_Y30_N9
\Unit1|U2|tmp_rf[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][11]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][11]~q\);

-- Location: LCCOMB_X69_Y27_N12
\Unit1|U2|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~8_combout\ = (\Unit1|U2|Mux4~7_combout\ & (((\Unit1|U2|tmp_rf[15][11]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(2)))) # (!\Unit1|U2|Mux4~7_combout\ & (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux4~7_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[15][11]~q\,
	datad => \Unit1|U2|tmp_rf[7][11]~q\,
	combout => \Unit1|U2|Mux4~8_combout\);

-- Location: LCCOMB_X69_Y27_N18
\Unit1|U2|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux4~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux4~6_combout\ & ((\Unit1|U2|Mux4~8_combout\))) # (!\Unit1|U2|Mux4~6_combout\ & (\Unit1|U2|Mux4~1_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|Mux4~6_combout\,
	datac => \Unit1|U2|Mux4~1_combout\,
	datad => \Unit1|U2|Mux4~8_combout\,
	combout => \Unit1|U2|Mux4~9_combout\);

-- Location: LCCOMB_X69_Y27_N8
\Unit1|U2|RFr1[11]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[11]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux4~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U2|Mux4~9_combout\,
	combout => \Unit1|U2|RFr1[11]~_Duplicate_1feeder_combout\);

-- Location: FF_X69_Y27_N9
\Unit1|U2|RFr1[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[11]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X66_Y30_N12
\Unit0|U1|tmp_PC[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[6]~29_combout\ = (\Unit0|U1|tmp_PC\(6) & (\Unit0|U1|tmp_PC[5]~28\ $ (GND))) # (!\Unit0|U1|tmp_PC\(6) & (!\Unit0|U1|tmp_PC[5]~28\ & VCC))
-- \Unit0|U1|tmp_PC[6]~30\ = CARRY((\Unit0|U1|tmp_PC\(6) & !\Unit0|U1|tmp_PC[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(6),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[5]~28\,
	combout => \Unit0|U1|tmp_PC[6]~29_combout\,
	cout => \Unit0|U1|tmp_PC[6]~30\);

-- Location: LCCOMB_X66_Y30_N14
\Unit0|U1|tmp_PC[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[7]~31_combout\ = (\Unit0|U1|tmp_PC\(7) & (!\Unit0|U1|tmp_PC[6]~30\)) # (!\Unit0|U1|tmp_PC\(7) & ((\Unit0|U1|tmp_PC[6]~30\) # (GND)))
-- \Unit0|U1|tmp_PC[7]~32\ = CARRY((!\Unit0|U1|tmp_PC[6]~30\) # (!\Unit0|U1|tmp_PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(7),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[6]~30\,
	combout => \Unit0|U1|tmp_PC[7]~31_combout\,
	cout => \Unit0|U1|tmp_PC[7]~32\);

-- Location: LCCOMB_X66_Y28_N4
\Unit1|U3|ALUz~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|ALUz~0_combout\ = (\Unit0|U0|jmpen_ctrl~q\ & (!\Unit1|U3|alu_tmp\(0) & (!\Unit1|U3|alu_tmp\(1) & !\Unit1|U3|alu_tmp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|jmpen_ctrl~q\,
	datab => \Unit1|U3|alu_tmp\(0),
	datac => \Unit1|U3|alu_tmp\(1),
	datad => \Unit1|U3|alu_tmp\(2),
	combout => \Unit1|U3|ALUz~0_combout\);

-- Location: LCCOMB_X66_Y28_N26
\Unit1|U3|ALUz~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|ALUz~2_combout\ = (!\Unit1|U3|alu_tmp\(7) & (!\Unit1|U3|alu_tmp\(8) & (!\Unit1|U3|alu_tmp\(10) & !\Unit1|U3|alu_tmp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(7),
	datab => \Unit1|U3|alu_tmp\(8),
	datac => \Unit1|U3|alu_tmp\(10),
	datad => \Unit1|U3|alu_tmp\(9),
	combout => \Unit1|U3|ALUz~2_combout\);

-- Location: LCCOMB_X66_Y28_N0
\Unit1|U3|ALUz~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|ALUz~3_combout\ = (!\Unit1|U3|alu_tmp\(11) & (!\Unit1|U3|alu_tmp\(14) & (!\Unit1|U3|alu_tmp\(12) & !\Unit1|U3|alu_tmp\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(11),
	datab => \Unit1|U3|alu_tmp\(14),
	datac => \Unit1|U3|alu_tmp\(12),
	datad => \Unit1|U3|alu_tmp\(13),
	combout => \Unit1|U3|ALUz~3_combout\);

-- Location: LCCOMB_X66_Y28_N18
\Unit1|U3|ALUz~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|ALUz~4_combout\ = (\Unit1|U3|ALUz~1_combout\ & (\Unit1|U3|ALUz~0_combout\ & (\Unit1|U3|ALUz~2_combout\ & \Unit1|U3|ALUz~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|ALUz~1_combout\,
	datab => \Unit1|U3|ALUz~0_combout\,
	datac => \Unit1|U3|ALUz~2_combout\,
	datad => \Unit1|U3|ALUz~3_combout\,
	combout => \Unit1|U3|ALUz~4_combout\);

-- Location: LCCOMB_X66_Y28_N2
\Unit0|U1|tmp_PC~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC~18_combout\ = \Unit0|U0|PCinc_ctrl~q\ $ (((!\Unit1|U3|alu_tmp\(15) & \Unit1|U3|ALUz~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|PCinc_ctrl~q\,
	datab => \Unit1|U3|alu_tmp\(15),
	datad => \Unit1|U3|ALUz~4_combout\,
	combout => \Unit0|U1|tmp_PC~18_combout\);

-- Location: FF_X66_Y30_N15
\Unit0|U1|tmp_PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[7]~31_combout\,
	asdata => \Unit0|U2|dir_addr\(7),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(7));

-- Location: LCCOMB_X66_Y30_N16
\Unit0|U1|tmp_PC[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[8]~33_combout\ = (\Unit0|U1|tmp_PC\(8) & (\Unit0|U1|tmp_PC[7]~32\ $ (GND))) # (!\Unit0|U1|tmp_PC\(8) & (!\Unit0|U1|tmp_PC[7]~32\ & VCC))
-- \Unit0|U1|tmp_PC[8]~34\ = CARRY((\Unit0|U1|tmp_PC\(8) & !\Unit0|U1|tmp_PC[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(8),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[7]~32\,
	combout => \Unit0|U1|tmp_PC[8]~33_combout\,
	cout => \Unit0|U1|tmp_PC[8]~34\);

-- Location: LCCOMB_X68_Y30_N12
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X66_Y30_N17
\Unit0|U1|tmp_PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[8]~33_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(8));

-- Location: LCCOMB_X66_Y30_N18
\Unit0|U1|tmp_PC[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[9]~35_combout\ = (\Unit0|U1|tmp_PC\(9) & (!\Unit0|U1|tmp_PC[8]~34\)) # (!\Unit0|U1|tmp_PC\(9) & ((\Unit0|U1|tmp_PC[8]~34\) # (GND)))
-- \Unit0|U1|tmp_PC[9]~36\ = CARRY((!\Unit0|U1|tmp_PC[8]~34\) # (!\Unit0|U1|tmp_PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(9),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[8]~34\,
	combout => \Unit0|U1|tmp_PC[9]~35_combout\,
	cout => \Unit0|U1|tmp_PC[9]~36\);

-- Location: FF_X66_Y30_N19
\Unit0|U1|tmp_PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[9]~35_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(9));

-- Location: LCCOMB_X66_Y30_N20
\Unit0|U1|tmp_PC[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[10]~37_combout\ = (\Unit0|U1|tmp_PC\(10) & (\Unit0|U1|tmp_PC[9]~36\ $ (GND))) # (!\Unit0|U1|tmp_PC\(10) & (!\Unit0|U1|tmp_PC[9]~36\ & VCC))
-- \Unit0|U1|tmp_PC[10]~38\ = CARRY((\Unit0|U1|tmp_PC\(10) & !\Unit0|U1|tmp_PC[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(10),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[9]~36\,
	combout => \Unit0|U1|tmp_PC[10]~37_combout\,
	cout => \Unit0|U1|tmp_PC[10]~38\);

-- Location: FF_X66_Y30_N21
\Unit0|U1|tmp_PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[10]~37_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(10));

-- Location: LCCOMB_X66_Y30_N22
\Unit0|U1|tmp_PC[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[11]~39_combout\ = (\Unit0|U1|tmp_PC\(11) & (!\Unit0|U1|tmp_PC[10]~38\)) # (!\Unit0|U1|tmp_PC\(11) & ((\Unit0|U1|tmp_PC[10]~38\) # (GND)))
-- \Unit0|U1|tmp_PC[11]~40\ = CARRY((!\Unit0|U1|tmp_PC[10]~38\) # (!\Unit0|U1|tmp_PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(11),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[10]~38\,
	combout => \Unit0|U1|tmp_PC[11]~39_combout\,
	cout => \Unit0|U1|tmp_PC[11]~40\);

-- Location: FF_X66_Y30_N23
\Unit0|U1|tmp_PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[11]~39_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(11));

-- Location: LCCOMB_X65_Y27_N6
\Unit2|address_sent[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[11]~4_combout\ = (\Unit2|address_sent[8]~0_combout\ & ((\Unit0|U0|Ms_ctrl\(1) & (\Unit1|U2|RFr1[11]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U1|tmp_PC\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[8]~0_combout\,
	datab => \Unit1|U2|RFr1[11]~_Duplicate_1_q\,
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit0|U1|tmp_PC\(11),
	combout => \Unit2|address_sent[11]~4_combout\);

-- Location: LCCOMB_X62_Y24_N10
\Unit2|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector23~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(14)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(46),
	datab => \Unit1|U3|alu_tmp\(14),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector23~0_combout\);

-- Location: LCCOMB_X62_Y25_N26
\Unit2|write:changeBlock[32]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[32]~2_combout\ = (\Unit2|Selector3~0_combout\) # ((\Unit2|write:state.Update_Block~q\ & (!\Unit0|U3|Mux14~1_combout\ & \Unit0|U3|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datab => \Unit2|Selector3~0_combout\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|write:changeBlock[32]~2_combout\);

-- Location: LCCOMB_X62_Y25_N4
\Unit2|write:changeBlock[32]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write:changeBlock[32]~3_combout\ = (!\Unit0|U0|Mre_ctrl~q\ & (\Unit2|write:changeBlock[32]~2_combout\ & \Unit0|U0|Mwe_ctrl~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|Mre_ctrl~q\,
	datac => \Unit2|write:changeBlock[32]~2_combout\,
	datad => \Unit0|U0|Mwe_ctrl~q\,
	combout => \Unit2|write:changeBlock[32]~3_combout\);

-- Location: FF_X62_Y24_N11
\Unit2|write:changeBlock[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector23~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[46]~q\);

-- Location: FF_X61_Y24_N21
\Unit2|data_to_write[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|write:changeBlock[46]~q\,
	sload => VCC,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(46));

-- Location: LCCOMB_X62_Y28_N24
\Unit2|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector21~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(0)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(48),
	datab => \Unit1|U3|alu_tmp\(0),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector21~0_combout\);

-- Location: FF_X62_Y28_N25
\Unit2|write:changeBlock[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector21~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[48]~q\);

-- Location: LCCOMB_X63_Y23_N18
\Unit2|data_to_write[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[48]~feeder_combout\ = \Unit2|write:changeBlock[48]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[48]~q\,
	combout => \Unit2|data_to_write[48]~feeder_combout\);

-- Location: FF_X63_Y23_N19
\Unit2|data_to_write[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[48]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(48));

-- Location: LCCOMB_X62_Y28_N20
\Unit2|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector19~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(2))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(2),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(50),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector19~0_combout\);

-- Location: FF_X62_Y28_N21
\Unit2|write:changeBlock[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector19~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[50]~q\);

-- Location: LCCOMB_X61_Y24_N2
\Unit2|data_to_write[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[50]~feeder_combout\ = \Unit2|write:changeBlock[50]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[50]~q\,
	combout => \Unit2|data_to_write[50]~feeder_combout\);

-- Location: FF_X61_Y24_N3
\Unit2|data_to_write[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[50]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(50));

-- Location: M9K_X64_Y26_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100C08050301C10090502C180D0703C00010100C08050301C10090502C180D0703C00010100C08050301C10090502C180D0703C00010100C08050301C10090502C180D0703C00010",
	mem_init1 => X"100C08050301C10090502C180D0703C00010100C08050301C10090502C180D0703C00010100C080341205008F47235188B45225108743215088341205008F47235188B45225108743215088341205008F47235188B45225108743215088341205008F47235188B45225108743215088341205008F47235188B45225108743215088341205008F47235188B452251087432150883412050080002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008543515C18180B9A01",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 45,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y28_N26
\Unit2|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector16~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(5)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(53),
	datac => \Unit1|U3|alu_tmp\(5),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector16~0_combout\);

-- Location: FF_X62_Y28_N27
\Unit2|write:changeBlock[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector16~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[53]~q\);

-- Location: LCCOMB_X61_Y24_N24
\Unit2|data_to_write[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[53]~feeder_combout\ = \Unit2|write:changeBlock[53]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[53]~q\,
	combout => \Unit2|data_to_write[53]~feeder_combout\);

-- Location: FF_X61_Y24_N25
\Unit2|data_to_write[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[53]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(53));

-- Location: LCCOMB_X62_Y28_N8
\Unit2|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector17~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(4))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(4),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(52),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector17~0_combout\);

-- Location: FF_X62_Y28_N9
\Unit2|write:changeBlock[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector17~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[52]~q\);

-- Location: LCCOMB_X63_Y24_N18
\Unit2|data_to_write[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[52]~feeder_combout\ = \Unit2|write:changeBlock[52]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[52]~q\,
	combout => \Unit2|data_to_write[52]~feeder_combout\);

-- Location: FF_X63_Y24_N19
\Unit2|data_to_write[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[52]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(52));

-- Location: LCCOMB_X62_Y28_N6
\Unit2|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector18~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(3))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(3),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(51),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector18~0_combout\);

-- Location: FF_X62_Y28_N7
\Unit2|write:changeBlock[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector18~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[51]~q\);

-- Location: LCCOMB_X63_Y24_N4
\Unit2|data_to_write[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[51]~feeder_combout\ = \Unit2|write:changeBlock[51]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[51]~q\,
	combout => \Unit2|data_to_write[51]~feeder_combout\);

-- Location: FF_X63_Y24_N5
\Unit2|data_to_write[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[51]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(51));

-- Location: LCCOMB_X62_Y28_N18
\Unit2|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector20~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(1)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(49),
	datad => \Unit1|U3|alu_tmp\(1),
	combout => \Unit2|Selector20~0_combout\);

-- Location: FF_X62_Y28_N19
\Unit2|write:changeBlock[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector20~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[49]~q\);

-- Location: LCCOMB_X63_Y24_N26
\Unit2|data_to_write[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[49]~feeder_combout\ = \Unit2|write:changeBlock[49]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[49]~q\,
	combout => \Unit2|data_to_write[49]~feeder_combout\);

-- Location: FF_X63_Y24_N27
\Unit2|data_to_write[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[49]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(49));

-- Location: LCCOMB_X65_Y23_N30
\Unit2|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector22~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(15))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit1|U3|alu_tmp\(15),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(47),
	combout => \Unit2|Selector22~0_combout\);

-- Location: FF_X65_Y23_N31
\Unit2|write:changeBlock[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector22~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[47]~q\);

-- Location: FF_X65_Y23_N11
\Unit2|data_to_write[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|write:changeBlock[47]~q\,
	sload => VCC,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(47));

-- Location: LCCOMB_X62_Y24_N28
\Unit2|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector24~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(13)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(45),
	datad => \Unit1|U3|alu_tmp\(13),
	combout => \Unit2|Selector24~0_combout\);

-- Location: FF_X62_Y24_N29
\Unit2|write:changeBlock[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector24~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[45]~q\);

-- Location: LCCOMB_X61_Y24_N14
\Unit2|data_to_write[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[45]~feeder_combout\ = \Unit2|write:changeBlock[45]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[45]~q\,
	combout => \Unit2|data_to_write[45]~feeder_combout\);

-- Location: FF_X61_Y24_N15
\Unit2|data_to_write[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[45]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(45));

-- Location: LCCOMB_X62_Y28_N4
\Unit2|tmp_cache~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~14_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(50))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(50),
	datad => \Unit1|U3|alu_tmp\(2),
	combout => \Unit2|tmp_cache~14_combout\);

-- Location: FF_X60_Y29_N25
\Unit2|tmp_cache[0][1].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~14_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][2]~q\);

-- Location: LCCOMB_X60_Y29_N24
\Unit2|data_out~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~94_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][1].words[1][2]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[0][2]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][2]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[0][2]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~94_combout\);

-- Location: LCCOMB_X61_Y29_N24
\Unit2|data_out~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~95_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~94_combout\ & ((\Unit2|tmp_cache[0][1].words[3][2]~q\))) # (!\Unit2|data_out~94_combout\ & (\Unit2|tmp_cache[0][1].words[2][2]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[2][2]~q\,
	datac => \Unit2|tmp_cache[0][1].words[3][2]~q\,
	datad => \Unit2|data_out~94_combout\,
	combout => \Unit2|data_out~95_combout\);

-- Location: FF_X61_Y26_N29
\Unit2|tmp_cache[3][0].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~62_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][2]~q\);

-- Location: LCCOMB_X62_Y24_N8
\Unit2|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector42~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(11)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(27),
	datac => \Unit1|U3|alu_tmp\(11),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector42~0_combout\);

-- Location: FF_X62_Y24_N9
\Unit2|write:changeBlock[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector42~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[27]~q\);

-- Location: LCCOMB_X63_Y24_N24
\Unit2|data_to_write[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[27]~feeder_combout\ = \Unit2|write:changeBlock[27]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[27]~q\,
	combout => \Unit2|data_to_write[27]~feeder_combout\);

-- Location: FF_X63_Y24_N25
\Unit2|data_to_write[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[27]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(27));

-- Location: LCCOMB_X62_Y27_N2
\Unit2|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector38~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(15)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(31),
	datac => \Unit1|U3|alu_tmp\(15),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector38~0_combout\);

-- Location: FF_X62_Y27_N3
\Unit2|write:changeBlock[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector38~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[31]~q\);

-- Location: LCCOMB_X63_Y24_N16
\Unit2|data_to_write[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[31]~feeder_combout\ = \Unit2|write:changeBlock[31]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[31]~q\,
	combout => \Unit2|data_to_write[31]~feeder_combout\);

-- Location: FF_X63_Y24_N17
\Unit2|data_to_write[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[31]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(31));

-- Location: LCCOMB_X62_Y24_N0
\Unit2|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector35~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(2)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(34),
	datad => \Unit1|U3|alu_tmp\(2),
	combout => \Unit2|Selector35~0_combout\);

-- Location: FF_X62_Y24_N1
\Unit2|write:changeBlock[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector35~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[34]~q\);

-- Location: FF_X63_Y24_N31
\Unit2|data_to_write[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|write:changeBlock[34]~q\,
	sload => VCC,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(34));

-- Location: M9K_X64_Y24_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030",
	mem_init1 => X"382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E030382C1E0E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E05018040E050180400040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001600C580A7A0202C38",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y24_N22
\Unit2|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector34~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(3)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(35),
	datac => \Unit1|U3|alu_tmp\(3),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector34~0_combout\);

-- Location: FF_X62_Y24_N23
\Unit2|write:changeBlock[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector34~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[35]~q\);

-- Location: LCCOMB_X63_Y24_N0
\Unit2|data_to_write[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[35]~feeder_combout\ = \Unit2|write:changeBlock[35]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[35]~q\,
	combout => \Unit2|data_to_write[35]~feeder_combout\);

-- Location: FF_X63_Y24_N1
\Unit2|data_to_write[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[35]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(35));

-- Location: LCCOMB_X62_Y24_N18
\Unit2|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector36~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(1)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(33),
	datad => \Unit1|U3|alu_tmp\(1),
	combout => \Unit2|Selector36~0_combout\);

-- Location: FF_X62_Y24_N19
\Unit2|write:changeBlock[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector36~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[33]~q\);

-- Location: LCCOMB_X63_Y24_N20
\Unit2|data_to_write[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[33]~feeder_combout\ = \Unit2|write:changeBlock[33]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[33]~q\,
	combout => \Unit2|data_to_write[33]~feeder_combout\);

-- Location: FF_X63_Y24_N21
\Unit2|data_to_write[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[33]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(33));

-- Location: LCCOMB_X62_Y24_N12
\Unit2|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector37~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(0))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(0),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(32),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector37~0_combout\);

-- Location: FF_X62_Y24_N13
\Unit2|write:changeBlock[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector37~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[32]~q\);

-- Location: LCCOMB_X63_Y24_N10
\Unit2|data_to_write[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[32]~feeder_combout\ = \Unit2|write:changeBlock[32]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[32]~q\,
	combout => \Unit2|data_to_write[32]~feeder_combout\);

-- Location: FF_X63_Y24_N11
\Unit2|data_to_write[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[32]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(32));

-- Location: LCCOMB_X62_Y24_N26
\Unit2|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector39~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(14)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(30),
	datac => \Unit1|U3|alu_tmp\(14),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector39~0_combout\);

-- Location: FF_X62_Y24_N27
\Unit2|write:changeBlock[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector39~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[30]~q\);

-- Location: FF_X63_Y24_N15
\Unit2|data_to_write[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|write:changeBlock[30]~q\,
	sload => VCC,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(30));

-- Location: LCCOMB_X62_Y24_N16
\Unit2|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector40~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(13)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(29),
	datad => \Unit1|U3|alu_tmp\(13),
	combout => \Unit2|Selector40~0_combout\);

-- Location: FF_X62_Y24_N17
\Unit2|write:changeBlock[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector40~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[29]~q\);

-- Location: FF_X63_Y24_N13
\Unit2|data_to_write[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|write:changeBlock[29]~q\,
	sload => VCC,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(29));

-- Location: LCCOMB_X62_Y24_N14
\Unit2|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector41~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(12)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(28),
	datac => \Unit1|U3|alu_tmp\(12),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector41~0_combout\);

-- Location: FF_X62_Y24_N15
\Unit2|write:changeBlock[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector41~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[28]~q\);

-- Location: LCCOMB_X63_Y24_N2
\Unit2|data_to_write[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[28]~feeder_combout\ = \Unit2|write:changeBlock[28]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[28]~q\,
	combout => \Unit2|data_to_write[28]~feeder_combout\);

-- Location: FF_X63_Y24_N3
\Unit2|data_to_write[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[28]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(28));

-- Location: LCCOMB_X63_Y30_N16
\Unit2|tmp_cache~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~30_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(34))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(34),
	datad => \Unit1|U3|alu_tmp\(2),
	combout => \Unit2|tmp_cache~30_combout\);

-- Location: LCCOMB_X63_Y31_N16
\Unit2|tmp_cache[3][0].words[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][2]~feeder_combout\ = \Unit2|tmp_cache~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~30_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][2]~feeder_combout\);

-- Location: LCCOMB_X63_Y27_N0
\Unit2|tmp_cache[0][0].words[1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[1][0]~3_combout\ = (!\Unit0|U3|Mux14~1_combout\ & (\Unit2|write_replace~q\ & \Unit0|U3|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|write_replace~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\);

-- Location: LCCOMB_X59_Y30_N14
\Unit2|tmp_cache[3][0].words[1][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][0]~3_combout\ = (\Unit2|tmp_cache[3][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[3][0].words[0][0]~0_combout\ & \Unit2|tmp_cache[0][0].words[1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tmp_cache[3][0].words[0][0]~0_combout\,
	datac => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datad => \Unit2|tmp_cache[3][0].words[3][0]~1_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\);

-- Location: FF_X63_Y31_N17
\Unit2|tmp_cache[3][0].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][2]~q\);

-- Location: LCCOMB_X61_Y26_N28
\Unit2|data_out~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~92_combout\ = (\Unit2|data_out~91_combout\ & (((\Unit2|tmp_cache[3][0].words[3][2]~q\)) # (!\Unit0|U3|Mux15~1_combout\))) # (!\Unit2|data_out~91_combout\ & (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[3][0].words[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~91_combout\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][0].words[3][2]~q\,
	datad => \Unit2|tmp_cache[3][0].words[1][2]~q\,
	combout => \Unit2|data_out~92_combout\);

-- Location: FF_X62_Y29_N27
\Unit2|tmp_cache[2][1].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~62_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][2]~q\);

-- Location: FF_X61_Y27_N15
\Unit2|tmp_cache[2][1].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~14_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][2]~q\);

-- Location: LCCOMB_X61_Y27_N14
\Unit2|data_out~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~83_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][2]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][2]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][2]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][2]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~83_combout\);

-- Location: LCCOMB_X62_Y29_N26
\Unit2|data_out~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~84_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~83_combout\ & ((\Unit2|tmp_cache[2][1].words[3][2]~q\))) # (!\Unit2|data_out~83_combout\ & (\Unit2|tmp_cache[2][1].words[1][2]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[1][2]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][2]~q\,
	datad => \Unit2|data_out~83_combout\,
	combout => \Unit2|data_out~84_combout\);

-- Location: LCCOMB_X61_Y25_N6
\Unit2|data_out~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~87_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out[9]~43_combout\ & (\Unit2|data_out~86_combout\)) # (!\Unit2|data_out[9]~43_combout\ & 
-- ((\Unit2|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~86_combout\,
	datab => \Unit2|data_out\(2),
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~87_combout\);

-- Location: LCCOMB_X61_Y25_N8
\Unit2|data_out~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~90_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~87_combout\ & (\Unit2|data_out~89_combout\)) # (!\Unit2|data_out~87_combout\ & ((\Unit2|data_out~84_combout\))))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~89_combout\,
	datab => \Unit2|data_out~84_combout\,
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out~87_combout\,
	combout => \Unit2|data_out~90_combout\);

-- Location: LCCOMB_X61_Y25_N2
\Unit2|data_out~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~93_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out~90_combout\) # (\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & (\Unit2|data_out~92_combout\ & ((!\Unit2|data_out[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~31_combout\,
	datab => \Unit2|data_out~92_combout\,
	datac => \Unit2|data_out~90_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~93_combout\);

-- Location: LCCOMB_X61_Y29_N14
\Unit2|data_out~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~96_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~93_combout\ & ((\Unit2|data_out~95_combout\))) # (!\Unit2|data_out~93_combout\ & (\Unit2|data_out~82_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~82_combout\,
	datab => \Unit2|data_out~95_combout\,
	datac => \Unit2|data_out[9]~34_combout\,
	datad => \Unit2|data_out~93_combout\,
	combout => \Unit2|data_out~96_combout\);

-- Location: LCCOMB_X66_Y29_N8
\Unit2|data_out[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[2]~2_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~98_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~98_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~96_combout\,
	combout => \Unit2|data_out[2]~2_combout\);

-- Location: FF_X62_Y27_N13
\Unit2|tmp_cache[0][0].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~46_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][2]~q\);

-- Location: LCCOMB_X59_Y26_N10
\Unit2|tmp_cache[0][0].words[1][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[1][0]~4_combout\ = (\Unit2|tmp_cache[0][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~0_combout\ & \Unit2|tmp_cache[0][0].words[1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tag~0_combout\,
	datab => \Unit2|tmp_cache[0][0].words[3][0]~1_combout\,
	datac => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\);

-- Location: FF_X63_Y30_N17
\Unit2|tmp_cache[0][0].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~30_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][2]~q\);

-- Location: LCCOMB_X59_Y26_N0
\Unit2|tmp_cache[0][0].words[0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[0][0]~2_combout\ = (\Unit2|tmp_cache[0][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~0_combout\ & \Unit2|tmp_cache[0][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tag~0_combout\,
	datab => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	datac => \Unit2|tmp_cache[0][0].words[3][0]~1_combout\,
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\);

-- Location: FF_X62_Y28_N5
\Unit2|tmp_cache[0][0].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~14_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][2]~q\);

-- Location: LCCOMB_X58_Y27_N28
\Unit2|data_out~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~99_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[1][2]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][0].words[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[1][2]~q\,
	datac => \Unit2|tmp_cache[0][0].words[0][2]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~99_combout\);

-- Location: LCCOMB_X58_Y27_N22
\Unit2|data_out~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~100_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~99_combout\ & (\Unit2|tmp_cache[0][0].words[3][2]~q\)) # (!\Unit2|data_out~99_combout\ & ((\Unit2|tmp_cache[0][0].words[2][2]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][2]~q\,
	datab => \Unit2|tmp_cache[0][0].words[2][2]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|data_out~99_combout\,
	combout => \Unit2|data_out~100_combout\);

-- Location: FF_X66_Y29_N9
\Unit2|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[2]~2_combout\,
	asdata => \Unit2|data_out~100_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(2));

-- Location: LCCOMB_X69_Y32_N12
\Unit1|U1|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux13~1_combout\ = (\Unit1|U1|Mux13~0_combout\) # ((\Unit0|U0|RFs_ctrl\(0) & \Unit2|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit1|U1|Mux13~0_combout\,
	datad => \Unit2|data_out\(2),
	combout => \Unit1|U1|Mux13~1_combout\);

-- Location: LCCOMB_X69_Y29_N2
\Unit1|U2|tmp_rf[15][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[15][2]~feeder_combout\ = \Unit1|U1|Mux13~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux13~1_combout\,
	combout => \Unit1|U2|tmp_rf[15][2]~feeder_combout\);

-- Location: FF_X69_Y29_N3
\Unit1|U2|tmp_rf[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[15][2]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[15][2]~q\);

-- Location: LCCOMB_X69_Y29_N8
\Unit1|U2|Mux13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~8_combout\ = (\Unit1|U2|Mux13~7_combout\ & ((\Unit1|U2|tmp_rf[15][2]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit1|U2|Mux13~7_combout\ & (((\Unit1|U2|tmp_rf[14][2]~q\ & \Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux13~7_combout\,
	datab => \Unit1|U2|tmp_rf[15][2]~q\,
	datac => \Unit1|U2|tmp_rf[14][2]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux13~8_combout\);

-- Location: FF_X66_Y32_N11
\Unit1|U2|tmp_rf[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][2]~q\);

-- Location: FF_X70_Y32_N11
\Unit1|U2|tmp_rf[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][2]~q\);

-- Location: LCCOMB_X70_Y32_N10
\Unit1|U2|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|tmp_rf[10][2]~q\) # (\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[8][2]~q\ & ((!\Unit0|U0|RFr1a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[8][2]~q\,
	datac => \Unit1|U2|tmp_rf[10][2]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux13~2_combout\);

-- Location: LCCOMB_X70_Y32_N24
\Unit1|U2|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux13~2_combout\ & ((\Unit1|U2|tmp_rf[11][2]~q\))) # (!\Unit1|U2|Mux13~2_combout\ & (\Unit1|U2|tmp_rf[9][2]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[9][2]~q\,
	datac => \Unit1|U2|tmp_rf[11][2]~q\,
	datad => \Unit1|U2|Mux13~2_combout\,
	combout => \Unit1|U2|Mux13~3_combout\);

-- Location: FF_X68_Y32_N27
\Unit1|U2|tmp_rf[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][2]~q\);

-- Location: FF_X67_Y32_N25
\Unit1|U2|tmp_rf[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][2]~q\);

-- Location: LCCOMB_X68_Y32_N26
\Unit1|U2|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~5_combout\ = (\Unit1|U2|Mux13~4_combout\ & (((\Unit1|U2|tmp_rf[3][2]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0)))) # (!\Unit1|U2|Mux13~4_combout\ & (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux13~4_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[3][2]~q\,
	datad => \Unit1|U2|tmp_rf[1][2]~q\,
	combout => \Unit1|U2|Mux13~5_combout\);

-- Location: LCCOMB_X68_Y32_N4
\Unit1|U2|Mux13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux13~3_combout\) # ((\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux13~5_combout\ & !\Unit0|U0|RFr1a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|Mux13~3_combout\,
	datac => \Unit1|U2|Mux13~5_combout\,
	datad => \Unit0|U0|RFr1a_ctrl\(2),
	combout => \Unit1|U2|Mux13~6_combout\);

-- Location: FF_X69_Y33_N23
\Unit1|U2|tmp_rf[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux13~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[4][2]~q\);

-- Location: LCCOMB_X69_Y33_N22
\Unit1|U2|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[5][2]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[5][2]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[4][2]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux13~0_combout\);

-- Location: LCCOMB_X68_Y32_N20
\Unit1|U2|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux13~0_combout\ & ((\Unit1|U2|tmp_rf[7][2]~q\))) # (!\Unit1|U2|Mux13~0_combout\ & (\Unit1|U2|tmp_rf[6][2]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[6][2]~q\,
	datac => \Unit1|U2|tmp_rf[7][2]~q\,
	datad => \Unit1|U2|Mux13~0_combout\,
	combout => \Unit1|U2|Mux13~1_combout\);

-- Location: LCCOMB_X68_Y27_N0
\Unit1|U2|Mux13~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux13~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux13~6_combout\ & (\Unit1|U2|Mux13~8_combout\)) # (!\Unit1|U2|Mux13~6_combout\ & ((\Unit1|U2|Mux13~1_combout\))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|Mux13~8_combout\,
	datac => \Unit1|U2|Mux13~6_combout\,
	datad => \Unit1|U2|Mux13~1_combout\,
	combout => \Unit1|U2|Mux13~9_combout\);

-- Location: LCCOMB_X70_Y28_N8
\Unit1|U3|mult_result[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(1) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT1\)) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|mult_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datac => \Unit1|U3|mult_result\(1),
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(1));

-- Location: LCCOMB_X70_Y28_N2
\Unit1|U3|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux18~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (\Unit1|U3|Mux25~0_combout\)) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Add0~6_combout\))) # (!\Unit1|U3|Mux25~0_combout\ & (\Unit1|U2|RFr1[1]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U2|RFr1[1]~_Duplicate_1_q\,
	datad => \Unit1|U3|Add0~6_combout\,
	combout => \Unit1|U3|Mux18~0_combout\);

-- Location: LCCOMB_X70_Y28_N20
\Unit1|U3|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux18~1_combout\ = (\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux18~0_combout\ & ((\Unit1|U3|mult_result\(1)))) # (!\Unit1|U3|Mux18~0_combout\ & (\Unit1|U2|RFr2\(1))))) # (!\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(1),
	datab => \Unit1|U3|mult_result\(1),
	datac => \Unit1|U3|Mux25~1_combout\,
	datad => \Unit1|U3|Mux18~0_combout\,
	combout => \Unit1|U3|Mux18~1_combout\);

-- Location: LCCOMB_X70_Y28_N26
\Unit1|U3|alu_tmp[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(1) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux18~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(1),
	datab => \Unit1|U3|Mux33~0clkctrl_outclk\,
	datad => \Unit1|U3|Mux18~1_combout\,
	combout => \Unit1|U3|alu_tmp\(1));

-- Location: LCCOMB_X61_Y28_N10
\Unit2|tmp_cache~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~61_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(1)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(1),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(1),
	combout => \Unit2|tmp_cache~61_combout\);

-- Location: FF_X62_Y29_N19
\Unit2|tmp_cache[2][1].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~61_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][1]~q\);

-- Location: LCCOMB_X62_Y28_N14
\Unit2|tmp_cache~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~13_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(49))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(49),
	datad => \Unit1|U3|alu_tmp\(1),
	combout => \Unit2|tmp_cache~13_combout\);

-- Location: FF_X61_Y27_N31
\Unit2|tmp_cache[2][1].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~13_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][1]~q\);

-- Location: LCCOMB_X61_Y27_N30
\Unit2|data_out~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~63_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][1]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][1]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][1]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][1]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~63_combout\);

-- Location: LCCOMB_X62_Y29_N18
\Unit2|data_out~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~64_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~63_combout\ & ((\Unit2|tmp_cache[2][1].words[3][1]~q\))) # (!\Unit2|data_out~63_combout\ & (\Unit2|tmp_cache[2][1].words[1][1]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[1][1]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][1]~q\,
	datad => \Unit2|data_out~63_combout\,
	combout => \Unit2|data_out~64_combout\);

-- Location: LCCOMB_X65_Y25_N4
\Unit2|data_out~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~65_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out[9]~43_combout\) # (\Unit2|data_out~64_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & (\Unit2|data_out\(1) & (!\Unit2|data_out[9]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(1),
	datab => \Unit2|data_out[9]~38_combout\,
	datac => \Unit2|data_out[9]~43_combout\,
	datad => \Unit2|data_out~64_combout\,
	combout => \Unit2|data_out~65_combout\);

-- Location: LCCOMB_X60_Y28_N24
\Unit2|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector58~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(11)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(11),
	datac => \Unit1|U3|alu_tmp\(11),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector58~0_combout\);

-- Location: FF_X60_Y28_N25
\Unit2|write:changeBlock[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector58~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[11]~q\);

-- Location: LCCOMB_X63_Y23_N20
\Unit2|data_to_write[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[11]~feeder_combout\ = \Unit2|write:changeBlock[11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[11]~q\,
	combout => \Unit2|data_to_write[11]~feeder_combout\);

-- Location: FF_X63_Y23_N21
\Unit2|data_to_write[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[11]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(11));

-- Location: LCCOMB_X62_Y24_N4
\Unit2|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector53~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(0)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(16),
	datac => \Unit1|U3|alu_tmp\(0),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector53~0_combout\);

-- Location: FF_X62_Y24_N5
\Unit2|write:changeBlock[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector53~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[16]~q\);

-- Location: LCCOMB_X61_Y24_N18
\Unit2|data_to_write[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[16]~feeder_combout\ = \Unit2|write:changeBlock[16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[16]~q\,
	combout => \Unit2|data_to_write[16]~feeder_combout\);

-- Location: FF_X61_Y24_N19
\Unit2|data_to_write[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[16]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(16));

-- Location: LCCOMB_X62_Y24_N2
\Unit2|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector52~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(1)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(17),
	datad => \Unit1|U3|alu_tmp\(1),
	combout => \Unit2|Selector52~0_combout\);

-- Location: FF_X62_Y24_N3
\Unit2|write:changeBlock[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector52~0_combout\,
	ena => \Unit2|write:changeBlock[16]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[17]~q\);

-- Location: LCCOMB_X63_Y23_N28
\Unit2|data_to_write[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[17]~feeder_combout\ = \Unit2|write:changeBlock[17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[17]~q\,
	combout => \Unit2|data_to_write[17]~feeder_combout\);

-- Location: FF_X63_Y23_N29
\Unit2|data_to_write[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[17]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(17));

-- Location: M9K_X64_Y22_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080402010080",
	mem_init1 => X"4020100804020100804020100804020100804020100804020100804020100804020100804020100C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C06030180C060301800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C6E142A22A48F4251",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y28_N26
\Unit2|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector54~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(15)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(15),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit1|U3|alu_tmp\(15),
	combout => \Unit2|Selector54~0_combout\);

-- Location: FF_X61_Y28_N27
\Unit2|write:changeBlock[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector54~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[15]~q\);

-- Location: LCCOMB_X60_Y24_N18
\Unit2|data_to_write[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[15]~feeder_combout\ = \Unit2|write:changeBlock[15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[15]~q\,
	combout => \Unit2|data_to_write[15]~feeder_combout\);

-- Location: FF_X60_Y24_N19
\Unit2|data_to_write[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[15]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(15));

-- Location: LCCOMB_X62_Y26_N26
\Unit2|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector55~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(14)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(14),
	datad => \Unit1|U3|alu_tmp\(14),
	combout => \Unit2|Selector55~0_combout\);

-- Location: FF_X62_Y26_N27
\Unit2|write:changeBlock[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector55~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[14]~q\);

-- Location: LCCOMB_X63_Y23_N10
\Unit2|data_to_write[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[14]~feeder_combout\ = \Unit2|write:changeBlock[14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[14]~q\,
	combout => \Unit2|data_to_write[14]~feeder_combout\);

-- Location: FF_X63_Y23_N11
\Unit2|data_to_write[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[14]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(14));

-- Location: LCCOMB_X61_Y28_N12
\Unit2|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector56~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(13))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(13),
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(13),
	combout => \Unit2|Selector56~0_combout\);

-- Location: FF_X61_Y28_N13
\Unit2|write:changeBlock[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector56~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[13]~q\);

-- Location: LCCOMB_X63_Y24_N6
\Unit2|data_to_write[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[13]~feeder_combout\ = \Unit2|write:changeBlock[13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[13]~q\,
	combout => \Unit2|data_to_write[13]~feeder_combout\);

-- Location: FF_X63_Y24_N7
\Unit2|data_to_write[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[13]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(13));

-- Location: LCCOMB_X60_Y28_N14
\Unit2|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector57~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(12))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(12),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(12),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector57~0_combout\);

-- Location: FF_X60_Y28_N15
\Unit2|write:changeBlock[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector57~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[12]~q\);

-- Location: LCCOMB_X60_Y24_N28
\Unit2|data_to_write[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[12]~feeder_combout\ = \Unit2|write:changeBlock[12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[12]~q\,
	combout => \Unit2|data_to_write[12]~feeder_combout\);

-- Location: FF_X60_Y24_N29
\Unit2|data_to_write[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[12]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(12));

-- Location: LCCOMB_X60_Y28_N6
\Unit2|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector59~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(10))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(10),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(10),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector59~0_combout\);

-- Location: FF_X60_Y28_N7
\Unit2|write:changeBlock[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector59~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[10]~q\);

-- Location: LCCOMB_X60_Y24_N6
\Unit2|data_to_write[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[10]~feeder_combout\ = \Unit2|write:changeBlock[10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[10]~q\,
	combout => \Unit2|data_to_write[10]~feeder_combout\);

-- Location: FF_X60_Y24_N7
\Unit2|data_to_write[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[10]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(10));

-- Location: LCCOMB_X62_Y25_N14
\Unit2|tmp_cache~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~45_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(17))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(17),
	datad => \Unit1|U3|alu_tmp\(1),
	combout => \Unit2|tmp_cache~45_combout\);

-- Location: FF_X59_Y27_N25
\Unit2|tmp_cache[1][1].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~45_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][1]~q\);

-- Location: LCCOMB_X63_Y30_N10
\Unit2|tmp_cache~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~29_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(33))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(33),
	datac => \Unit1|U3|alu_tmp\(1),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~29_combout\);

-- Location: LCCOMB_X59_Y26_N6
\Unit2|tmp_cache[1][1].words[1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][0]~2_combout\ = (\Unit2|tmp_cache[1][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~6_combout\ & \Unit2|tmp_cache[0][0].words[1][0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tag~6_combout\,
	datac => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datad => \Unit2|tmp_cache[1][1].words[3][0]~0_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\);

-- Location: FF_X63_Y26_N29
\Unit2|tmp_cache[1][1].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~29_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][1]~q\);

-- Location: LCCOMB_X59_Y26_N28
\Unit2|tmp_cache[1][1].words[0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[0][0]~3_combout\ = (\Unit2|tmp_cache[1][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~6_combout\ & \Unit2|tmp_cache[0][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tag~6_combout\,
	datac => \Unit2|tmp_cache[1][1].words[3][0]~0_combout\,
	datad => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	combout => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\);

-- Location: FF_X63_Y26_N7
\Unit2|tmp_cache[1][1].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~13_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][1]~q\);

-- Location: LCCOMB_X63_Y26_N6
\Unit2|data_out~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~66_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][1]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][1]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][1]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~66_combout\);

-- Location: LCCOMB_X59_Y27_N24
\Unit2|data_out~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~67_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~66_combout\ & (\Unit2|tmp_cache[1][1].words[3][1]~q\)) # (!\Unit2|data_out~66_combout\ & ((\Unit2|tmp_cache[1][1].words[2][1]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[3][1]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[1][1].words[2][1]~q\,
	datad => \Unit2|data_out~66_combout\,
	combout => \Unit2|data_out~67_combout\);

-- Location: LCCOMB_X65_Y25_N22
\Unit2|data_out~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~68_combout\ = (\Unit2|data_out~65_combout\ & (((\Unit2|data_out~67_combout\) # (!\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out~65_combout\ & (\Unit2|data_out~62_combout\ & (\Unit2|data_out[9]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~62_combout\,
	datab => \Unit2|data_out~65_combout\,
	datac => \Unit2|data_out[9]~43_combout\,
	datad => \Unit2|data_out~67_combout\,
	combout => \Unit2|data_out~68_combout\);

-- Location: LCCOMB_X61_Y29_N30
\Unit2|tmp_cache[2][0].words[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][1]~feeder_combout\ = \Unit2|tmp_cache~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~45_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][1]~feeder_combout\);

-- Location: LCCOMB_X63_Y26_N24
\Unit2|tag~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tag~3_combout\ = (!\Unit0|U3|Mux13~1_combout\ & (!\Unit2|write_line\(0) & \Unit0|U3|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|write_line\(0),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|tag~3_combout\);

-- Location: LCCOMB_X62_Y26_N0
\Unit2|tmp_cache[2][0].words[2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][0]~3_combout\ = (\Unit2|tmp_cache[2][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~3_combout\ & \Unit2|tmp_cache[0][0].words[2][0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[3][0]~0_combout\,
	datab => \Unit2|tag~3_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\);

-- Location: FF_X61_Y29_N31
\Unit2|tmp_cache[2][0].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][1]~q\);

-- Location: LCCOMB_X62_Y26_N30
\Unit2|tmp_cache[2][0].words[3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][0]~4_combout\ = (\Unit2|tmp_cache[2][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~3_combout\ & \Unit2|tmp_cache[0][0].words[3][0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[3][0]~0_combout\,
	datab => \Unit2|tag~3_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\);

-- Location: FF_X61_Y31_N27
\Unit2|tmp_cache[2][0].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~61_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][1]~q\);

-- Location: LCCOMB_X61_Y31_N26
\Unit2|data_out~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~70_combout\ = (\Unit2|data_out~69_combout\ & (((\Unit2|tmp_cache[2][0].words[3][1]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~69_combout\ & (\Unit2|tmp_cache[2][0].words[2][1]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~69_combout\,
	datab => \Unit2|tmp_cache[2][0].words[2][1]~q\,
	datac => \Unit2|tmp_cache[2][0].words[3][1]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~70_combout\);

-- Location: LCCOMB_X65_Y25_N12
\Unit2|data_out~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~73_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~70_combout\))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (\Unit2|data_out~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~72_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~70_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~73_combout\);

-- Location: LCCOMB_X65_Y25_N18
\Unit2|data_out~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~76_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~73_combout\ & (\Unit2|data_out~75_combout\)) # (!\Unit2|data_out~73_combout\ & ((\Unit2|data_out~68_combout\))))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~75_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~68_combout\,
	datad => \Unit2|data_out~73_combout\,
	combout => \Unit2|data_out~76_combout\);

-- Location: LCCOMB_X65_Y25_N24
\Unit2|data_out[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[1]~1_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~78_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~78_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~76_combout\,
	combout => \Unit2|data_out[1]~1_combout\);

-- Location: FF_X62_Y25_N15
\Unit2|tmp_cache[0][0].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~45_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][1]~q\);

-- Location: FF_X61_Y28_N11
\Unit2|tmp_cache[0][0].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~61_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][1]~q\);

-- Location: FF_X63_Y30_N11
\Unit2|tmp_cache[0][0].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~29_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][1]~q\);

-- Location: FF_X62_Y28_N15
\Unit2|tmp_cache[0][0].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~13_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][1]~q\);

-- Location: LCCOMB_X66_Y29_N26
\Unit2|data_out~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~79_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][1]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[0][1]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[1][1]~q\,
	datac => \Unit2|tmp_cache[0][0].words[0][1]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~79_combout\);

-- Location: LCCOMB_X62_Y25_N20
\Unit2|data_out~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~80_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~79_combout\ & ((\Unit2|tmp_cache[0][0].words[3][1]~q\))) # (!\Unit2|data_out~79_combout\ & (\Unit2|tmp_cache[0][0].words[2][1]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[2][1]~q\,
	datac => \Unit2|tmp_cache[0][0].words[3][1]~q\,
	datad => \Unit2|data_out~79_combout\,
	combout => \Unit2|data_out~80_combout\);

-- Location: FF_X65_Y25_N25
\Unit2|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[1]~1_combout\,
	asdata => \Unit2|data_out~80_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(1));

-- Location: LCCOMB_X65_Y25_N30
\Unit0|U2|dir_addr[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(1) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(1)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(1),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(1),
	combout => \Unit0|U2|dir_addr\(1));

-- Location: LCCOMB_X70_Y27_N22
\Unit0|U0|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector77~0_combout\ = (\Unit0|U0|WideOr64~0_combout\ & (\Unit0|U2|dir_addr\(5))) # (!\Unit0|U0|WideOr64~0_combout\ & ((\Unit0|U2|dir_addr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(5),
	datac => \Unit0|U2|dir_addr\(1),
	datad => \Unit0|U0|WideOr64~0_combout\,
	combout => \Unit0|U0|Selector77~0_combout\);

-- Location: FF_X70_Y27_N23
\Unit0|U0|RFr2a_ctrl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector77~0_combout\,
	ena => \Unit0|U0|RFr2a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr2a_ctrl\(1));

-- Location: LCCOMB_X69_Y30_N12
\Unit1|U2|Mux21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~8_combout\ = (\Unit1|U2|Mux21~7_combout\ & ((\Unit1|U2|tmp_rf[15][10]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit1|U2|Mux21~7_combout\ & (((\Unit1|U2|tmp_rf[14][10]~q\ & \Unit0|U0|RFr2a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux21~7_combout\,
	datab => \Unit1|U2|tmp_rf[15][10]~q\,
	datac => \Unit1|U2|tmp_rf[14][10]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux21~8_combout\);

-- Location: FF_X68_Y30_N9
\Unit1|U2|tmp_rf[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[6][10]~q\);

-- Location: LCCOMB_X72_Y30_N8
\Unit1|U2|tmp_rf[7][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][10]~feeder_combout\ = \Unit1|U1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux5~1_combout\,
	combout => \Unit1|U2|tmp_rf[7][10]~feeder_combout\);

-- Location: FF_X72_Y30_N9
\Unit1|U2|tmp_rf[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][10]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][10]~q\);

-- Location: LCCOMB_X72_Y30_N16
\Unit1|U2|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~1_combout\ = (\Unit1|U2|Mux21~0_combout\ & (((\Unit1|U2|tmp_rf[7][10]~q\) # (!\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit1|U2|Mux21~0_combout\ & (\Unit1|U2|tmp_rf[6][10]~q\ & ((\Unit0|U0|RFr2a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux21~0_combout\,
	datab => \Unit1|U2|tmp_rf[6][10]~q\,
	datac => \Unit1|U2|tmp_rf[7][10]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux21~1_combout\);

-- Location: FF_X67_Y30_N11
\Unit1|U2|tmp_rf[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][10]~q\);

-- Location: FF_X67_Y31_N25
\Unit1|U2|tmp_rf[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][10]~q\);

-- Location: LCCOMB_X66_Y33_N4
\Unit1|U2|tmp_rf[8][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[8][10]~feeder_combout\ = \Unit1|U1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux5~1_combout\,
	combout => \Unit1|U2|tmp_rf[8][10]~feeder_combout\);

-- Location: FF_X66_Y33_N5
\Unit1|U2|tmp_rf[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[8][10]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][10]~q\);

-- Location: FF_X67_Y31_N3
\Unit1|U2|tmp_rf[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][10]~q\);

-- Location: LCCOMB_X67_Y31_N2
\Unit1|U2|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~2_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[10][10]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[8][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[8][10]~q\,
	datac => \Unit1|U2|tmp_rf[10][10]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux21~2_combout\);

-- Location: LCCOMB_X67_Y31_N24
\Unit1|U2|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~3_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux21~2_combout\ & (\Unit1|U2|tmp_rf[11][10]~q\)) # (!\Unit1|U2|Mux21~2_combout\ & ((\Unit1|U2|tmp_rf[9][10]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[11][10]~q\,
	datac => \Unit1|U2|tmp_rf[9][10]~q\,
	datad => \Unit1|U2|Mux21~2_combout\,
	combout => \Unit1|U2|Mux21~3_combout\);

-- Location: LCCOMB_X67_Y32_N26
\Unit1|U2|tmp_rf[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[1][10]~feeder_combout\ = \Unit1|U1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux5~1_combout\,
	combout => \Unit1|U2|tmp_rf[1][10]~feeder_combout\);

-- Location: FF_X67_Y32_N27
\Unit1|U2|tmp_rf[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[1][10]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][10]~q\);

-- Location: FF_X68_Y33_N7
\Unit1|U2|tmp_rf[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][10]~q\);

-- Location: FF_X67_Y32_N9
\Unit1|U2|tmp_rf[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][10]~q\);

-- Location: LCCOMB_X67_Y32_N8
\Unit1|U2|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|tmp_rf[2][10]~q\) # (\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[0][10]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[0][10]~q\,
	datac => \Unit1|U2|tmp_rf[2][10]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux21~4_combout\);

-- Location: LCCOMB_X70_Y30_N18
\Unit1|U2|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux21~4_combout\ & (\Unit1|U2|tmp_rf[3][10]~q\)) # (!\Unit1|U2|Mux21~4_combout\ & ((\Unit1|U2|tmp_rf[1][10]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[3][10]~q\,
	datab => \Unit1|U2|tmp_rf[1][10]~q\,
	datac => \Unit0|U0|RFr2a_ctrl\(0),
	datad => \Unit1|U2|Mux21~4_combout\,
	combout => \Unit1|U2|Mux21~5_combout\);

-- Location: LCCOMB_X70_Y30_N12
\Unit1|U2|Mux21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2)) # ((\Unit1|U2|Mux21~3_combout\)))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|Mux21~3_combout\,
	datad => \Unit1|U2|Mux21~5_combout\,
	combout => \Unit1|U2|Mux21~6_combout\);

-- Location: LCCOMB_X73_Y28_N12
\Unit1|U2|Mux21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux21~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux21~6_combout\ & (\Unit1|U2|Mux21~8_combout\)) # (!\Unit1|U2|Mux21~6_combout\ & ((\Unit1|U2|Mux21~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(2) & (((\Unit1|U2|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(2),
	datab => \Unit1|U2|Mux21~8_combout\,
	datac => \Unit1|U2|Mux21~1_combout\,
	datad => \Unit1|U2|Mux21~6_combout\,
	combout => \Unit1|U2|Mux21~9_combout\);

-- Location: FF_X72_Y28_N9
\Unit1|U2|RFr2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U2|Mux21~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(10));

-- Location: LCCOMB_X68_Y28_N26
\Unit1|U3|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux27~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U2|RFr2\(10)) # (\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr1[10]~_Duplicate_1_q\ & ((!\Unit1|U3|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[10]~_Duplicate_1_q\,
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U2|RFr2\(10),
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux27~0_combout\);

-- Location: LCCOMB_X70_Y28_N16
\Unit1|U3|mult_result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(10) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT10\)) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|mult_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datab => \Unit1|U3|mult_result\(10),
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(10));

-- Location: LCCOMB_X68_Y28_N28
\Unit1|U3|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux27~1_combout\ = (\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux27~0_combout\ & ((\Unit1|U3|mult_result\(10)))) # (!\Unit1|U3|Mux27~0_combout\ & (\Unit1|U3|Add0~33_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~33_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|Mux27~0_combout\,
	datad => \Unit1|U3|mult_result\(10),
	combout => \Unit1|U3|Mux27~1_combout\);

-- Location: LCCOMB_X68_Y28_N24
\Unit1|U3|alu_tmp[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(10) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux27~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux33~0clkctrl_outclk\,
	datab => \Unit1|U3|alu_tmp\(10),
	datad => \Unit1|U3|Mux27~1_combout\,
	combout => \Unit1|U3|alu_tmp\(10));

-- Location: LCCOMB_X68_Y30_N20
\Unit1|U1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux5~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & ((\Unit2|data_out\(10)) # ((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & (((!\Unit0|U0|RFs_ctrl\(1) & \Unit1|U3|alu_tmp\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(10),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U3|alu_tmp\(10),
	combout => \Unit1|U1|Mux5~0_combout\);

-- Location: LCCOMB_X68_Y30_N8
\Unit1|U1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux5~1_combout\ = (\Unit1|U1|Mux5~0_combout\) # ((\Unit0|U2|IRout\(10) & (\Unit0|U0|big_addr~q\ & \Unit0|U0|RFs_ctrl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(10),
	datab => \Unit0|U0|big_addr~q\,
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U1|Mux5~0_combout\,
	combout => \Unit1|U1|Mux5~1_combout\);

-- Location: FF_X69_Y30_N25
\Unit1|U2|tmp_rf[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux5~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][10]~q\);

-- Location: LCCOMB_X68_Y33_N18
\Unit1|U2|tmp_rf[12][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[12][10]~feeder_combout\ = \Unit1|U1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux5~1_combout\,
	combout => \Unit1|U2|tmp_rf[12][10]~feeder_combout\);

-- Location: FF_X68_Y33_N19
\Unit1|U2|tmp_rf[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[12][10]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][10]~q\);

-- Location: LCCOMB_X69_Y30_N22
\Unit1|U2|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[13][10]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[12][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[13][10]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|tmp_rf[12][10]~q\,
	combout => \Unit1|U2|Mux5~7_combout\);

-- Location: LCCOMB_X69_Y30_N0
\Unit1|U2|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~8_combout\ = (\Unit1|U2|Mux5~7_combout\ & (((\Unit1|U2|tmp_rf[15][10]~q\) # (!\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit1|U2|Mux5~7_combout\ & (\Unit1|U2|tmp_rf[14][10]~q\ & ((\Unit0|U0|RFr1a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[14][10]~q\,
	datab => \Unit1|U2|Mux5~7_combout\,
	datac => \Unit1|U2|tmp_rf[15][10]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux5~8_combout\);

-- Location: LCCOMB_X68_Y33_N12
\Unit1|U2|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|tmp_rf[2][10]~q\) # (\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[0][10]~q\ & ((!\Unit0|U0|RFr1a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][10]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[2][10]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux5~4_combout\);

-- Location: LCCOMB_X70_Y30_N22
\Unit1|U2|tmp_rf[3][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[3][10]~feeder_combout\ = \Unit1|U1|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux5~1_combout\,
	combout => \Unit1|U2|tmp_rf[3][10]~feeder_combout\);

-- Location: FF_X70_Y30_N23
\Unit1|U2|tmp_rf[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[3][10]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][10]~q\);

-- Location: LCCOMB_X68_Y30_N4
\Unit1|U2|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux5~4_combout\ & (\Unit1|U2|tmp_rf[3][10]~q\)) # (!\Unit1|U2|Mux5~4_combout\ & ((\Unit1|U2|tmp_rf[1][10]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|Mux5~4_combout\,
	datac => \Unit1|U2|tmp_rf[3][10]~q\,
	datad => \Unit1|U2|tmp_rf[1][10]~q\,
	combout => \Unit1|U2|Mux5~5_combout\);

-- Location: LCCOMB_X66_Y33_N18
\Unit1|U2|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[10][10]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[10][10]~q\,
	datac => \Unit1|U2|tmp_rf[8][10]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux5~2_combout\);

-- Location: LCCOMB_X67_Y30_N10
\Unit1|U2|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux5~2_combout\ & ((\Unit1|U2|tmp_rf[11][10]~q\))) # (!\Unit1|U2|Mux5~2_combout\ & (\Unit1|U2|tmp_rf[9][10]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[9][10]~q\,
	datac => \Unit1|U2|tmp_rf[11][10]~q\,
	datad => \Unit1|U2|Mux5~2_combout\,
	combout => \Unit1|U2|Mux5~3_combout\);

-- Location: LCCOMB_X68_Y30_N10
\Unit1|U2|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2)) # ((\Unit1|U2|Mux5~3_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|Mux5~5_combout\,
	datad => \Unit1|U2|Mux5~3_combout\,
	combout => \Unit1|U2|Mux5~6_combout\);

-- Location: LCCOMB_X69_Y27_N22
\Unit1|U2|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux5~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux5~6_combout\ & ((\Unit1|U2|Mux5~8_combout\))) # (!\Unit1|U2|Mux5~6_combout\ & (\Unit1|U2|Mux5~1_combout\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux5~1_combout\,
	datab => \Unit1|U2|Mux5~8_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|Mux5~6_combout\,
	combout => \Unit1|U2|Mux5~9_combout\);

-- Location: LCCOMB_X69_Y27_N10
\Unit1|U2|RFr1[10]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[10]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux5~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U2|Mux5~9_combout\,
	combout => \Unit1|U2|RFr1[10]~_Duplicate_1feeder_combout\);

-- Location: FF_X69_Y27_N11
\Unit1|U2|RFr1[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[10]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X65_Y27_N10
\Unit2|address_sent[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[8]~0_combout\ = (\Unit0|U0|big_addr~q\ & !\Unit0|U0|Ms_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|big_addr~q\,
	datad => \Unit0|U0|Ms_ctrl\(0),
	combout => \Unit2|address_sent[8]~0_combout\);

-- Location: LCCOMB_X65_Y27_N4
\Unit2|address_sent[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[10]~3_combout\ = (\Unit2|address_sent[8]~0_combout\ & ((\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[10]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(10),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit1|U2|RFr1[10]~_Duplicate_1_q\,
	datad => \Unit2|address_sent[8]~0_combout\,
	combout => \Unit2|address_sent[10]~3_combout\);

-- Location: LCCOMB_X65_Y23_N16
\Unit2|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector30~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(7)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(39),
	datad => \Unit1|U3|alu_tmp\(7),
	combout => \Unit2|Selector30~0_combout\);

-- Location: FF_X65_Y23_N17
\Unit2|write:changeBlock[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector30~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[39]~q\);

-- Location: LCCOMB_X65_Y23_N8
\Unit2|data_to_write[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[39]~feeder_combout\ = \Unit2|write:changeBlock[39]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[39]~q\,
	combout => \Unit2|data_to_write[39]~feeder_combout\);

-- Location: FF_X65_Y23_N9
\Unit2|data_to_write[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[39]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(39));

-- Location: LCCOMB_X65_Y23_N0
\Unit2|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector28~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(9)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(41),
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit1|U3|alu_tmp\(9),
	combout => \Unit2|Selector28~0_combout\);

-- Location: FF_X65_Y23_N1
\Unit2|write:changeBlock[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector28~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[41]~q\);

-- Location: LCCOMB_X65_Y23_N12
\Unit2|data_to_write[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[41]~feeder_combout\ = \Unit2|write:changeBlock[41]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[41]~q\,
	combout => \Unit2|data_to_write[41]~feeder_combout\);

-- Location: FF_X65_Y23_N13
\Unit2|data_to_write[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[41]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(41));

-- Location: LCCOMB_X62_Y24_N30
\Unit2|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector27~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(10)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Update_Block~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(42),
	datad => \Unit1|U3|alu_tmp\(10),
	combout => \Unit2|Selector27~0_combout\);

-- Location: FF_X62_Y24_N31
\Unit2|write:changeBlock[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector27~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[42]~q\);

-- Location: LCCOMB_X63_Y23_N8
\Unit2|data_to_write[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[42]~feeder_combout\ = \Unit2|write:changeBlock[42]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[42]~q\,
	combout => \Unit2|data_to_write[42]~feeder_combout\);

-- Location: FF_X63_Y23_N9
\Unit2|data_to_write[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[42]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(42));

-- Location: M9K_X64_Y23_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080402010100804020180C0603020100804028140A05030180C060381C0E0704020100804824120905028140A0582C160B06030180C068341A0D070381C0E0783C1E0F08",
	mem_init1 => X"04020100884422110904824120984C26130A05028140A8542A150B0582C160B85C2E170C06030180C06030180B85C2E170B0582C160A8542A150A05028140984C26130904824120884422110804020100783C1E0F070381C0E068341A0D06030180C0582C160B05028140A0482412090402010080381C0E07030180C06028140A050201008040180C06030100804020080402010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099AE8CC671893C7F10",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X62_Y24_N6
\Unit2|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector25~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(12)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(44),
	datac => \Unit1|U3|alu_tmp\(12),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector25~0_combout\);

-- Location: FF_X62_Y24_N7
\Unit2|write:changeBlock[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector25~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[44]~q\);

-- Location: LCCOMB_X63_Y23_N4
\Unit2|data_to_write[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[44]~feeder_combout\ = \Unit2|write:changeBlock[44]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[44]~q\,
	combout => \Unit2|data_to_write[44]~feeder_combout\);

-- Location: FF_X63_Y23_N5
\Unit2|data_to_write[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[44]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(44));

-- Location: LCCOMB_X62_Y24_N24
\Unit2|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector26~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(11)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(43),
	datac => \Unit1|U3|alu_tmp\(11),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector26~0_combout\);

-- Location: FF_X62_Y24_N25
\Unit2|write:changeBlock[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector26~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[43]~q\);

-- Location: LCCOMB_X63_Y23_N6
\Unit2|data_to_write[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[43]~feeder_combout\ = \Unit2|write:changeBlock[43]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[43]~q\,
	combout => \Unit2|data_to_write[43]~feeder_combout\);

-- Location: FF_X63_Y23_N7
\Unit2|data_to_write[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[43]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(43));

-- Location: LCCOMB_X65_Y23_N2
\Unit2|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector29~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(8))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(8),
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(40),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector29~0_combout\);

-- Location: FF_X65_Y23_N3
\Unit2|write:changeBlock[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector29~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[40]~q\);

-- Location: LCCOMB_X65_Y23_N26
\Unit2|data_to_write[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[40]~feeder_combout\ = \Unit2|write:changeBlock[40]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[40]~q\,
	combout => \Unit2|data_to_write[40]~feeder_combout\);

-- Location: FF_X65_Y23_N27
\Unit2|data_to_write[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[40]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(40));

-- Location: LCCOMB_X65_Y23_N18
\Unit2|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector31~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(6)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(38),
	datac => \Unit1|U3|alu_tmp\(6),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector31~0_combout\);

-- Location: FF_X65_Y23_N19
\Unit2|write:changeBlock[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector31~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[38]~q\);

-- Location: LCCOMB_X65_Y23_N22
\Unit2|data_to_write[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[38]~feeder_combout\ = \Unit2|write:changeBlock[38]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[38]~q\,
	combout => \Unit2|data_to_write[38]~feeder_combout\);

-- Location: FF_X65_Y23_N23
\Unit2|data_to_write[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[38]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(38));

-- Location: LCCOMB_X65_Y23_N28
\Unit2|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector32~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(5))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(5),
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(37),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector32~0_combout\);

-- Location: FF_X65_Y23_N29
\Unit2|write:changeBlock[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector32~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[37]~q\);

-- Location: LCCOMB_X65_Y23_N24
\Unit2|data_to_write[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[37]~feeder_combout\ = \Unit2|write:changeBlock[37]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[37]~q\,
	combout => \Unit2|data_to_write[37]~feeder_combout\);

-- Location: FF_X65_Y23_N25
\Unit2|data_to_write[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[37]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(37));

-- Location: LCCOMB_X60_Y30_N12
\Unit2|tmp_cache~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~37_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(41))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(41),
	datad => \Unit1|U3|alu_tmp\(9),
	combout => \Unit2|tmp_cache~37_combout\);

-- Location: FF_X59_Y29_N21
\Unit2|tmp_cache[3][1].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~37_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][9]~q\);

-- Location: LCCOMB_X58_Y28_N24
\Unit2|tmp_cache~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~53_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(25))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(25),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(9),
	combout => \Unit2|tmp_cache~53_combout\);

-- Location: LCCOMB_X58_Y29_N0
\Unit2|tmp_cache[3][1].words[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][9]~feeder_combout\ = \Unit2|tmp_cache~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~53_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][9]~feeder_combout\);

-- Location: FF_X58_Y29_N1
\Unit2|tmp_cache[3][1].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][9]~q\);

-- Location: LCCOMB_X57_Y28_N26
\Unit2|tmp_cache~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~21_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(57))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(57),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(9),
	combout => \Unit2|tmp_cache~21_combout\);

-- Location: FF_X58_Y29_N15
\Unit2|tmp_cache[3][1].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~21_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][9]~q\);

-- Location: LCCOMB_X58_Y29_N14
\Unit2|data_out~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~221_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][9]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][9]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][9]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~221_combout\);

-- Location: LCCOMB_X59_Y29_N20
\Unit2|data_out~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~222_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~221_combout\ & (\Unit2|tmp_cache[3][1].words[3][9]~q\)) # (!\Unit2|data_out~221_combout\ & ((\Unit2|tmp_cache[3][1].words[1][9]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[3][9]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][1].words[1][9]~q\,
	datad => \Unit2|data_out~221_combout\,
	combout => \Unit2|data_out~222_combout\);

-- Location: LCCOMB_X60_Y27_N24
\Unit2|tmp_cache[2][1].words[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][9]~feeder_combout\ = \Unit2|tmp_cache~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~37_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][9]~feeder_combout\);

-- Location: FF_X60_Y27_N25
\Unit2|tmp_cache[2][1].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][9]~q\);

-- Location: LCCOMB_X60_Y28_N0
\Unit2|tmp_cache~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~69_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(9))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(9),
	datad => \Unit1|U3|alu_tmp\(9),
	combout => \Unit2|tmp_cache~69_combout\);

-- Location: FF_X60_Y27_N11
\Unit2|tmp_cache[2][1].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~69_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][9]~q\);

-- Location: LCCOMB_X58_Y27_N10
\Unit2|tmp_cache[2][1].words[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][9]~feeder_combout\ = \Unit2|tmp_cache~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~53_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][9]~feeder_combout\);

-- Location: LCCOMB_X60_Y27_N0
\Unit2|tmp_cache[2][1].words[2][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][0]~2_combout\ = (\Unit2|tmp_cache[2][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~4_combout\ & \Unit2|tmp_cache[0][0].words[2][0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[3][0]~0_combout\,
	datab => \Unit2|tag~4_combout\,
	datac => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\);

-- Location: FF_X58_Y27_N11
\Unit2|tmp_cache[2][1].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][9]~q\);

-- Location: FF_X58_Y27_N25
\Unit2|tmp_cache[2][1].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~21_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][9]~q\);

-- Location: LCCOMB_X58_Y27_N24
\Unit2|data_out~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~223_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][9]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][9]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[2][9]~q\,
	datac => \Unit2|tmp_cache[2][1].words[0][9]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~223_combout\);

-- Location: LCCOMB_X60_Y27_N10
\Unit2|data_out~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~224_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~223_combout\ & ((\Unit2|tmp_cache[2][1].words[3][9]~q\))) # (!\Unit2|data_out~223_combout\ & (\Unit2|tmp_cache[2][1].words[1][9]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[1][9]~q\,
	datac => \Unit2|tmp_cache[2][1].words[3][9]~q\,
	datad => \Unit2|data_out~223_combout\,
	combout => \Unit2|data_out~224_combout\);

-- Location: LCCOMB_X63_Y29_N22
\Unit2|data_out~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~225_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out~224_combout\) # (\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & (\Unit2|data_out\(9) & ((!\Unit2|data_out[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~38_combout\,
	datab => \Unit2|data_out\(9),
	datac => \Unit2|data_out~224_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~225_combout\);

-- Location: LCCOMB_X63_Y29_N0
\Unit2|data_out~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~228_combout\ = (\Unit2|data_out~225_combout\ & ((\Unit2|data_out~227_combout\) # ((!\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out~225_combout\ & (((\Unit2|data_out~222_combout\ & \Unit2|data_out[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~227_combout\,
	datab => \Unit2|data_out~222_combout\,
	datac => \Unit2|data_out~225_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~228_combout\);

-- Location: FF_X56_Y28_N23
\Unit2|tmp_cache[0][1].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~69_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][9]~q\);

-- Location: LCCOMB_X56_Y28_N30
\Unit2|tmp_cache[0][1].words[0][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[0][9]~feeder_combout\ = \Unit2|tmp_cache~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~21_combout\,
	combout => \Unit2|tmp_cache[0][1].words[0][9]~feeder_combout\);

-- Location: FF_X56_Y28_N31
\Unit2|tmp_cache[0][1].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[0][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][9]~q\);

-- Location: LCCOMB_X56_Y28_N16
\Unit2|data_out~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~234_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[1][9]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][1].words[0][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][9]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[0][9]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~234_combout\);

-- Location: LCCOMB_X56_Y28_N22
\Unit2|data_out~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~235_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~234_combout\ & ((\Unit2|tmp_cache[0][1].words[3][9]~q\))) # (!\Unit2|data_out~234_combout\ & (\Unit2|tmp_cache[0][1].words[2][9]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[2][9]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[3][9]~q\,
	datad => \Unit2|data_out~234_combout\,
	combout => \Unit2|data_out~235_combout\);

-- Location: FF_X55_Y28_N15
\Unit2|tmp_cache[2][0].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~69_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][9]~q\);

-- Location: LCCOMB_X58_Y28_N22
\Unit2|tmp_cache[2][0].words[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][9]~feeder_combout\ = \Unit2|tmp_cache~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~53_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][9]~feeder_combout\);

-- Location: FF_X58_Y28_N23
\Unit2|tmp_cache[2][0].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][9]~q\);

-- Location: LCCOMB_X55_Y28_N14
\Unit2|data_out~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~230_combout\ = (\Unit2|data_out~229_combout\ & (((\Unit2|tmp_cache[2][0].words[3][9]~q\)) # (!\Unit0|U3|Mux14~1_combout\))) # (!\Unit2|data_out~229_combout\ & (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][0].words[2][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~229_combout\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[3][9]~q\,
	datad => \Unit2|tmp_cache[2][0].words[2][9]~q\,
	combout => \Unit2|data_out~230_combout\);

-- Location: LCCOMB_X63_Y29_N2
\Unit2|data_out~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~233_combout\ = (\Unit2|data_out[9]~34_combout\ & (((\Unit2|data_out~230_combout\) # (\Unit2|data_out[9]~31_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & (\Unit2|data_out~232_combout\ & ((!\Unit2|data_out[9]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~232_combout\,
	datab => \Unit2|data_out~230_combout\,
	datac => \Unit2|data_out[9]~34_combout\,
	datad => \Unit2|data_out[9]~31_combout\,
	combout => \Unit2|data_out~233_combout\);

-- Location: LCCOMB_X63_Y29_N16
\Unit2|data_out~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~236_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~233_combout\ & ((\Unit2|data_out~235_combout\))) # (!\Unit2|data_out~233_combout\ & (\Unit2|data_out~228_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~31_combout\,
	datab => \Unit2|data_out~228_combout\,
	datac => \Unit2|data_out~235_combout\,
	datad => \Unit2|data_out~233_combout\,
	combout => \Unit2|data_out~236_combout\);

-- Location: LCCOMB_X63_Y29_N18
\Unit2|data_out[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~9_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~238_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~236_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~238_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~236_combout\,
	combout => \Unit2|data_out[9]~9_combout\);

-- Location: FF_X60_Y28_N1
\Unit2|tmp_cache[0][0].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~69_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][9]~q\);

-- Location: FF_X60_Y30_N13
\Unit2|tmp_cache[0][0].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~37_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][9]~q\);

-- Location: LCCOMB_X60_Y31_N2
\Unit2|data_out~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~239_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[1][9]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[0][9]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[0][9]~q\,
	datab => \Unit2|tmp_cache[0][0].words[1][9]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~239_combout\);

-- Location: LCCOMB_X60_Y31_N4
\Unit2|data_out~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~240_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~239_combout\ & ((\Unit2|tmp_cache[0][0].words[3][9]~q\))) # (!\Unit2|data_out~239_combout\ & (\Unit2|tmp_cache[0][0].words[2][9]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[2][9]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][0].words[3][9]~q\,
	datad => \Unit2|data_out~239_combout\,
	combout => \Unit2|data_out~240_combout\);

-- Location: FF_X63_Y29_N19
\Unit2|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[9]~9_combout\,
	asdata => \Unit2|data_out~240_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(9));

-- Location: LCCOMB_X63_Y29_N30
\Unit0|U2|IRout[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(9) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(9)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(9),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(9),
	combout => \Unit0|U2|IRout\(9));

-- Location: LCCOMB_X69_Y28_N10
\Unit1|U1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux6~0_combout\ = (\Unit0|U0|RFs_ctrl\(1) & (((\Unit0|U0|RFs_ctrl\(0))))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit0|U0|RFs_ctrl\(0) & (\Unit2|data_out\(9))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit1|U3|alu_tmp\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(9),
	datab => \Unit0|U0|RFs_ctrl\(1),
	datac => \Unit1|U3|alu_tmp\(9),
	datad => \Unit0|U0|RFs_ctrl\(0),
	combout => \Unit1|U1|Mux6~0_combout\);

-- Location: LCCOMB_X68_Y30_N14
\Unit1|U1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux6~1_combout\ = (\Unit1|U1|Mux6~0_combout\) # ((\Unit0|U0|RFs_ctrl\(1) & (\Unit0|U2|IRout\(9) & \Unit0|U0|big_addr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(1),
	datab => \Unit0|U2|IRout\(9),
	datac => \Unit0|U0|big_addr~q\,
	datad => \Unit1|U1|Mux6~0_combout\,
	combout => \Unit1|U1|Mux6~1_combout\);

-- Location: LCCOMB_X68_Y30_N24
\Unit1|U2|tmp_rf[14][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[14][9]~feeder_combout\ = \Unit1|U1|Mux6~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux6~1_combout\,
	combout => \Unit1|U2|tmp_rf[14][9]~feeder_combout\);

-- Location: FF_X68_Y30_N25
\Unit1|U2|tmp_rf[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[14][9]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][9]~q\);

-- Location: LCCOMB_X68_Y30_N18
\Unit1|U2|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~1_combout\ = (\Unit1|U2|Mux6~0_combout\ & ((\Unit1|U2|tmp_rf[14][9]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit1|U2|Mux6~0_combout\ & (((\Unit1|U2|tmp_rf[6][9]~q\ & \Unit0|U0|RFr1a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux6~0_combout\,
	datab => \Unit1|U2|tmp_rf[14][9]~q\,
	datac => \Unit1|U2|tmp_rf[6][9]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(2),
	combout => \Unit1|U2|Mux6~1_combout\);

-- Location: FF_X69_Y31_N19
\Unit1|U2|tmp_rf[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][9]~q\);

-- Location: FF_X69_Y31_N13
\Unit1|U2|tmp_rf[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux6~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][9]~q\);

-- Location: LCCOMB_X69_Y31_N12
\Unit1|U2|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[5][9]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[1][9]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[5][9]~q\,
	datac => \Unit1|U2|tmp_rf[1][9]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux6~2_combout\);

-- Location: LCCOMB_X66_Y31_N18
\Unit1|U2|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux6~2_combout\ & ((\Unit1|U2|tmp_rf[13][9]~q\))) # (!\Unit1|U2|Mux6~2_combout\ & (\Unit1|U2|tmp_rf[9][9]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[9][9]~q\,
	datac => \Unit1|U2|tmp_rf[13][9]~q\,
	datad => \Unit1|U2|Mux6~2_combout\,
	combout => \Unit1|U2|Mux6~3_combout\);

-- Location: LCCOMB_X70_Y33_N26
\Unit1|U2|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux6~3_combout\))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux6~5_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|Mux6~3_combout\,
	combout => \Unit1|U2|Mux6~6_combout\);

-- Location: LCCOMB_X69_Y29_N24
\Unit1|U2|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux6~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux6~6_combout\ & (\Unit1|U2|Mux6~8_combout\)) # (!\Unit1|U2|Mux6~6_combout\ & ((\Unit1|U2|Mux6~1_combout\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux6~8_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|Mux6~1_combout\,
	datad => \Unit1|U2|Mux6~6_combout\,
	combout => \Unit1|U2|Mux6~9_combout\);

-- Location: FF_X69_Y29_N25
\Unit1|U2|RFr1[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux6~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X65_Y27_N18
\Unit2|address_sent[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[9]~2_combout\ = (\Unit2|address_sent[8]~0_combout\ & ((\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[9]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(9),
	datab => \Unit1|U2|RFr1[9]~_Duplicate_1_q\,
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit2|address_sent[8]~0_combout\,
	combout => \Unit2|address_sent[9]~2_combout\);

-- Location: LCCOMB_X60_Y28_N28
\Unit2|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector60~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(9)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(9),
	datad => \Unit1|U3|alu_tmp\(9),
	combout => \Unit2|Selector60~0_combout\);

-- Location: FF_X60_Y28_N29
\Unit2|write:changeBlock[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector60~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[9]~q\);

-- Location: LCCOMB_X60_Y24_N16
\Unit2|data_to_write[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[9]~feeder_combout\ = \Unit2|write:changeBlock[9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[9]~q\,
	combout => \Unit2|data_to_write[9]~feeder_combout\);

-- Location: FF_X60_Y24_N17
\Unit2|data_to_write[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[9]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(9));

-- Location: LCCOMB_X60_Y28_N16
\Unit2|tmp_cache~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~71_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(11))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(11),
	datac => \Unit1|U3|alu_tmp\(11),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~71_combout\);

-- Location: LCCOMB_X59_Y27_N16
\Unit2|tmp_cache[1][1].words[3][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][11]~feeder_combout\ = \Unit2|tmp_cache~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~71_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][11]~feeder_combout\);

-- Location: FF_X59_Y27_N17
\Unit2|tmp_cache[1][1].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[3][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][11]~q\);

-- Location: LCCOMB_X58_Y28_N20
\Unit2|tmp_cache~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~55_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(27))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(27),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(11),
	combout => \Unit2|tmp_cache~55_combout\);

-- Location: FF_X59_Y27_N7
\Unit2|tmp_cache[1][1].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~55_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][11]~q\);

-- Location: LCCOMB_X60_Y30_N4
\Unit2|tmp_cache~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~39_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(43))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(43),
	datad => \Unit1|U3|alu_tmp\(11),
	combout => \Unit2|tmp_cache~39_combout\);

-- Location: LCCOMB_X58_Y30_N4
\Unit2|tmp_cache[1][1].words[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][11]~feeder_combout\ = \Unit2|tmp_cache~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~39_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][11]~feeder_combout\);

-- Location: FF_X58_Y30_N5
\Unit2|tmp_cache[1][1].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][11]~q\);

-- Location: LCCOMB_X57_Y28_N14
\Unit2|tmp_cache~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~23_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(59))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(59),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(11),
	combout => \Unit2|tmp_cache~23_combout\);

-- Location: FF_X58_Y30_N11
\Unit2|tmp_cache[1][1].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~23_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][11]~q\);

-- Location: LCCOMB_X58_Y30_N10
\Unit2|data_out~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~266_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][11]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][11]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][11]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~266_combout\);

-- Location: LCCOMB_X59_Y27_N6
\Unit2|data_out~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~267_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~266_combout\ & (\Unit2|tmp_cache[1][1].words[3][11]~q\)) # (!\Unit2|data_out~266_combout\ & ((\Unit2|tmp_cache[1][1].words[2][11]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[3][11]~q\,
	datac => \Unit2|tmp_cache[1][1].words[2][11]~q\,
	datad => \Unit2|data_out~266_combout\,
	combout => \Unit2|data_out~267_combout\);

-- Location: FF_X63_Y25_N31
\Unit2|tmp_cache[2][1].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~71_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][11]~q\);

-- Location: FF_X63_Y25_N21
\Unit2|tmp_cache[2][1].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~23_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][11]~q\);

-- Location: LCCOMB_X63_Y25_N20
\Unit2|data_out~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~263_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[2][1].words[2][11]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[2][1].words[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][11]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][11]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~263_combout\);

-- Location: LCCOMB_X63_Y25_N30
\Unit2|data_out~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~264_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~263_combout\ & ((\Unit2|tmp_cache[2][1].words[3][11]~q\))) # (!\Unit2|data_out~263_combout\ & (\Unit2|tmp_cache[2][1].words[1][11]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[1][11]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][11]~q\,
	datad => \Unit2|data_out~263_combout\,
	combout => \Unit2|data_out~264_combout\);

-- Location: LCCOMB_X63_Y25_N28
\Unit2|data_out~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~265_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out[9]~43_combout\) # (\Unit2|data_out~264_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & (\Unit2|data_out\(11) & (!\Unit2|data_out[9]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~38_combout\,
	datab => \Unit2|data_out\(11),
	datac => \Unit2|data_out[9]~43_combout\,
	datad => \Unit2|data_out~264_combout\,
	combout => \Unit2|data_out~265_combout\);

-- Location: LCCOMB_X63_Y25_N2
\Unit2|data_out~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~268_combout\ = (\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~265_combout\ & ((\Unit2|data_out~267_combout\))) # (!\Unit2|data_out~265_combout\ & (\Unit2|data_out~262_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (((\Unit2|data_out~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~262_combout\,
	datab => \Unit2|data_out[9]~43_combout\,
	datac => \Unit2|data_out~267_combout\,
	datad => \Unit2|data_out~265_combout\,
	combout => \Unit2|data_out~268_combout\);

-- Location: LCCOMB_X59_Y30_N30
\Unit2|tmp_cache[3][0].words[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][11]~feeder_combout\ = \Unit2|tmp_cache~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~39_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][11]~feeder_combout\);

-- Location: FF_X59_Y30_N31
\Unit2|tmp_cache[3][0].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][11]~q\);

-- Location: FF_X57_Y29_N31
\Unit2|tmp_cache[3][0].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~71_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][11]~q\);

-- Location: LCCOMB_X58_Y26_N28
\Unit2|tmp_cache[3][0].words[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][11]~feeder_combout\ = \Unit2|tmp_cache~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~55_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][11]~feeder_combout\);

-- Location: LCCOMB_X59_Y26_N30
\Unit2|tmp_cache[3][0].words[2][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][0]~4_combout\ = (\Unit2|tmp_cache[3][0].words[3][0]~1_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[2][0]~5_combout\ & \Unit2|tmp_cache[3][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	datac => \Unit2|tmp_cache[3][0].words[0][0]~0_combout\,
	datad => \Unit2|tmp_cache[3][0].words[3][0]~1_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\);

-- Location: FF_X58_Y26_N29
\Unit2|tmp_cache[3][0].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][11]~q\);

-- Location: FF_X57_Y29_N13
\Unit2|tmp_cache[3][0].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~23_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][11]~q\);

-- Location: LCCOMB_X57_Y29_N12
\Unit2|data_out~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~271_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][11]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][11]~q\,
	datac => \Unit2|tmp_cache[3][0].words[0][11]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~271_combout\);

-- Location: LCCOMB_X57_Y29_N30
\Unit2|data_out~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~272_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~271_combout\ & ((\Unit2|tmp_cache[3][0].words[3][11]~q\))) # (!\Unit2|data_out~271_combout\ & (\Unit2|tmp_cache[3][0].words[1][11]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[1][11]~q\,
	datac => \Unit2|tmp_cache[3][0].words[3][11]~q\,
	datad => \Unit2|data_out~271_combout\,
	combout => \Unit2|data_out~272_combout\);

-- Location: LCCOMB_X67_Y27_N18
\Unit2|data_out~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~273_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out[9]~34_combout\ & (\Unit2|data_out~270_combout\)) # (!\Unit2|data_out[9]~34_combout\ & 
-- ((\Unit2|data_out~272_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~270_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~272_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~273_combout\);

-- Location: LCCOMB_X67_Y27_N0
\Unit2|data_out~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~276_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~273_combout\ & (\Unit2|data_out~275_combout\)) # (!\Unit2|data_out~273_combout\ & ((\Unit2|data_out~268_combout\))))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~275_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~268_combout\,
	datad => \Unit2|data_out~273_combout\,
	combout => \Unit2|data_out~276_combout\);

-- Location: LCCOMB_X67_Y27_N12
\Unit2|data_out[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[11]~11_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~278_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~276_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~278_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~276_combout\,
	combout => \Unit2|data_out[11]~11_combout\);

-- Location: FF_X60_Y30_N5
\Unit2|tmp_cache[0][0].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~39_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][11]~q\);

-- Location: LCCOMB_X60_Y31_N14
\Unit2|data_out~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~279_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[1][11]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[0][11]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[0][11]~q\,
	datab => \Unit2|tmp_cache[0][0].words[1][11]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~279_combout\);

-- Location: FF_X58_Y28_N21
\Unit2|tmp_cache[0][0].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~55_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][11]~q\);

-- Location: LCCOMB_X60_Y31_N12
\Unit2|data_out~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~280_combout\ = (\Unit2|data_out~279_combout\ & ((\Unit2|tmp_cache[0][0].words[3][11]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~279_combout\ & (((\Unit2|tmp_cache[0][0].words[2][11]~q\ & \Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][11]~q\,
	datab => \Unit2|data_out~279_combout\,
	datac => \Unit2|tmp_cache[0][0].words[2][11]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~280_combout\);

-- Location: FF_X67_Y27_N13
\Unit2|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[11]~11_combout\,
	asdata => \Unit2|data_out~280_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(11));

-- Location: LCCOMB_X67_Y27_N30
\Unit0|U2|IRout[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(11) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(11)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(11),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(11),
	combout => \Unit0|U2|IRout\(11));

-- Location: LCCOMB_X72_Y32_N4
\Unit0|U0|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector68~0_combout\ = (\Unit0|U0|WideOr66~combout\ & (((\Unit0|U2|dir_addr\(7))))) # (!\Unit0|U0|WideOr66~combout\ & ((\Unit0|U0|state.S_LONG_SAVE~q\) # ((\Unit0|U2|IRout\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_SAVE~q\,
	datab => \Unit0|U0|WideOr66~combout\,
	datac => \Unit0|U2|dir_addr\(7),
	datad => \Unit0|U2|IRout\(11),
	combout => \Unit0|U0|Selector68~0_combout\);

-- Location: FF_X72_Y32_N5
\Unit0|U0|RFr1a_ctrl[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector68~0_combout\,
	ena => \Unit0|U0|RFr1a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr1a_ctrl\(3));

-- Location: LCCOMB_X67_Y30_N20
\Unit1|U2|tmp_rf[11][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][8]~feeder_combout\ = \Unit1|U1|Mux7~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux7~1_combout\,
	combout => \Unit1|U2|tmp_rf[11][8]~feeder_combout\);

-- Location: FF_X67_Y30_N21
\Unit1|U2|tmp_rf[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][8]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][8]~q\);

-- Location: FF_X66_Y32_N21
\Unit1|U2|tmp_rf[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][8]~q\);

-- Location: LCCOMB_X66_Y32_N20
\Unit1|U2|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[9][8]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[9][8]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[8][8]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux7~0_combout\);

-- Location: LCCOMB_X67_Y30_N30
\Unit1|U2|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux7~0_combout\ & ((\Unit1|U2|tmp_rf[11][8]~q\))) # (!\Unit1|U2|Mux7~0_combout\ & (\Unit1|U2|tmp_rf[10][8]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][8]~q\,
	datab => \Unit1|U2|tmp_rf[11][8]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(1),
	datad => \Unit1|U2|Mux7~0_combout\,
	combout => \Unit1|U2|Mux7~1_combout\);

-- Location: FF_X65_Y29_N3
\Unit1|U2|tmp_rf[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux7~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][8]~q\);

-- Location: LCCOMB_X65_Y29_N2
\Unit1|U2|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[14][8]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[12][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[14][8]~q\,
	datac => \Unit1|U2|tmp_rf[12][8]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux7~7_combout\);

-- Location: LCCOMB_X70_Y29_N24
\Unit1|U2|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~8_combout\ = (\Unit1|U2|Mux7~7_combout\ & ((\Unit1|U2|tmp_rf[15][8]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit1|U2|Mux7~7_combout\ & (((\Unit0|U0|RFr1a_ctrl\(0) & \Unit1|U2|tmp_rf[13][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][8]~q\,
	datab => \Unit1|U2|Mux7~7_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|tmp_rf[13][8]~q\,
	combout => \Unit1|U2|Mux7~8_combout\);

-- Location: LCCOMB_X69_Y29_N30
\Unit1|U2|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux7~9_combout\ = (\Unit1|U2|Mux7~6_combout\ & (((\Unit1|U2|Mux7~8_combout\)) # (!\Unit0|U0|RFr1a_ctrl\(3)))) # (!\Unit1|U2|Mux7~6_combout\ & (\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux7~6_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(3),
	datac => \Unit1|U2|Mux7~1_combout\,
	datad => \Unit1|U2|Mux7~8_combout\,
	combout => \Unit1|U2|Mux7~9_combout\);

-- Location: FF_X69_Y29_N31
\Unit1|U2|RFr1[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|Mux7~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X65_Y27_N28
\Unit2|address_sent[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[8]~1_combout\ = (\Unit2|address_sent[8]~0_combout\ & ((\Unit0|U0|Ms_ctrl\(1) & (\Unit1|U2|RFr1[8]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U1|tmp_PC\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[8]~0_combout\,
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit1|U2|RFr1[8]~_Duplicate_1_q\,
	datad => \Unit0|U1|tmp_PC\(8),
	combout => \Unit2|address_sent[8]~1_combout\);

-- Location: LCCOMB_X60_Y30_N24
\Unit2|tmp_cache~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~35_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(39))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(39),
	datad => \Unit1|U3|alu_tmp\(7),
	combout => \Unit2|tmp_cache~35_combout\);

-- Location: LCCOMB_X61_Y30_N20
\Unit2|tmp_cache[1][0].words[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][7]~feeder_combout\ = \Unit2|tmp_cache~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~35_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][7]~feeder_combout\);

-- Location: FF_X61_Y30_N21
\Unit2|tmp_cache[1][0].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][7]~q\);

-- Location: LCCOMB_X60_Y28_N10
\Unit2|tmp_cache~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~67_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(7))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(7),
	datac => \Unit1|U3|alu_tmp\(7),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~67_combout\);

-- Location: LCCOMB_X62_Y26_N22
\Unit2|tmp_cache[1][0].words[3][0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[3][0]~4_combout\ = (\Unit2|tmp_cache[1][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[3][0]~7_combout\ & \Unit2|tag~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][0]~7_combout\,
	datab => \Unit2|tmp_cache[1][0].words[3][0]~0_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tag~2_combout\,
	combout => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\);

-- Location: FF_X59_Y25_N31
\Unit2|tmp_cache[1][0].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~67_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][7]~q\);

-- Location: LCCOMB_X62_Y28_N22
\Unit2|tmp_cache~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~19_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(55)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(7),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(55),
	combout => \Unit2|tmp_cache~19_combout\);

-- Location: LCCOMB_X62_Y26_N16
\Unit2|tmp_cache[1][0].words[0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][0]~1_combout\ = (\Unit2|tmp_cache[1][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~2_combout\ & \Unit2|tmp_cache[0][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[3][0]~0_combout\,
	datab => \Unit2|tag~2_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\);

-- Location: FF_X63_Y28_N25
\Unit2|tmp_cache[1][0].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~19_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][7]~q\);

-- Location: LCCOMB_X63_Y28_N24
\Unit2|data_out~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~197_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[1][0].words[2][7]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[1][0].words[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[2][7]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[1][0].words[0][7]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~197_combout\);

-- Location: LCCOMB_X59_Y25_N30
\Unit2|data_out~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~198_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~197_combout\ & ((\Unit2|tmp_cache[1][0].words[3][7]~q\))) # (!\Unit2|data_out~197_combout\ & (\Unit2|tmp_cache[1][0].words[1][7]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][7]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][7]~q\,
	datad => \Unit2|data_out~197_combout\,
	combout => \Unit2|data_out~198_combout\);

-- Location: LCCOMB_X62_Y30_N18
\Unit2|tmp_cache[3][1].words[3][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][7]~feeder_combout\ = \Unit2|tmp_cache~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~67_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][7]~feeder_combout\);

-- Location: FF_X62_Y30_N19
\Unit2|tmp_cache[3][1].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][7]~q\);

-- Location: FF_X62_Y30_N17
\Unit2|tmp_cache[3][1].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~35_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][7]~q\);

-- Location: LCCOMB_X58_Y28_N4
\Unit2|tmp_cache~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~51_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(23))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(23),
	datad => \Unit1|U3|alu_tmp\(7),
	combout => \Unit2|tmp_cache~51_combout\);

-- Location: LCCOMB_X59_Y31_N24
\Unit2|tmp_cache[3][1].words[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][7]~feeder_combout\ = \Unit2|tmp_cache~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~51_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][7]~feeder_combout\);

-- Location: FF_X59_Y31_N25
\Unit2|tmp_cache[3][1].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][7]~q\);

-- Location: FF_X63_Y31_N15
\Unit2|tmp_cache[3][1].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~19_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][7]~q\);

-- Location: LCCOMB_X63_Y31_N14
\Unit2|data_out~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~181_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][1].words[2][7]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][1].words[0][7]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][7]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][7]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~181_combout\);

-- Location: LCCOMB_X62_Y30_N16
\Unit2|data_out~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~182_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~181_combout\ & (\Unit2|tmp_cache[3][1].words[3][7]~q\)) # (!\Unit2|data_out~181_combout\ & ((\Unit2|tmp_cache[3][1].words[1][7]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[3][7]~q\,
	datac => \Unit2|tmp_cache[3][1].words[1][7]~q\,
	datad => \Unit2|data_out~181_combout\,
	combout => \Unit2|data_out~182_combout\);

-- Location: LCCOMB_X59_Y28_N4
\Unit2|tmp_cache[1][1].words[3][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][7]~feeder_combout\ = \Unit2|tmp_cache~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~67_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][7]~feeder_combout\);

-- Location: FF_X59_Y28_N5
\Unit2|tmp_cache[1][1].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[3][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][7]~q\);

-- Location: LCCOMB_X63_Y28_N0
\Unit2|tmp_cache[1][1].words[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][7]~feeder_combout\ = \Unit2|tmp_cache~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~35_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][7]~feeder_combout\);

-- Location: FF_X63_Y28_N1
\Unit2|tmp_cache[1][1].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][7]~q\);

-- Location: LCCOMB_X63_Y28_N30
\Unit2|data_out~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~186_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[1][1].words[1][7]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[0][7]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[0][7]~q\,
	datab => \Unit2|tmp_cache[1][1].words[1][7]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~186_combout\);

-- Location: LCCOMB_X63_Y28_N16
\Unit2|data_out~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~187_combout\ = (\Unit2|data_out~186_combout\ & (((\Unit2|tmp_cache[1][1].words[3][7]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~186_combout\ & (\Unit2|tmp_cache[1][1].words[2][7]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[2][7]~q\,
	datab => \Unit2|tmp_cache[1][1].words[3][7]~q\,
	datac => \Unit2|data_out~186_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~187_combout\);

-- Location: LCCOMB_X62_Y29_N28
\Unit2|tmp_cache[2][1].words[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][7]~feeder_combout\ = \Unit2|tmp_cache~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~35_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][7]~feeder_combout\);

-- Location: FF_X62_Y29_N29
\Unit2|tmp_cache[2][1].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][7]~q\);

-- Location: FF_X62_Y29_N11
\Unit2|tmp_cache[2][1].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~67_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][7]~q\);

-- Location: FF_X61_Y27_N3
\Unit2|tmp_cache[2][1].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~19_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][7]~q\);

-- Location: LCCOMB_X61_Y27_N2
\Unit2|data_out~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~183_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][7]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][7]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][7]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][7]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~183_combout\);

-- Location: LCCOMB_X62_Y29_N10
\Unit2|data_out~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~184_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~183_combout\ & ((\Unit2|tmp_cache[2][1].words[3][7]~q\))) # (!\Unit2|data_out~183_combout\ & (\Unit2|tmp_cache[2][1].words[1][7]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[1][7]~q\,
	datac => \Unit2|tmp_cache[2][1].words[3][7]~q\,
	datad => \Unit2|data_out~183_combout\,
	combout => \Unit2|data_out~184_combout\);

-- Location: LCCOMB_X67_Y29_N0
\Unit2|data_out~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~185_combout\ = (\Unit2|data_out[9]~43_combout\ & (((\Unit2|data_out[9]~38_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~184_combout\))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (\Unit2|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~43_combout\,
	datab => \Unit2|data_out\(7),
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out~184_combout\,
	combout => \Unit2|data_out~185_combout\);

-- Location: LCCOMB_X67_Y29_N26
\Unit2|data_out~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~188_combout\ = (\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~185_combout\ & ((\Unit2|data_out~187_combout\))) # (!\Unit2|data_out~185_combout\ & (\Unit2|data_out~182_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (((\Unit2|data_out~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~43_combout\,
	datab => \Unit2|data_out~182_combout\,
	datac => \Unit2|data_out~187_combout\,
	datad => \Unit2|data_out~185_combout\,
	combout => \Unit2|data_out~188_combout\);

-- Location: LCCOMB_X59_Y30_N10
\Unit2|tmp_cache[3][0].words[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][7]~feeder_combout\ = \Unit2|tmp_cache~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~35_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][7]~feeder_combout\);

-- Location: FF_X59_Y30_N11
\Unit2|tmp_cache[3][0].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][7]~q\);

-- Location: FF_X57_Y29_N7
\Unit2|tmp_cache[3][0].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~67_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][7]~q\);

-- Location: LCCOMB_X58_Y26_N16
\Unit2|tmp_cache[3][0].words[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][7]~feeder_combout\ = \Unit2|tmp_cache~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~51_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][7]~feeder_combout\);

-- Location: FF_X58_Y26_N17
\Unit2|tmp_cache[3][0].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][7]~q\);

-- Location: LCCOMB_X57_Y29_N8
\Unit2|tmp_cache[3][0].words[0][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][7]~feeder_combout\ = \Unit2|tmp_cache~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~19_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][7]~feeder_combout\);

-- Location: FF_X57_Y29_N9
\Unit2|tmp_cache[3][0].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[0][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][7]~q\);

-- Location: LCCOMB_X57_Y29_N18
\Unit2|data_out~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~191_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][7]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][7]~q\,
	datac => \Unit2|tmp_cache[3][0].words[0][7]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~191_combout\);

-- Location: LCCOMB_X57_Y29_N6
\Unit2|data_out~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~192_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~191_combout\ & ((\Unit2|tmp_cache[3][0].words[3][7]~q\))) # (!\Unit2|data_out~191_combout\ & (\Unit2|tmp_cache[3][0].words[1][7]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[1][7]~q\,
	datac => \Unit2|tmp_cache[3][0].words[3][7]~q\,
	datad => \Unit2|data_out~191_combout\,
	combout => \Unit2|data_out~192_combout\);

-- Location: LCCOMB_X67_Y29_N20
\Unit2|data_out~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~193_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out[9]~34_combout\ & (\Unit2|data_out~190_combout\)) # (!\Unit2|data_out[9]~34_combout\ & 
-- ((\Unit2|data_out~192_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~190_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out[9]~34_combout\,
	datad => \Unit2|data_out~192_combout\,
	combout => \Unit2|data_out~193_combout\);

-- Location: LCCOMB_X67_Y29_N2
\Unit2|data_out~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~196_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~193_combout\ & (\Unit2|data_out~195_combout\)) # (!\Unit2|data_out~193_combout\ & ((\Unit2|data_out~188_combout\))))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~195_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~188_combout\,
	datad => \Unit2|data_out~193_combout\,
	combout => \Unit2|data_out~196_combout\);

-- Location: LCCOMB_X67_Y29_N16
\Unit2|data_out[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[7]~7_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~198_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~57_combout\,
	datab => \Unit2|data_out~198_combout\,
	datad => \Unit2|data_out~196_combout\,
	combout => \Unit2|data_out[7]~7_combout\);

-- Location: FF_X60_Y28_N11
\Unit2|tmp_cache[0][0].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~67_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][7]~q\);

-- Location: FF_X62_Y28_N23
\Unit2|tmp_cache[0][0].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~19_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][7]~q\);

-- Location: LCCOMB_X63_Y28_N10
\Unit2|data_out~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~199_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][7]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[0][7]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][7]~q\,
	datab => \Unit2|tmp_cache[0][0].words[0][7]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~199_combout\);

-- Location: LCCOMB_X67_Y29_N4
\Unit2|data_out~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~200_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~199_combout\ & ((\Unit2|tmp_cache[0][0].words[3][7]~q\))) # (!\Unit2|data_out~199_combout\ & (\Unit2|tmp_cache[0][0].words[2][7]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[2][7]~q\,
	datab => \Unit2|tmp_cache[0][0].words[3][7]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|data_out~199_combout\,
	combout => \Unit2|data_out~200_combout\);

-- Location: FF_X67_Y29_N17
\Unit2|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[7]~7_combout\,
	asdata => \Unit2|data_out~200_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(7));

-- Location: LCCOMB_X67_Y29_N10
\Unit1|U1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux8~0_combout\ = (\Unit0|U0|RFs_ctrl\(1) & ((\Unit0|U2|dir_addr\(7)) # ((\Unit0|U0|RFs_ctrl\(0))))) # (!\Unit0|U0|RFs_ctrl\(1) & (((!\Unit0|U0|RFs_ctrl\(0) & \Unit1|U3|alu_tmp\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFs_ctrl\(1),
	datab => \Unit0|U2|dir_addr\(7),
	datac => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U3|alu_tmp\(7),
	combout => \Unit1|U1|Mux8~0_combout\);

-- Location: LCCOMB_X67_Y29_N24
\Unit1|U1|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux8~1_combout\ = (\Unit1|U1|Mux8~0_combout\) # ((\Unit2|data_out\(7) & \Unit0|U0|RFs_ctrl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|data_out\(7),
	datac => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U1|Mux8~0_combout\,
	combout => \Unit1|U1|Mux8~1_combout\);

-- Location: FF_X67_Y29_N25
\Unit1|U2|tmp_rf[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U1|Mux8~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][7]~q\);

-- Location: LCCOMB_X66_Y33_N22
\Unit1|U2|tmp_rf[13][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[13][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[13][7]~feeder_combout\);

-- Location: FF_X66_Y33_N23
\Unit1|U2|tmp_rf[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[13][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][7]~q\);

-- Location: LCCOMB_X67_Y31_N20
\Unit1|U2|tmp_rf[9][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[9][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[9][7]~feeder_combout\);

-- Location: FF_X67_Y31_N21
\Unit1|U2|tmp_rf[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[9][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][7]~q\);

-- Location: FF_X68_Y31_N15
\Unit1|U2|tmp_rf[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux8~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][7]~q\);

-- Location: LCCOMB_X68_Y31_N14
\Unit1|U2|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit0|U0|RFr1a_ctrl\(3) & (\Unit1|U2|tmp_rf[9][7]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[1][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[9][7]~q\,
	datac => \Unit1|U2|tmp_rf[1][7]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux8~0_combout\);

-- Location: LCCOMB_X65_Y31_N12
\Unit1|U2|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux8~0_combout\ & ((\Unit1|U2|tmp_rf[13][7]~q\))) # (!\Unit1|U2|Mux8~0_combout\ & (\Unit1|U2|tmp_rf[5][7]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|tmp_rf[5][7]~q\,
	datac => \Unit1|U2|tmp_rf[13][7]~q\,
	datad => \Unit1|U2|Mux8~0_combout\,
	combout => \Unit1|U2|Mux8~1_combout\);

-- Location: LCCOMB_X66_Y33_N12
\Unit1|U2|tmp_rf[8][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[8][7]~feeder_combout\ = \Unit1|U1|Mux8~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux8~1_combout\,
	combout => \Unit1|U2|tmp_rf[8][7]~feeder_combout\);

-- Location: FF_X66_Y33_N13
\Unit1|U2|tmp_rf[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[8][7]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][7]~q\);

-- Location: FF_X67_Y33_N27
\Unit1|U2|tmp_rf[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux8~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][7]~q\);

-- Location: LCCOMB_X67_Y33_N26
\Unit1|U2|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|tmp_rf[4][7]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[4][7]~q\,
	datac => \Unit1|U2|tmp_rf[0][7]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(2),
	combout => \Unit1|U2|Mux8~4_combout\);

-- Location: LCCOMB_X68_Y33_N8
\Unit1|U2|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux8~4_combout\ & ((\Unit1|U2|tmp_rf[12][7]~q\))) # (!\Unit1|U2|Mux8~4_combout\ & (\Unit1|U2|tmp_rf[8][7]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[8][7]~q\,
	datac => \Unit1|U2|Mux8~4_combout\,
	datad => \Unit1|U2|tmp_rf[12][7]~q\,
	combout => \Unit1|U2|Mux8~5_combout\);

-- Location: LCCOMB_X70_Y31_N10
\Unit1|U2|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~2_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[6][7]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[2][7]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[6][7]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[2][7]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux8~2_combout\);

-- Location: LCCOMB_X70_Y31_N16
\Unit1|U2|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~3_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux8~2_combout\ & ((\Unit1|U2|tmp_rf[14][7]~q\))) # (!\Unit1|U2|Mux8~2_combout\ & (\Unit1|U2|tmp_rf[10][7]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|tmp_rf[10][7]~q\,
	datac => \Unit1|U2|tmp_rf[14][7]~q\,
	datad => \Unit1|U2|Mux8~2_combout\,
	combout => \Unit1|U2|Mux8~3_combout\);

-- Location: LCCOMB_X68_Y33_N14
\Unit1|U2|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (\Unit0|U0|RFr1a_ctrl\(1))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux8~3_combout\))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|Mux8~5_combout\,
	datad => \Unit1|U2|Mux8~3_combout\,
	combout => \Unit1|U2|Mux8~6_combout\);

-- Location: LCCOMB_X69_Y27_N0
\Unit1|U2|Mux8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux8~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|Mux8~6_combout\ & (\Unit1|U2|Mux8~8_combout\)) # (!\Unit1|U2|Mux8~6_combout\ & ((\Unit1|U2|Mux8~1_combout\))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit1|U2|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux8~8_combout\,
	datab => \Unit1|U2|Mux8~1_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(0),
	datad => \Unit1|U2|Mux8~6_combout\,
	combout => \Unit1|U2|Mux8~9_combout\);

-- Location: LCCOMB_X69_Y27_N24
\Unit1|U2|RFr1[7]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[7]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U2|Mux8~9_combout\,
	combout => \Unit1|U2|RFr1[7]~_Duplicate_1feeder_combout\);

-- Location: FF_X69_Y27_N25
\Unit1|U2|RFr1[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[7]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X66_Y27_N10
\Unit0|U3|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux8~2_combout\ = (\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U2|dir_addr\(7)))) # (!\Unit0|U0|Ms_ctrl\(0) & (\Unit1|U2|RFr1[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(1),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit1|U2|RFr1[7]~_Duplicate_1_q\,
	datad => \Unit0|U2|dir_addr\(7),
	combout => \Unit0|U3|Mux8~2_combout\);

-- Location: LCCOMB_X66_Y27_N30
\Unit0|U3|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux8~3_combout\ = (\Unit0|U3|Mux8~2_combout\) # ((\Unit0|U1|tmp_PC\(7) & (!\Unit0|U0|Ms_ctrl\(0) & !\Unit0|U0|Ms_ctrl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(7),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit0|U3|Mux8~2_combout\,
	combout => \Unit0|U3|Mux8~3_combout\);

-- Location: LCCOMB_X61_Y28_N16
\Unit2|tmp_cache~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~68_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(8))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(8),
	datad => \Unit1|U3|alu_tmp\(8),
	combout => \Unit2|tmp_cache~68_combout\);

-- Location: LCCOMB_X55_Y28_N16
\Unit2|tmp_cache[2][0].words[3][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][8]~feeder_combout\ = \Unit2|tmp_cache~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~68_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][8]~feeder_combout\);

-- Location: FF_X55_Y28_N17
\Unit2|tmp_cache[2][0].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][8]~q\);

-- Location: LCCOMB_X58_Y28_N10
\Unit2|tmp_cache~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~52_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(24)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(8),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(24),
	combout => \Unit2|tmp_cache~52_combout\);

-- Location: FF_X58_Y28_N1
\Unit2|tmp_cache[2][0].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~52_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][8]~q\);

-- Location: LCCOMB_X57_Y28_N4
\Unit2|tmp_cache~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~20_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(56))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(56),
	datad => \Unit1|U3|alu_tmp\(8),
	combout => \Unit2|tmp_cache~20_combout\);

-- Location: LCCOMB_X67_Y26_N28
\Unit2|tmp_cache[2][0].words[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][0]~0_combout\ = (!\cpu_rst~input_o\ & (((!\Unit2|read_line\(0) & \Unit2|data_out[9]~362_combout\)) # (!\Unit2|read_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \cpu_rst~input_o\,
	datac => \Unit2|read_line\(0),
	datad => \Unit2|data_out[9]~362_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][0]~0_combout\);

-- Location: LCCOMB_X62_Y26_N4
\Unit2|tmp_cache[2][0].words[0][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[0][0]~1_combout\ = (\Unit2|tmp_cache[2][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~3_combout\ & \Unit2|tmp_cache[0][0].words[0][0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tag~3_combout\,
	datac => \Unit2|tmp_cache[2][0].words[3][0]~0_combout\,
	datad => \Unit2|tmp_cache[0][0].words[0][0]~0_combout\,
	combout => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\);

-- Location: FF_X55_Y28_N29
\Unit2|tmp_cache[2][0].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~20_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][8]~q\);

-- Location: LCCOMB_X55_Y28_N28
\Unit2|data_out~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~201_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][8]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][8]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][8]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~201_combout\);

-- Location: LCCOMB_X58_Y28_N0
\Unit2|data_out~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~202_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~201_combout\ & (\Unit2|tmp_cache[2][0].words[3][8]~q\)) # (!\Unit2|data_out~201_combout\ & ((\Unit2|tmp_cache[2][0].words[2][8]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[3][8]~q\,
	datac => \Unit2|tmp_cache[2][0].words[2][8]~q\,
	datad => \Unit2|data_out~201_combout\,
	combout => \Unit2|data_out~202_combout\);

-- Location: LCCOMB_X58_Y26_N14
\Unit2|tmp_cache[3][0].words[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][8]~feeder_combout\ = \Unit2|tmp_cache~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~52_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][8]~feeder_combout\);

-- Location: FF_X58_Y26_N15
\Unit2|tmp_cache[3][0].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][8]~q\);

-- Location: LCCOMB_X57_Y29_N22
\Unit2|tmp_cache[3][0].words[0][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][8]~feeder_combout\ = \Unit2|tmp_cache~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~20_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][8]~feeder_combout\);

-- Location: FF_X57_Y29_N23
\Unit2|tmp_cache[3][0].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[0][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][8]~q\);

-- Location: LCCOMB_X57_Y29_N20
\Unit2|data_out~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~211_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][8]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][8]~q\,
	datac => \Unit2|tmp_cache[3][0].words[0][8]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~211_combout\);

-- Location: FF_X57_Y29_N25
\Unit2|tmp_cache[3][0].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~68_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][8]~q\);

-- Location: LCCOMB_X60_Y30_N6
\Unit2|tmp_cache~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~36_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(40))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(40),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(8),
	combout => \Unit2|tmp_cache~36_combout\);

-- Location: LCCOMB_X59_Y30_N16
\Unit2|tmp_cache[3][0].words[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][8]~feeder_combout\ = \Unit2|tmp_cache~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~36_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][8]~feeder_combout\);

-- Location: FF_X59_Y30_N17
\Unit2|tmp_cache[3][0].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][8]~q\);

-- Location: LCCOMB_X57_Y29_N24
\Unit2|data_out~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~212_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~211_combout\ & (\Unit2|tmp_cache[3][0].words[3][8]~q\)) # (!\Unit2|data_out~211_combout\ & ((\Unit2|tmp_cache[3][0].words[1][8]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|data_out~211_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|data_out~211_combout\,
	datac => \Unit2|tmp_cache[3][0].words[3][8]~q\,
	datad => \Unit2|tmp_cache[3][0].words[1][8]~q\,
	combout => \Unit2|data_out~212_combout\);

-- Location: LCCOMB_X60_Y27_N20
\Unit2|tmp_cache[2][1].words[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][8]~feeder_combout\ = \Unit2|tmp_cache~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~36_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][8]~feeder_combout\);

-- Location: FF_X60_Y27_N21
\Unit2|tmp_cache[2][1].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][8]~q\);

-- Location: FF_X60_Y27_N23
\Unit2|tmp_cache[2][1].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~68_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][8]~q\);

-- Location: LCCOMB_X58_Y27_N6
\Unit2|tmp_cache[2][1].words[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][8]~feeder_combout\ = \Unit2|tmp_cache~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~52_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][8]~feeder_combout\);

-- Location: FF_X58_Y27_N7
\Unit2|tmp_cache[2][1].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][8]~q\);

-- Location: LCCOMB_X59_Y27_N14
\Unit2|data_out~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~203_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][8]~q\))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (\Unit2|tmp_cache[2][1].words[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[0][8]~q\,
	datab => \Unit2|tmp_cache[2][1].words[2][8]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~203_combout\);

-- Location: LCCOMB_X60_Y27_N22
\Unit2|data_out~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~204_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~203_combout\ & ((\Unit2|tmp_cache[2][1].words[3][8]~q\))) # (!\Unit2|data_out~203_combout\ & (\Unit2|tmp_cache[2][1].words[1][8]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[1][8]~q\,
	datac => \Unit2|tmp_cache[2][1].words[3][8]~q\,
	datad => \Unit2|data_out~203_combout\,
	combout => \Unit2|data_out~204_combout\);

-- Location: LCCOMB_X66_Y29_N12
\Unit2|data_out~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~207_combout\ = (\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~206_combout\) # ((\Unit2|data_out[9]~38_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & (((\Unit2|data_out\(8) & !\Unit2|data_out[9]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~206_combout\,
	datab => \Unit2|data_out\(8),
	datac => \Unit2|data_out[9]~43_combout\,
	datad => \Unit2|data_out[9]~38_combout\,
	combout => \Unit2|data_out~207_combout\);

-- Location: LCCOMB_X66_Y29_N30
\Unit2|data_out~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~210_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~207_combout\ & (\Unit2|data_out~209_combout\)) # (!\Unit2|data_out~207_combout\ & ((\Unit2|data_out~204_combout\))))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~209_combout\,
	datab => \Unit2|data_out[9]~38_combout\,
	datac => \Unit2|data_out~204_combout\,
	datad => \Unit2|data_out~207_combout\,
	combout => \Unit2|data_out~210_combout\);

-- Location: LCCOMB_X66_Y29_N24
\Unit2|data_out~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~213_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out~210_combout\) # (\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & (\Unit2|data_out~212_combout\ & ((!\Unit2|data_out[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~31_combout\,
	datab => \Unit2|data_out~212_combout\,
	datac => \Unit2|data_out~210_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~213_combout\);

-- Location: LCCOMB_X66_Y29_N18
\Unit2|data_out~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~216_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~213_combout\ & (\Unit2|data_out~215_combout\)) # (!\Unit2|data_out~213_combout\ & ((\Unit2|data_out~202_combout\))))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~215_combout\,
	datab => \Unit2|data_out[9]~34_combout\,
	datac => \Unit2|data_out~202_combout\,
	datad => \Unit2|data_out~213_combout\,
	combout => \Unit2|data_out~216_combout\);

-- Location: LCCOMB_X66_Y29_N6
\Unit2|data_out[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[8]~8_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~218_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~216_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~218_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~216_combout\,
	combout => \Unit2|data_out[8]~8_combout\);

-- Location: FF_X58_Y28_N11
\Unit2|tmp_cache[0][0].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~52_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][8]~q\);

-- Location: FF_X61_Y28_N17
\Unit2|tmp_cache[0][0].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~68_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][8]~q\);

-- Location: LCCOMB_X60_Y31_N0
\Unit2|data_out~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~220_combout\ = (\Unit2|data_out~219_combout\ & (((\Unit2|tmp_cache[0][0].words[3][8]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~219_combout\ & (\Unit2|tmp_cache[0][0].words[2][8]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~219_combout\,
	datab => \Unit2|tmp_cache[0][0].words[2][8]~q\,
	datac => \Unit2|tmp_cache[0][0].words[3][8]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~220_combout\);

-- Location: FF_X66_Y29_N7
\Unit2|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[8]~8_combout\,
	asdata => \Unit2|data_out~220_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(8));

-- Location: LCCOMB_X66_Y29_N22
\Unit0|U2|IRout[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(8) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(8)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(8),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(8),
	combout => \Unit0|U2|IRout\(8));

-- Location: LCCOMB_X66_Y29_N28
\Unit0|U3|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux15~0_combout\ = (\Unit0|U0|Ms_ctrl\(0) & (((\Unit0|U2|dir_addr\(0)) # (!\Unit0|U0|Ms_ctrl\(1))))) # (!\Unit0|U0|Ms_ctrl\(0) & (\Unit1|U2|RFr1[0]~_Duplicate_1_q\ & ((\Unit0|U0|Ms_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[0]~_Duplicate_1_q\,
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U2|dir_addr\(0),
	datad => \Unit0|U0|Ms_ctrl\(1),
	combout => \Unit0|U3|Mux15~0_combout\);

-- Location: LCCOMB_X66_Y29_N10
\Unit0|U3|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux15~1_combout\ = (\Unit0|U0|Ms_ctrl\(1) & (((\Unit0|U3|Mux15~0_combout\)))) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U3|Mux15~0_combout\ & ((\Unit0|U2|IRout\(8)))) # (!\Unit0|U3|Mux15~0_combout\ & (\Unit0|U1|tmp_PC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(0),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit0|U2|IRout\(8),
	datad => \Unit0|U3|Mux15~0_combout\,
	combout => \Unit0|U3|Mux15~1_combout\);

-- Location: LCCOMB_X60_Y28_N4
\Unit2|tmp_cache~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~65_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(5))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(5),
	datad => \Unit1|U3|alu_tmp\(5),
	combout => \Unit2|tmp_cache~65_combout\);

-- Location: FF_X59_Y25_N25
\Unit2|tmp_cache[1][0].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~65_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][5]~q\);

-- Location: LCCOMB_X62_Y27_N22
\Unit2|tmp_cache~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~49_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(21))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(21),
	datad => \Unit1|U3|alu_tmp\(5),
	combout => \Unit2|tmp_cache~49_combout\);

-- Location: LCCOMB_X62_Y23_N24
\Unit2|tmp_cache[1][0].words[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][5]~feeder_combout\ = \Unit2|tmp_cache~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~49_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y26_N20
\Unit2|tmp_cache[1][0].words[2][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][0]~3_combout\ = (\Unit2|tmp_cache[1][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tag~2_combout\ & \Unit2|tmp_cache[0][0].words[2][0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[3][0]~0_combout\,
	datab => \Unit2|tag~2_combout\,
	datac => \Unit2|read_replace~q\,
	datad => \Unit2|tmp_cache[0][0].words[2][0]~5_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\);

-- Location: FF_X62_Y23_N25
\Unit2|tmp_cache[1][0].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][5]~q\);

-- Location: LCCOMB_X62_Y28_N2
\Unit2|tmp_cache~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~17_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(53))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(53),
	datac => \Unit1|U3|alu_tmp\(5),
	combout => \Unit2|tmp_cache~17_combout\);

-- Location: LCCOMB_X63_Y28_N4
\Unit2|tmp_cache[1][0].words[0][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][5]~feeder_combout\ = \Unit2|tmp_cache~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~17_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][5]~feeder_combout\);

-- Location: FF_X63_Y28_N5
\Unit2|tmp_cache[1][0].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[0][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][5]~q\);

-- Location: LCCOMB_X59_Y25_N10
\Unit2|data_out~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~157_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[1][0].words[2][5]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[1][0].words[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[2][5]~q\,
	datac => \Unit2|tmp_cache[1][0].words[0][5]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~157_combout\);

-- Location: LCCOMB_X59_Y25_N24
\Unit2|data_out~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~158_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~157_combout\ & ((\Unit2|tmp_cache[1][0].words[3][5]~q\))) # (!\Unit2|data_out~157_combout\ & (\Unit2|tmp_cache[1][0].words[1][5]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[1][5]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[1][0].words[3][5]~q\,
	datad => \Unit2|data_out~157_combout\,
	combout => \Unit2|data_out~158_combout\);

-- Location: LCCOMB_X63_Y30_N30
\Unit2|tmp_cache~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~33_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(37)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(5),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(37),
	combout => \Unit2|tmp_cache~33_combout\);

-- Location: LCCOMB_X62_Y30_N24
\Unit2|tmp_cache[3][1].words[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][5]~feeder_combout\ = \Unit2|tmp_cache~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~33_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][5]~feeder_combout\);

-- Location: FF_X62_Y30_N25
\Unit2|tmp_cache[3][1].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][5]~q\);

-- Location: LCCOMB_X63_Y27_N16
\Unit2|tmp_cache[3][1].words[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][5]~feeder_combout\ = \Unit2|tmp_cache~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~49_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][5]~feeder_combout\);

-- Location: FF_X63_Y27_N17
\Unit2|tmp_cache[3][1].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][5]~q\);

-- Location: FF_X63_Y27_N15
\Unit2|tmp_cache[3][1].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~17_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][5]~q\);

-- Location: LCCOMB_X63_Y27_N14
\Unit2|data_out~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~141_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][1].words[2][5]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][1].words[0][5]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][5]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][5]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~141_combout\);

-- Location: LCCOMB_X60_Y25_N14
\Unit2|data_out~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~142_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~141_combout\ & (\Unit2|tmp_cache[3][1].words[3][5]~q\)) # (!\Unit2|data_out~141_combout\ & ((\Unit2|tmp_cache[3][1].words[1][5]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[3][5]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][1].words[1][5]~q\,
	datad => \Unit2|data_out~141_combout\,
	combout => \Unit2|data_out~142_combout\);

-- Location: LCCOMB_X59_Y27_N18
\Unit2|tmp_cache[1][1].words[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][5]~feeder_combout\ = \Unit2|tmp_cache~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~65_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][5]~feeder_combout\);

-- Location: FF_X59_Y27_N19
\Unit2|tmp_cache[1][1].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[3][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][5]~q\);

-- Location: LCCOMB_X59_Y27_N12
\Unit2|tmp_cache[1][1].words[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[2][5]~feeder_combout\ = \Unit2|tmp_cache~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~49_combout\,
	combout => \Unit2|tmp_cache[1][1].words[2][5]~feeder_combout\);

-- Location: FF_X59_Y27_N13
\Unit2|tmp_cache[1][1].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[2][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][5]~q\);

-- Location: LCCOMB_X63_Y26_N14
\Unit2|tmp_cache[1][1].words[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][5]~feeder_combout\ = \Unit2|tmp_cache~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~33_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][5]~feeder_combout\);

-- Location: FF_X63_Y26_N15
\Unit2|tmp_cache[1][1].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][5]~q\);

-- Location: FF_X63_Y26_N9
\Unit2|tmp_cache[1][1].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~17_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][5]~q\);

-- Location: LCCOMB_X63_Y26_N8
\Unit2|data_out~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~146_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][5]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][5]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][5]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~146_combout\);

-- Location: LCCOMB_X60_Y25_N30
\Unit2|data_out~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~147_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~146_combout\ & (\Unit2|tmp_cache[1][1].words[3][5]~q\)) # (!\Unit2|data_out~146_combout\ & ((\Unit2|tmp_cache[1][1].words[2][5]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[3][5]~q\,
	datac => \Unit2|tmp_cache[1][1].words[2][5]~q\,
	datad => \Unit2|data_out~146_combout\,
	combout => \Unit2|data_out~147_combout\);

-- Location: LCCOMB_X60_Y25_N20
\Unit2|data_out~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~145_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~144_combout\) # ((\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out\(5) & !\Unit2|data_out[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~144_combout\,
	datab => \Unit2|data_out[9]~38_combout\,
	datac => \Unit2|data_out\(5),
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~145_combout\);

-- Location: LCCOMB_X60_Y25_N8
\Unit2|data_out~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~148_combout\ = (\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~145_combout\ & ((\Unit2|data_out~147_combout\))) # (!\Unit2|data_out~145_combout\ & (\Unit2|data_out~142_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (((\Unit2|data_out~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~43_combout\,
	datab => \Unit2|data_out~142_combout\,
	datac => \Unit2|data_out~147_combout\,
	datad => \Unit2|data_out~145_combout\,
	combout => \Unit2|data_out~148_combout\);

-- Location: LCCOMB_X63_Y30_N2
\Unit2|tmp_cache[2][0].words[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][5]~feeder_combout\ = \Unit2|tmp_cache~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~33_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][5]~feeder_combout\);

-- Location: LCCOMB_X62_Y26_N6
\Unit2|tmp_cache[2][0].words[1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][0]~2_combout\ = (\Unit2|tmp_cache[2][0].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[1][0]~3_combout\ & \Unit2|tag~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tmp_cache[2][0].words[3][0]~0_combout\,
	datac => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datad => \Unit2|tag~3_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\);

-- Location: FF_X63_Y30_N3
\Unit2|tmp_cache[2][0].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][5]~q\);

-- Location: FF_X61_Y31_N3
\Unit2|tmp_cache[2][0].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~17_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][5]~q\);

-- Location: LCCOMB_X61_Y31_N2
\Unit2|data_out~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~149_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[2][0].words[1][5]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[2][0].words[0][5]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[1][5]~q\,
	datac => \Unit2|tmp_cache[2][0].words[0][5]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~149_combout\);

-- Location: FF_X61_Y31_N7
\Unit2|tmp_cache[2][0].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~65_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][5]~q\);

-- Location: LCCOMB_X61_Y31_N6
\Unit2|data_out~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~150_combout\ = (\Unit2|data_out~149_combout\ & (((\Unit2|tmp_cache[2][0].words[3][5]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~149_combout\ & (\Unit2|tmp_cache[2][0].words[2][5]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[2][5]~q\,
	datab => \Unit2|data_out~149_combout\,
	datac => \Unit2|tmp_cache[2][0].words[3][5]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~150_combout\);

-- Location: LCCOMB_X60_Y25_N10
\Unit2|data_out~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~153_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~150_combout\))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (\Unit2|data_out~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~152_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~150_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~153_combout\);

-- Location: LCCOMB_X60_Y25_N12
\Unit2|data_out~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~156_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~153_combout\ & (\Unit2|data_out~155_combout\)) # (!\Unit2|data_out~153_combout\ & ((\Unit2|data_out~148_combout\))))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~155_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~148_combout\,
	datad => \Unit2|data_out~153_combout\,
	combout => \Unit2|data_out~156_combout\);

-- Location: LCCOMB_X60_Y25_N2
\Unit2|data_out[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[5]~5_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~158_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~57_combout\,
	datab => \Unit2|data_out~158_combout\,
	datad => \Unit2|data_out~156_combout\,
	combout => \Unit2|data_out[5]~5_combout\);

-- Location: FF_X60_Y28_N5
\Unit2|tmp_cache[0][0].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~65_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][5]~q\);

-- Location: FF_X62_Y28_N3
\Unit2|tmp_cache[0][0].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~17_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][5]~q\);

-- Location: LCCOMB_X60_Y29_N30
\Unit2|data_out~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~159_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][5]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[0][5]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][5]~q\,
	datab => \Unit2|tmp_cache[0][0].words[0][5]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~159_combout\);

-- Location: LCCOMB_X60_Y29_N4
\Unit2|data_out~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~160_combout\ = (\Unit2|data_out~159_combout\ & (((\Unit2|tmp_cache[0][0].words[3][5]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~159_combout\ & (\Unit2|tmp_cache[0][0].words[2][5]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[2][5]~q\,
	datab => \Unit2|tmp_cache[0][0].words[3][5]~q\,
	datac => \Unit2|data_out~159_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~160_combout\);

-- Location: FF_X60_Y25_N3
\Unit2|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[5]~5_combout\,
	asdata => \Unit2|data_out~160_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(5));

-- Location: LCCOMB_X60_Y25_N26
\Unit0|U2|dir_addr[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(5) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(5)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(5),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(5),
	combout => \Unit0|U2|dir_addr\(5));

-- Location: LCCOMB_X72_Y32_N28
\Unit0|U0|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector70~0_combout\ = (\Unit0|U0|WideOr66~combout\ & (((\Unit0|U2|dir_addr\(5))))) # (!\Unit0|U0|WideOr66~combout\ & ((\Unit0|U0|state.S_LONG_SAVE~q\) # ((\Unit0|U2|IRout\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_SAVE~q\,
	datab => \Unit0|U2|dir_addr\(5),
	datac => \Unit0|U2|IRout\(9),
	datad => \Unit0|U0|WideOr66~combout\,
	combout => \Unit0|U0|Selector70~0_combout\);

-- Location: FF_X72_Y32_N29
\Unit0|U0|RFr1a_ctrl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector70~0_combout\,
	ena => \Unit0|U0|RFr1a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr1a_ctrl\(1));

-- Location: LCCOMB_X68_Y32_N2
\Unit1|U2|Mux14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|tmp_rf[7][1]~q\) # ((\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (((\Unit1|U2|tmp_rf[3][1]~q\ & !\Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[7][1]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(2),
	datac => \Unit1|U2|tmp_rf[3][1]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux14~7_combout\);

-- Location: LCCOMB_X69_Y31_N8
\Unit1|U2|Mux14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~8_combout\ = (\Unit1|U2|Mux14~7_combout\ & ((\Unit1|U2|tmp_rf[15][1]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(3))))) # (!\Unit1|U2|Mux14~7_combout\ & (((\Unit1|U2|tmp_rf[11][1]~q\ & \Unit0|U0|RFr1a_ctrl\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][1]~q\,
	datab => \Unit1|U2|tmp_rf[11][1]~q\,
	datac => \Unit1|U2|Mux14~7_combout\,
	datad => \Unit0|U0|RFr1a_ctrl\(3),
	combout => \Unit1|U2|Mux14~8_combout\);

-- Location: LCCOMB_X70_Y32_N22
\Unit1|U2|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|tmp_rf[10][1]~q\) # ((\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|tmp_rf[2][1]~q\ & !\Unit0|U0|RFr1a_ctrl\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[10][1]~q\,
	datab => \Unit1|U2|tmp_rf[2][1]~q\,
	datac => \Unit0|U0|RFr1a_ctrl\(3),
	datad => \Unit0|U0|RFr1a_ctrl\(2),
	combout => \Unit1|U2|Mux14~0_combout\);

-- Location: LCCOMB_X63_Y32_N20
\Unit1|U2|tmp_rf[14][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[14][1]~feeder_combout\ = \Unit1|U1|Mux14~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U1|Mux14~1_combout\,
	combout => \Unit1|U2|tmp_rf[14][1]~feeder_combout\);

-- Location: FF_X63_Y32_N21
\Unit1|U2|tmp_rf[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[14][1]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][1]~q\);

-- Location: LCCOMB_X69_Y32_N28
\Unit1|U2|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux14~0_combout\ & ((\Unit1|U2|tmp_rf[14][1]~q\))) # (!\Unit1|U2|Mux14~0_combout\ & (\Unit1|U2|tmp_rf[6][1]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(2),
	datab => \Unit1|U2|Mux14~0_combout\,
	datac => \Unit1|U2|tmp_rf[6][1]~q\,
	datad => \Unit1|U2|tmp_rf[14][1]~q\,
	combout => \Unit1|U2|Mux14~1_combout\);

-- Location: LCCOMB_X69_Y29_N28
\Unit1|U2|Mux14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux14~9_combout\ = (\Unit1|U2|Mux14~6_combout\ & (((\Unit1|U2|Mux14~8_combout\)) # (!\Unit0|U0|RFr1a_ctrl\(1)))) # (!\Unit1|U2|Mux14~6_combout\ & (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux14~6_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|Mux14~8_combout\,
	datad => \Unit1|U2|Mux14~1_combout\,
	combout => \Unit1|U2|Mux14~9_combout\);

-- Location: LCCOMB_X63_Y28_N18
\Unit1|U3|mult_result[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(15) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux1~0clkctrl_outclk\,
	datab => \Unit1|U3|mult_result\(15),
	datad => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT15\,
	combout => \Unit1|U3|mult_result\(15));

-- Location: LCCOMB_X72_Y30_N14
\Unit1|U3|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~47_combout\ = \Unit1|U2|RFr2\(15) $ (\Unit0|U0|ALUs_ctrl\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr2\(15),
	datad => \Unit0|U0|ALUs_ctrl\(0),
	combout => \Unit1|U3|Add0~47_combout\);

-- Location: LCCOMB_X68_Y28_N16
\Unit1|U3|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Add0~48_combout\ = \Unit1|U2|RFr1[15]~_Duplicate_1_q\ $ (\Unit1|U3|Add0~46\ $ (!\Unit1|U3|Add0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[15]~_Duplicate_1_q\,
	datad => \Unit1|U3|Add0~47_combout\,
	cin => \Unit1|U3|Add0~46\,
	combout => \Unit1|U3|Add0~48_combout\);

-- Location: LCCOMB_X68_Y28_N22
\Unit1|U3|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux32~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Add0~48_combout\))) # (!\Unit1|U3|Mux25~0_combout\ & 
-- (\Unit1|U2|RFr1[15]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[15]~_Duplicate_1_q\,
	datab => \Unit1|U3|Mux25~1_combout\,
	datac => \Unit1|U3|Mux25~0_combout\,
	datad => \Unit1|U3|Add0~48_combout\,
	combout => \Unit1|U3|Mux32~0_combout\);

-- Location: LCCOMB_X63_Y28_N6
\Unit1|U3|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux32~1_combout\ = (\Unit1|U3|Mux25~1_combout\ & ((\Unit1|U3|Mux32~0_combout\ & (\Unit1|U3|mult_result\(15))) # (!\Unit1|U3|Mux32~0_combout\ & ((\Unit1|U2|RFr2\(15)))))) # (!\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U3|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U3|mult_result\(15),
	datac => \Unit1|U2|RFr2\(15),
	datad => \Unit1|U3|Mux32~0_combout\,
	combout => \Unit1|U3|Mux32~1_combout\);

-- Location: LCCOMB_X63_Y28_N22
\Unit1|U3|alu_tmp[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(15) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux32~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(15),
	datab => \Unit1|U3|Mux33~0clkctrl_outclk\,
	datad => \Unit1|U3|Mux32~1_combout\,
	combout => \Unit1|U3|alu_tmp\(15));

-- Location: LCCOMB_X66_Y28_N12
\Unit0|U1|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|process_0~0_combout\ = (!\Unit0|U0|PCinc_ctrl~q\ & (!\Unit1|U3|alu_tmp\(15) & \Unit1|U3|ALUz~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|PCinc_ctrl~q\,
	datab => \Unit1|U3|alu_tmp\(15),
	datad => \Unit1|U3|ALUz~4_combout\,
	combout => \Unit0|U1|process_0~0_combout\);

-- Location: FF_X66_Y30_N1
\Unit0|U1|tmp_PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[0]~16_combout\,
	asdata => \Unit0|U2|dir_addr\(0),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(0));

-- Location: LCCOMB_X66_Y30_N2
\Unit0|U1|tmp_PC[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[1]~19_combout\ = (\Unit0|U1|tmp_PC\(1) & (!\Unit0|U1|tmp_PC[0]~17\)) # (!\Unit0|U1|tmp_PC\(1) & ((\Unit0|U1|tmp_PC[0]~17\) # (GND)))
-- \Unit0|U1|tmp_PC[1]~20\ = CARRY((!\Unit0|U1|tmp_PC[0]~17\) # (!\Unit0|U1|tmp_PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(1),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[0]~17\,
	combout => \Unit0|U1|tmp_PC[1]~19_combout\,
	cout => \Unit0|U1|tmp_PC[1]~20\);

-- Location: FF_X66_Y30_N3
\Unit0|U1|tmp_PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[1]~19_combout\,
	asdata => \Unit0|U2|dir_addr\(1),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(1));

-- Location: LCCOMB_X66_Y30_N4
\Unit0|U1|tmp_PC[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[2]~21_combout\ = (\Unit0|U1|tmp_PC\(2) & (\Unit0|U1|tmp_PC[1]~20\ $ (GND))) # (!\Unit0|U1|tmp_PC\(2) & (!\Unit0|U1|tmp_PC[1]~20\ & VCC))
-- \Unit0|U1|tmp_PC[2]~22\ = CARRY((\Unit0|U1|tmp_PC\(2) & !\Unit0|U1|tmp_PC[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(2),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[1]~20\,
	combout => \Unit0|U1|tmp_PC[2]~21_combout\,
	cout => \Unit0|U1|tmp_PC[2]~22\);

-- Location: FF_X66_Y30_N5
\Unit0|U1|tmp_PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[2]~21_combout\,
	asdata => \Unit0|U2|dir_addr\(2),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(2));

-- Location: LCCOMB_X66_Y30_N6
\Unit0|U1|tmp_PC[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[3]~23_combout\ = (\Unit0|U1|tmp_PC\(3) & (!\Unit0|U1|tmp_PC[2]~22\)) # (!\Unit0|U1|tmp_PC\(3) & ((\Unit0|U1|tmp_PC[2]~22\) # (GND)))
-- \Unit0|U1|tmp_PC[3]~24\ = CARRY((!\Unit0|U1|tmp_PC[2]~22\) # (!\Unit0|U1|tmp_PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(3),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[2]~22\,
	combout => \Unit0|U1|tmp_PC[3]~23_combout\,
	cout => \Unit0|U1|tmp_PC[3]~24\);

-- Location: LCCOMB_X66_Y30_N8
\Unit0|U1|tmp_PC[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[4]~25_combout\ = (\Unit0|U1|tmp_PC\(4) & (\Unit0|U1|tmp_PC[3]~24\ $ (GND))) # (!\Unit0|U1|tmp_PC\(4) & (!\Unit0|U1|tmp_PC[3]~24\ & VCC))
-- \Unit0|U1|tmp_PC[4]~26\ = CARRY((\Unit0|U1|tmp_PC\(4) & !\Unit0|U1|tmp_PC[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(4),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[3]~24\,
	combout => \Unit0|U1|tmp_PC[4]~25_combout\,
	cout => \Unit0|U1|tmp_PC[4]~26\);

-- Location: FF_X66_Y30_N9
\Unit0|U1|tmp_PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[4]~25_combout\,
	asdata => \Unit0|U2|dir_addr\(4),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(4));

-- Location: FF_X66_Y30_N13
\Unit0|U1|tmp_PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[6]~29_combout\,
	asdata => \Unit0|U2|dir_addr\(6),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(6));

-- Location: LCCOMB_X66_Y27_N28
\Unit0|U3|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux9~2_combout\ = (\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U2|dir_addr\(6)))) # (!\Unit0|U0|Ms_ctrl\(0) & (\Unit1|U2|RFr1[6]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[6]~_Duplicate_1_q\,
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit0|U0|Ms_ctrl\(0),
	datad => \Unit0|U2|dir_addr\(6),
	combout => \Unit0|U3|Mux9~2_combout\);

-- Location: LCCOMB_X66_Y27_N8
\Unit0|U3|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux9~3_combout\ = (\Unit0|U3|Mux9~2_combout\) # ((!\Unit0|U0|Ms_ctrl\(1) & (!\Unit0|U0|Ms_ctrl\(0) & \Unit0|U1|tmp_PC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(1),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U1|tmp_PC\(6),
	datad => \Unit0|U3|Mux9~2_combout\,
	combout => \Unit0|U3|Mux9~3_combout\);

-- Location: LCCOMB_X61_Y28_N6
\Unit2|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector69~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(0))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(0),
	datac => \Unit2|write:state.Update_Block~q\,
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(0),
	combout => \Unit2|Selector69~0_combout\);

-- Location: FF_X61_Y28_N7
\Unit2|write:changeBlock[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector69~0_combout\,
	ena => \Unit2|write:changeBlock[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[0]~q\);

-- Location: LCCOMB_X61_Y24_N16
\Unit2|data_to_write[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[0]~feeder_combout\ = \Unit2|write:changeBlock[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[0]~q\,
	combout => \Unit2|data_to_write[0]~feeder_combout\);

-- Location: FF_X61_Y24_N17
\Unit2|data_to_write[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[0]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(0));

-- Location: LCCOMB_X61_Y28_N18
\Unit2|tmp_cache~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~63_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(3)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(3),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(3),
	combout => \Unit2|tmp_cache~63_combout\);

-- Location: FF_X61_Y30_N9
\Unit2|tmp_cache[1][0].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~63_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][3]~q\);

-- Location: LCCOMB_X61_Y30_N8
\Unit2|data_out~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~118_combout\ = (\Unit2|data_out~117_combout\ & (((\Unit2|tmp_cache[1][0].words[3][3]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~117_combout\ & (\Unit2|tmp_cache[1][0].words[1][3]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~117_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][3]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][3]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~118_combout\);

-- Location: LCCOMB_X62_Y30_N28
\Unit2|tmp_cache[3][1].words[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][3]~feeder_combout\ = \Unit2|tmp_cache~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~31_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][3]~feeder_combout\);

-- Location: FF_X62_Y30_N29
\Unit2|tmp_cache[3][1].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][3]~q\);

-- Location: LCCOMB_X62_Y28_N10
\Unit2|tmp_cache~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~15_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(51))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(51),
	datad => \Unit1|U3|alu_tmp\(3),
	combout => \Unit2|tmp_cache~15_combout\);

-- Location: FF_X63_Y27_N7
\Unit2|tmp_cache[3][1].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~15_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][3]~q\);

-- Location: LCCOMB_X62_Y27_N6
\Unit2|tmp_cache~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~47_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(19))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(19),
	datab => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(3),
	combout => \Unit2|tmp_cache~47_combout\);

-- Location: LCCOMB_X63_Y27_N12
\Unit2|tmp_cache[3][1].words[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][3]~feeder_combout\ = \Unit2|tmp_cache~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~47_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][3]~feeder_combout\);

-- Location: FF_X63_Y27_N13
\Unit2|tmp_cache[3][1].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][3]~q\);

-- Location: LCCOMB_X63_Y27_N6
\Unit2|data_out~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~101_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\) # ((\Unit2|tmp_cache[3][1].words[2][3]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[3][1].words[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[3][1].words[0][3]~q\,
	datad => \Unit2|tmp_cache[3][1].words[2][3]~q\,
	combout => \Unit2|data_out~101_combout\);

-- Location: LCCOMB_X61_Y27_N28
\Unit2|data_out~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~102_combout\ = (\Unit2|data_out~101_combout\ & ((\Unit2|tmp_cache[3][1].words[3][3]~q\) # ((!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~101_combout\ & (((\Unit2|tmp_cache[3][1].words[1][3]~q\ & \Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][1].words[3][3]~q\,
	datab => \Unit2|tmp_cache[3][1].words[1][3]~q\,
	datac => \Unit2|data_out~101_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~102_combout\);

-- Location: LCCOMB_X59_Y28_N28
\Unit2|tmp_cache[1][1].words[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[3][3]~feeder_combout\ = \Unit2|tmp_cache~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~63_combout\,
	combout => \Unit2|tmp_cache[1][1].words[3][3]~feeder_combout\);

-- Location: FF_X59_Y28_N29
\Unit2|tmp_cache[1][1].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[3][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][3]~q\);

-- Location: FF_X59_Y27_N21
\Unit2|tmp_cache[1][1].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~47_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[2][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[2][3]~q\);

-- Location: LCCOMB_X63_Y26_N0
\Unit2|tmp_cache[1][1].words[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[0][3]~feeder_combout\ = \Unit2|tmp_cache~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~15_combout\,
	combout => \Unit2|tmp_cache[1][1].words[0][3]~feeder_combout\);

-- Location: FF_X63_Y26_N1
\Unit2|tmp_cache[1][1].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[0][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][3]~q\);

-- Location: FF_X63_Y28_N21
\Unit2|tmp_cache[1][1].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~31_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][3]~q\);

-- Location: LCCOMB_X63_Y28_N20
\Unit2|data_out~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~106_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[1][1].words[1][3]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[0][3]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[0][3]~q\,
	datac => \Unit2|tmp_cache[1][1].words[1][3]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~106_combout\);

-- Location: LCCOMB_X59_Y27_N20
\Unit2|data_out~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~107_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~106_combout\ & (\Unit2|tmp_cache[1][1].words[3][3]~q\)) # (!\Unit2|data_out~106_combout\ & ((\Unit2|tmp_cache[1][1].words[2][3]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[3][3]~q\,
	datac => \Unit2|tmp_cache[1][1].words[2][3]~q\,
	datad => \Unit2|data_out~106_combout\,
	combout => \Unit2|data_out~107_combout\);

-- Location: FF_X62_Y29_N15
\Unit2|tmp_cache[2][1].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~63_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][3]~q\);

-- Location: FF_X61_Y27_N1
\Unit2|tmp_cache[2][1].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~15_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][3]~q\);

-- Location: LCCOMB_X61_Y27_N0
\Unit2|data_out~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~103_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][3]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][3]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][3]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][3]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~103_combout\);

-- Location: LCCOMB_X62_Y29_N14
\Unit2|data_out~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~104_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~103_combout\ & ((\Unit2|tmp_cache[2][1].words[3][3]~q\))) # (!\Unit2|data_out~103_combout\ & (\Unit2|tmp_cache[2][1].words[1][3]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[1][3]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][3]~q\,
	datad => \Unit2|data_out~103_combout\,
	combout => \Unit2|data_out~104_combout\);

-- Location: LCCOMB_X61_Y25_N20
\Unit2|data_out~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~105_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out~104_combout\) # (\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & (\Unit2|data_out\(3) & ((!\Unit2|data_out[9]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(3),
	datab => \Unit2|data_out~104_combout\,
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~105_combout\);

-- Location: LCCOMB_X61_Y25_N22
\Unit2|data_out~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~108_combout\ = (\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~105_combout\ & ((\Unit2|data_out~107_combout\))) # (!\Unit2|data_out~105_combout\ & (\Unit2|data_out~102_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (((\Unit2|data_out~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~43_combout\,
	datab => \Unit2|data_out~102_combout\,
	datac => \Unit2|data_out~107_combout\,
	datad => \Unit2|data_out~105_combout\,
	combout => \Unit2|data_out~108_combout\);

-- Location: LCCOMB_X63_Y30_N22
\Unit2|tmp_cache[2][0].words[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][3]~feeder_combout\ = \Unit2|tmp_cache~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~31_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][3]~feeder_combout\);

-- Location: FF_X63_Y30_N23
\Unit2|tmp_cache[2][0].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][3]~q\);

-- Location: FF_X61_Y31_N15
\Unit2|tmp_cache[2][0].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~15_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][3]~q\);

-- Location: LCCOMB_X61_Y31_N14
\Unit2|data_out~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~109_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[2][0].words[1][3]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[2][0].words[0][3]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[1][3]~q\,
	datac => \Unit2|tmp_cache[2][0].words[0][3]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~109_combout\);

-- Location: FF_X61_Y31_N11
\Unit2|tmp_cache[2][0].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~63_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][3]~q\);

-- Location: LCCOMB_X61_Y31_N10
\Unit2|data_out~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~110_combout\ = (\Unit2|data_out~109_combout\ & (((\Unit2|tmp_cache[2][0].words[3][3]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~109_combout\ & (\Unit2|tmp_cache[2][0].words[2][3]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[2][3]~q\,
	datab => \Unit2|data_out~109_combout\,
	datac => \Unit2|tmp_cache[2][0].words[3][3]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~110_combout\);

-- Location: LCCOMB_X61_Y25_N16
\Unit2|data_out~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~113_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~110_combout\))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (\Unit2|data_out~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~112_combout\,
	datab => \Unit2|data_out~110_combout\,
	datac => \Unit2|data_out[9]~31_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~113_combout\);

-- Location: LCCOMB_X61_Y25_N28
\Unit2|data_out~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~116_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~113_combout\ & (\Unit2|data_out~115_combout\)) # (!\Unit2|data_out~113_combout\ & ((\Unit2|data_out~108_combout\))))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~115_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~108_combout\,
	datad => \Unit2|data_out~113_combout\,
	combout => \Unit2|data_out~116_combout\);

-- Location: LCCOMB_X60_Y25_N0
\Unit2|data_out[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[3]~3_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~118_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~57_combout\,
	datab => \Unit2|data_out~118_combout\,
	datad => \Unit2|data_out~116_combout\,
	combout => \Unit2|data_out[3]~3_combout\);

-- Location: FF_X61_Y28_N19
\Unit2|tmp_cache[0][0].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~63_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][3]~q\);

-- Location: FF_X62_Y28_N11
\Unit2|tmp_cache[0][0].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~15_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][3]~q\);

-- Location: LCCOMB_X60_Y31_N26
\Unit2|data_out~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~119_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][3]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[0][3]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][3]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][0].words[0][3]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~119_combout\);

-- Location: LCCOMB_X60_Y31_N16
\Unit2|data_out~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~120_combout\ = (\Unit2|data_out~119_combout\ & (((\Unit2|tmp_cache[0][0].words[3][3]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~119_combout\ & (\Unit2|tmp_cache[0][0].words[2][3]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[2][3]~q\,
	datab => \Unit2|tmp_cache[0][0].words[3][3]~q\,
	datac => \Unit2|data_out~119_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~120_combout\);

-- Location: FF_X60_Y25_N1
\Unit2|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[3]~3_combout\,
	asdata => \Unit2|data_out~120_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(3));

-- Location: LCCOMB_X67_Y27_N4
\Unit0|U2|dir_addr[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(3) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(3)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(3),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(3),
	combout => \Unit0|U2|dir_addr\(3));

-- Location: FF_X66_Y30_N7
\Unit0|U1|tmp_PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[3]~23_combout\,
	asdata => \Unit0|U2|dir_addr\(3),
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(3));

-- Location: LCCOMB_X67_Y27_N28
\Unit0|U3|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux12~0_combout\ = (\Unit0|U0|Ms_ctrl\(0) & (((!\Unit0|U0|Ms_ctrl\(1))))) # (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & (!\Unit1|U2|RFr1[3]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((!\Unit0|U1|tmp_PC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[3]~_Duplicate_1_q\,
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U1|tmp_PC\(3),
	datad => \Unit0|U0|Ms_ctrl\(1),
	combout => \Unit0|U3|Mux12~0_combout\);

-- Location: LCCOMB_X67_Y27_N26
\Unit0|U3|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux12~1_combout\ = (\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U3|Mux12~0_combout\ & (\Unit0|U2|IRout\(11))) # (!\Unit0|U3|Mux12~0_combout\ & ((\Unit0|U2|dir_addr\(3)))))) # (!\Unit0|U0|Ms_ctrl\(0) & (((!\Unit0|U3|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(11),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U2|dir_addr\(3),
	datad => \Unit0|U3|Mux12~0_combout\,
	combout => \Unit0|U3|Mux12~1_combout\);

-- Location: LCCOMB_X66_Y24_N20
\Unit2|data_out[9]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~361_combout\ = (\Unit0|U3|Mux13~1_combout\ & !\Unit0|U3|Mux12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux13~1_combout\,
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|data_out[9]~361_combout\);

-- Location: LCCOMB_X68_Y25_N12
\Unit2|read:lines_to_replace[1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read:lines_to_replace[1][0]~0_combout\ = (\Unit2|data_out[9]~361_combout\ & ((\Unit2|read_mem_status~1_combout\ & (!\Unit2|Mux239~1_combout\)) # (!\Unit2|read_mem_status~1_combout\ & ((\Unit2|read:lines_to_replace[1][0]~q\))))) # 
-- (!\Unit2|data_out[9]~361_combout\ & (((\Unit2|read:lines_to_replace[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Mux239~1_combout\,
	datab => \Unit2|data_out[9]~361_combout\,
	datac => \Unit2|read:lines_to_replace[1][0]~q\,
	datad => \Unit2|read_mem_status~1_combout\,
	combout => \Unit2|read:lines_to_replace[1][0]~0_combout\);

-- Location: FF_X68_Y25_N13
\Unit2|read:lines_to_replace[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read:lines_to_replace[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:lines_to_replace[1][0]~q\);

-- Location: LCCOMB_X67_Y27_N24
\Unit2|Mux239~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux239~0_combout\ = (\Unit0|U3|Mux12~1_combout\ & ((\Unit0|U3|Mux13~1_combout\ & (\Unit2|read:lines_to_replace[3][0]~q\)) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|read:lines_to_replace[2][0]~q\))))) # (!\Unit0|U3|Mux12~1_combout\ & 
-- (((!\Unit0|U3|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read:lines_to_replace[3][0]~q\,
	datab => \Unit2|read:lines_to_replace[2][0]~q\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|Mux239~0_combout\);

-- Location: LCCOMB_X67_Y27_N6
\Unit2|Mux239~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux239~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux239~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux239~0_combout\ & (\Unit2|read:lines_to_replace[0][0]~q\)) # (!\Unit2|Mux239~0_combout\ & 
-- ((\Unit2|read:lines_to_replace[1][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit2|read:lines_to_replace[0][0]~q\,
	datac => \Unit2|read:lines_to_replace[1][0]~q\,
	datad => \Unit2|Mux239~0_combout\,
	combout => \Unit2|Mux239~1_combout\);

-- Location: LCCOMB_X67_Y25_N10
\Unit2|data_out[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~27_combout\ = (!\Unit0|U3|Mux13~1_combout\ & ((!\Unit0|U3|Mux12~1_combout\) # (!\Unit2|Mux239~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|Mux239~1_combout\,
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|data_out[9]~27_combout\);

-- Location: LCCOMB_X66_Y25_N8
\Unit2|data_out[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~32_combout\ = (\Unit2|read:state.Output_data~q\ & (\Unit2|data_out[9]~27_combout\ & !\Unit2|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read:state.Output_data~q\,
	datac => \Unit2|data_out[9]~27_combout\,
	datad => \Unit2|Equal2~4_combout\,
	combout => \Unit2|data_out[9]~32_combout\);

-- Location: LCCOMB_X66_Y25_N14
\Unit2|data_out[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~33_combout\ = (\Unit2|Equal1~4_combout\ & (!\Unit0|U3|Mux13~1_combout\)) # (!\Unit2|Equal1~4_combout\ & (((!\Unit2|data_out[9]~30_combout\ & \Unit2|data_out[9]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|data_out[9]~30_combout\,
	datac => \Unit2|data_out[9]~32_combout\,
	datad => \Unit2|Equal1~4_combout\,
	combout => \Unit2|data_out[9]~33_combout\);

-- Location: LCCOMB_X66_Y25_N16
\Unit2|data_out[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~34_combout\ = (\Unit2|data_out[9]~31_combout\ & (\Unit2|data_out[9]~26_combout\)) # (!\Unit2|data_out[9]~31_combout\ & (\Unit2|data_out[9]~33_combout\ & ((\Unit2|Equal1~4_combout\) # (!\Unit2|data_out[9]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~26_combout\,
	datab => \Unit2|Equal1~4_combout\,
	datac => \Unit2|data_out[9]~33_combout\,
	datad => \Unit2|data_out[9]~31_combout\,
	combout => \Unit2|data_out[9]~34_combout\);

-- Location: LCCOMB_X63_Y30_N28
\Unit2|tmp_cache~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~32_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(36)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(4),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(36),
	combout => \Unit2|tmp_cache~32_combout\);

-- Location: LCCOMB_X63_Y30_N0
\Unit2|tmp_cache[2][0].words[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][4]~feeder_combout\ = \Unit2|tmp_cache~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~32_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][4]~feeder_combout\);

-- Location: FF_X63_Y30_N1
\Unit2|tmp_cache[2][0].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][4]~q\);

-- Location: LCCOMB_X62_Y28_N28
\Unit2|tmp_cache~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~16_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(52))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(52),
	datad => \Unit1|U3|alu_tmp\(4),
	combout => \Unit2|tmp_cache~16_combout\);

-- Location: FF_X61_Y31_N1
\Unit2|tmp_cache[2][0].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~16_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][4]~q\);

-- Location: LCCOMB_X61_Y31_N0
\Unit2|data_out~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~121_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[2][0].words[1][4]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[2][0].words[0][4]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[1][4]~q\,
	datac => \Unit2|tmp_cache[2][0].words[0][4]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~121_combout\);

-- Location: LCCOMB_X62_Y27_N16
\Unit2|tmp_cache~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~48_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(20))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(20),
	datad => \Unit1|U3|alu_tmp\(4),
	combout => \Unit2|tmp_cache~48_combout\);

-- Location: FF_X61_Y29_N29
\Unit2|tmp_cache[2][0].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~48_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][4]~q\);

-- Location: LCCOMB_X61_Y29_N28
\Unit2|data_out~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~122_combout\ = (\Unit2|data_out~121_combout\ & ((\Unit2|tmp_cache[2][0].words[3][4]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~121_combout\ & (((\Unit2|tmp_cache[2][0].words[2][4]~q\ & \Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[3][4]~q\,
	datab => \Unit2|data_out~121_combout\,
	datac => \Unit2|tmp_cache[2][0].words[2][4]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~122_combout\);

-- Location: LCCOMB_X63_Y31_N12
\Unit2|tmp_cache[3][0].words[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][4]~feeder_combout\ = \Unit2|tmp_cache~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~32_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][4]~feeder_combout\);

-- Location: FF_X63_Y31_N13
\Unit2|tmp_cache[3][0].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][4]~q\);

-- Location: LCCOMB_X61_Y28_N4
\Unit2|tmp_cache~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~64_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(4)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(4),
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(4),
	datac => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~64_combout\);

-- Location: FF_X61_Y26_N25
\Unit2|tmp_cache[3][0].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~64_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][4]~q\);

-- Location: LCCOMB_X61_Y26_N24
\Unit2|data_out~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~132_combout\ = (\Unit2|data_out~131_combout\ & (((\Unit2|tmp_cache[3][0].words[3][4]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~131_combout\ & (\Unit2|tmp_cache[3][0].words[1][4]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~131_combout\,
	datab => \Unit2|tmp_cache[3][0].words[1][4]~q\,
	datac => \Unit2|tmp_cache[3][0].words[3][4]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~132_combout\);

-- Location: FF_X62_Y29_N7
\Unit2|tmp_cache[2][1].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~64_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][4]~q\);

-- Location: LCCOMB_X61_Y27_N18
\Unit2|tmp_cache[2][1].words[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][4]~feeder_combout\ = \Unit2|tmp_cache~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~48_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][4]~feeder_combout\);

-- Location: FF_X61_Y27_N19
\Unit2|tmp_cache[2][1].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][4]~q\);

-- Location: FF_X61_Y27_N9
\Unit2|tmp_cache[2][1].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~16_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][4]~q\);

-- Location: LCCOMB_X61_Y27_N8
\Unit2|data_out~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~123_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[2][1].words[2][4]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[2][1].words[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[2][4]~q\,
	datac => \Unit2|tmp_cache[2][1].words[0][4]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~123_combout\);

-- Location: LCCOMB_X62_Y29_N6
\Unit2|data_out~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~124_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~123_combout\ & ((\Unit2|tmp_cache[2][1].words[3][4]~q\))) # (!\Unit2|data_out~123_combout\ & (\Unit2|tmp_cache[2][1].words[1][4]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[1][4]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[3][4]~q\,
	datad => \Unit2|data_out~123_combout\,
	combout => \Unit2|data_out~124_combout\);

-- Location: LCCOMB_X62_Y30_N4
\Unit2|tmp_cache[3][1].words[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][4]~feeder_combout\ = \Unit2|tmp_cache~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~32_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][4]~feeder_combout\);

-- Location: FF_X62_Y30_N5
\Unit2|tmp_cache[3][1].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][4]~q\);

-- Location: FF_X62_Y30_N23
\Unit2|tmp_cache[3][1].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~64_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][4]~q\);

-- Location: LCCOMB_X63_Y27_N8
\Unit2|tmp_cache[3][1].words[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][4]~feeder_combout\ = \Unit2|tmp_cache~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~48_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][4]~feeder_combout\);

-- Location: FF_X63_Y27_N9
\Unit2|tmp_cache[3][1].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][4]~q\);

-- Location: FF_X63_Y27_N23
\Unit2|tmp_cache[3][1].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~16_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][4]~q\);

-- Location: LCCOMB_X63_Y27_N22
\Unit2|data_out~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~125_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][1].words[2][4]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][1].words[0][4]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][4]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][4]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~125_combout\);

-- Location: LCCOMB_X62_Y30_N22
\Unit2|data_out~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~126_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~125_combout\ & ((\Unit2|tmp_cache[3][1].words[3][4]~q\))) # (!\Unit2|data_out~125_combout\ & (\Unit2|tmp_cache[3][1].words[1][4]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[1][4]~q\,
	datac => \Unit2|tmp_cache[3][1].words[3][4]~q\,
	datad => \Unit2|data_out~125_combout\,
	combout => \Unit2|data_out~126_combout\);

-- Location: LCCOMB_X65_Y26_N24
\Unit2|data_out~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~127_combout\ = (\Unit2|data_out[9]~38_combout\ & (\Unit2|data_out[9]~43_combout\)) # (!\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~126_combout\))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (\Unit2|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~38_combout\,
	datab => \Unit2|data_out[9]~43_combout\,
	datac => \Unit2|data_out\(4),
	datad => \Unit2|data_out~126_combout\,
	combout => \Unit2|data_out~127_combout\);

-- Location: LCCOMB_X65_Y26_N14
\Unit2|data_out~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~130_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~127_combout\ & (\Unit2|data_out~129_combout\)) # (!\Unit2|data_out~127_combout\ & ((\Unit2|data_out~124_combout\))))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~129_combout\,
	datab => \Unit2|data_out~124_combout\,
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out~127_combout\,
	combout => \Unit2|data_out~130_combout\);

-- Location: LCCOMB_X65_Y26_N20
\Unit2|data_out~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~133_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out~130_combout\) # (\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & (\Unit2|data_out~132_combout\ & ((!\Unit2|data_out[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~31_combout\,
	datab => \Unit2|data_out~132_combout\,
	datac => \Unit2|data_out~130_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~133_combout\);

-- Location: LCCOMB_X65_Y26_N6
\Unit2|data_out~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~136_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~133_combout\ & (\Unit2|data_out~135_combout\)) # (!\Unit2|data_out~133_combout\ & ((\Unit2|data_out~122_combout\))))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~135_combout\,
	datab => \Unit2|data_out[9]~34_combout\,
	datac => \Unit2|data_out~122_combout\,
	datad => \Unit2|data_out~133_combout\,
	combout => \Unit2|data_out~136_combout\);

-- Location: LCCOMB_X65_Y26_N4
\Unit2|data_out[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[4]~4_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~138_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~138_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~136_combout\,
	combout => \Unit2|data_out[4]~4_combout\);

-- Location: FF_X62_Y27_N17
\Unit2|tmp_cache[0][0].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~48_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][4]~q\);

-- Location: FF_X62_Y28_N29
\Unit2|tmp_cache[0][0].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~16_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][4]~q\);

-- Location: LCCOMB_X65_Y26_N8
\Unit2|data_out~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~139_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][4]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[0][4]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][4]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][0].words[0][4]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~139_combout\);

-- Location: FF_X61_Y28_N5
\Unit2|tmp_cache[0][0].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~64_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][4]~q\);

-- Location: LCCOMB_X65_Y26_N22
\Unit2|data_out~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~140_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~139_combout\ & ((\Unit2|tmp_cache[0][0].words[3][4]~q\))) # (!\Unit2|data_out~139_combout\ & (\Unit2|tmp_cache[0][0].words[2][4]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[2][4]~q\,
	datac => \Unit2|data_out~139_combout\,
	datad => \Unit2|tmp_cache[0][0].words[3][4]~q\,
	combout => \Unit2|data_out~140_combout\);

-- Location: FF_X65_Y26_N5
\Unit2|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[4]~4_combout\,
	asdata => \Unit2|data_out~140_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(4));

-- Location: LCCOMB_X65_Y28_N18
\Unit0|U2|dir_addr[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|dir_addr\(4) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(4)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|dir_addr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|dir_addr\(4),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(4),
	combout => \Unit0|U2|dir_addr\(4));

-- Location: LCCOMB_X70_Y27_N0
\Unit0|U0|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector78~0_combout\ = (\Unit0|U0|WideOr64~0_combout\ & ((\Unit0|U2|dir_addr\(4)))) # (!\Unit0|U0|WideOr64~0_combout\ & (\Unit0|U2|dir_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr64~0_combout\,
	datac => \Unit0|U2|dir_addr\(0),
	datad => \Unit0|U2|dir_addr\(4),
	combout => \Unit0|U0|Selector78~0_combout\);

-- Location: FF_X70_Y27_N1
\Unit0|U0|RFr2a_ctrl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector78~0_combout\,
	ena => \Unit0|U0|RFr2a_ctrl[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|RFr2a_ctrl\(0));

-- Location: FF_X69_Y28_N13
\Unit1|U2|tmp_rf[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[13][0]~q\);

-- Location: FF_X65_Y29_N31
\Unit1|U2|tmp_rf[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[12][0]~q\);

-- Location: LCCOMB_X65_Y29_N12
\Unit1|U2|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~7_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|tmp_rf[14][0]~q\)) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|tmp_rf[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[14][0]~q\,
	datac => \Unit1|U2|tmp_rf[12][0]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux31~7_combout\);

-- Location: LCCOMB_X69_Y28_N12
\Unit1|U2|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~8_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|Mux31~7_combout\ & (\Unit1|U2|tmp_rf[15][0]~q\)) # (!\Unit1|U2|Mux31~7_combout\ & ((\Unit1|U2|tmp_rf[13][0]~q\))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][0]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[13][0]~q\,
	datad => \Unit1|U2|Mux31~7_combout\,
	combout => \Unit1|U2|Mux31~8_combout\);

-- Location: FF_X70_Y32_N17
\Unit1|U2|tmp_rf[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[10][0]~q\);

-- Location: FF_X66_Y32_N15
\Unit1|U2|tmp_rf[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[8][0]~q\);

-- Location: FF_X66_Y32_N13
\Unit1|U2|tmp_rf[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[9][0]~q\);

-- Location: LCCOMB_X66_Y32_N12
\Unit1|U2|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~0_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit0|U0|RFr2a_ctrl\(0) & ((\Unit1|U2|tmp_rf[9][0]~q\))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[8][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[8][0]~q\,
	datac => \Unit1|U2|tmp_rf[9][0]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux31~0_combout\);

-- Location: LCCOMB_X70_Y32_N2
\Unit1|U2|tmp_rf[11][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[11][0]~feeder_combout\ = \Unit1|U1|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux15~1_combout\,
	combout => \Unit1|U2|tmp_rf[11][0]~feeder_combout\);

-- Location: FF_X70_Y32_N3
\Unit1|U2|tmp_rf[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[11][0]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[11][0]~q\);

-- Location: LCCOMB_X70_Y32_N26
\Unit1|U2|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~1_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux31~0_combout\ & ((\Unit1|U2|tmp_rf[11][0]~q\))) # (!\Unit1|U2|Mux31~0_combout\ & (\Unit1|U2|tmp_rf[10][0]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (((\Unit1|U2|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[10][0]~q\,
	datac => \Unit1|U2|Mux31~0_combout\,
	datad => \Unit1|U2|tmp_rf[11][0]~q\,
	combout => \Unit1|U2|Mux31~1_combout\);

-- Location: LCCOMB_X68_Y32_N0
\Unit1|U2|tmp_rf[7][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[7][0]~feeder_combout\ = \Unit1|U1|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux15~1_combout\,
	combout => \Unit1|U2|tmp_rf[7][0]~feeder_combout\);

-- Location: FF_X68_Y32_N1
\Unit1|U2|tmp_rf[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[7][0]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[7][0]~q\);

-- Location: FF_X69_Y32_N5
\Unit1|U2|tmp_rf[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[5][0]~q\);

-- Location: LCCOMB_X69_Y32_N4
\Unit1|U2|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~3_combout\ = (\Unit1|U2|Mux31~2_combout\ & ((\Unit1|U2|tmp_rf[7][0]~q\) # ((!\Unit0|U0|RFr2a_ctrl\(0))))) # (!\Unit1|U2|Mux31~2_combout\ & (((\Unit1|U2|tmp_rf[5][0]~q\ & \Unit0|U0|RFr2a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux31~2_combout\,
	datab => \Unit1|U2|tmp_rf[7][0]~q\,
	datac => \Unit1|U2|tmp_rf[5][0]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(0),
	combout => \Unit1|U2|Mux31~3_combout\);

-- Location: FF_X67_Y32_N3
\Unit1|U2|tmp_rf[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[1][0]~q\);

-- Location: LCCOMB_X67_Y32_N2
\Unit1|U2|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~4_combout\ = (\Unit0|U0|RFr2a_ctrl\(0) & (((\Unit1|U2|tmp_rf[1][0]~q\) # (\Unit0|U0|RFr2a_ctrl\(1))))) # (!\Unit0|U0|RFr2a_ctrl\(0) & (\Unit1|U2|tmp_rf[0][0]~q\ & ((!\Unit0|U0|RFr2a_ctrl\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[0][0]~q\,
	datab => \Unit0|U0|RFr2a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[1][0]~q\,
	datad => \Unit0|U0|RFr2a_ctrl\(1),
	combout => \Unit1|U2|Mux31~4_combout\);

-- Location: LCCOMB_X67_Y32_N20
\Unit1|U2|tmp_rf[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[2][0]~feeder_combout\ = \Unit1|U1|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux15~1_combout\,
	combout => \Unit1|U2|tmp_rf[2][0]~feeder_combout\);

-- Location: FF_X67_Y32_N21
\Unit1|U2|tmp_rf[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[2][0]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[2][0]~q\);

-- Location: FF_X68_Y32_N29
\Unit1|U2|tmp_rf[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[3][0]~q\);

-- Location: LCCOMB_X67_Y32_N14
\Unit1|U2|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~5_combout\ = (\Unit0|U0|RFr2a_ctrl\(1) & ((\Unit1|U2|Mux31~4_combout\ & ((\Unit1|U2|tmp_rf[3][0]~q\))) # (!\Unit1|U2|Mux31~4_combout\ & (\Unit1|U2|tmp_rf[2][0]~q\)))) # (!\Unit0|U0|RFr2a_ctrl\(1) & (\Unit1|U2|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(1),
	datab => \Unit1|U2|Mux31~4_combout\,
	datac => \Unit1|U2|tmp_rf[2][0]~q\,
	datad => \Unit1|U2|tmp_rf[3][0]~q\,
	combout => \Unit1|U2|Mux31~5_combout\);

-- Location: LCCOMB_X72_Y32_N24
\Unit1|U2|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~6_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & (\Unit0|U0|RFr2a_ctrl\(2))) # (!\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit0|U0|RFr2a_ctrl\(2) & (\Unit1|U2|Mux31~3_combout\)) # (!\Unit0|U0|RFr2a_ctrl\(2) & ((\Unit1|U2|Mux31~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit0|U0|RFr2a_ctrl\(2),
	datac => \Unit1|U2|Mux31~3_combout\,
	datad => \Unit1|U2|Mux31~5_combout\,
	combout => \Unit1|U2|Mux31~6_combout\);

-- Location: LCCOMB_X72_Y32_N26
\Unit1|U2|Mux31~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux31~9_combout\ = (\Unit0|U0|RFr2a_ctrl\(3) & ((\Unit1|U2|Mux31~6_combout\ & (\Unit1|U2|Mux31~8_combout\)) # (!\Unit1|U2|Mux31~6_combout\ & ((\Unit1|U2|Mux31~1_combout\))))) # (!\Unit0|U0|RFr2a_ctrl\(3) & (((\Unit1|U2|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr2a_ctrl\(3),
	datab => \Unit1|U2|Mux31~8_combout\,
	datac => \Unit1|U2|Mux31~1_combout\,
	datad => \Unit1|U2|Mux31~6_combout\,
	combout => \Unit1|U2|Mux31~9_combout\);

-- Location: FF_X72_Y28_N15
\Unit1|U2|RFr2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U2|Mux31~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit0|U0|RFr2e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr2\(0));

-- Location: LCCOMB_X72_Y28_N14
\Unit1|U3|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux17~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U2|RFr2\(0)) # (\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr1[0]~_Duplicate_1_q\ & ((!\Unit1|U3|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U2|RFr1[0]~_Duplicate_1_q\,
	datac => \Unit1|U2|RFr2\(0),
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux17~0_combout\);

-- Location: LCCOMB_X72_Y28_N0
\Unit1|U3|mult_result[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(0) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~dataout\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|mult_result\(0),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~dataout\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(0));

-- Location: LCCOMB_X72_Y28_N24
\Unit1|U3|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux17~1_combout\ = (\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux17~0_combout\ & ((\Unit1|U3|mult_result\(0)))) # (!\Unit1|U3|Mux17~0_combout\ & (\Unit1|U3|Add0~3_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~0_combout\,
	datab => \Unit1|U3|Add0~3_combout\,
	datac => \Unit1|U3|Mux17~0_combout\,
	datad => \Unit1|U3|mult_result\(0),
	combout => \Unit1|U3|Mux17~1_combout\);

-- Location: LCCOMB_X66_Y28_N28
\Unit1|U3|alu_tmp[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(0) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux17~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(0),
	datac => \Unit1|U3|Mux17~1_combout\,
	datad => \Unit1|U3|Mux33~0clkctrl_outclk\,
	combout => \Unit1|U3|alu_tmp\(0));

-- Location: LCCOMB_X66_Y28_N20
\Unit1|U1|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux15~0_combout\ = (\Unit0|U0|RFs_ctrl\(0) & (((\Unit0|U0|RFs_ctrl\(1))))) # (!\Unit0|U0|RFs_ctrl\(0) & ((\Unit0|U0|RFs_ctrl\(1) & (\Unit0|U2|dir_addr\(0))) # (!\Unit0|U0|RFs_ctrl\(1) & ((\Unit1|U3|alu_tmp\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(0),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datac => \Unit0|U0|RFs_ctrl\(1),
	datad => \Unit1|U3|alu_tmp\(0),
	combout => \Unit1|U1|Mux15~0_combout\);

-- Location: LCCOMB_X66_Y28_N24
\Unit1|U1|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U1|Mux15~1_combout\ = (\Unit1|U1|Mux15~0_combout\) # ((\Unit2|data_out\(0) & \Unit0|U0|RFs_ctrl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(0),
	datab => \Unit0|U0|RFs_ctrl\(0),
	datad => \Unit1|U1|Mux15~0_combout\,
	combout => \Unit1|U1|Mux15~1_combout\);

-- Location: LCCOMB_X65_Y29_N4
\Unit1|U2|tmp_rf[14][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|tmp_rf[14][0]~feeder_combout\ = \Unit1|U1|Mux15~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit1|U1|Mux15~1_combout\,
	combout => \Unit1|U2|tmp_rf[14][0]~feeder_combout\);

-- Location: FF_X65_Y29_N5
\Unit1|U2|tmp_rf[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|tmp_rf[14][0]~feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit1|U2|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[14][0]~q\);

-- Location: LCCOMB_X65_Y29_N30
\Unit1|U2|Mux15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~7_combout\ = (\Unit0|U0|RFr1a_ctrl\(0) & (((\Unit0|U0|RFr1a_ctrl\(1))))) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit0|U0|RFr1a_ctrl\(1) & (\Unit1|U2|tmp_rf[14][0]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|tmp_rf[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(0),
	datab => \Unit1|U2|tmp_rf[14][0]~q\,
	datac => \Unit1|U2|tmp_rf[12][0]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(1),
	combout => \Unit1|U2|Mux15~7_combout\);

-- Location: LCCOMB_X68_Y28_N30
\Unit1|U2|Mux15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~8_combout\ = (\Unit1|U2|Mux15~7_combout\ & ((\Unit1|U2|tmp_rf[15][0]~q\) # ((!\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit1|U2|Mux15~7_combout\ & (((\Unit1|U2|tmp_rf[13][0]~q\ & \Unit0|U0|RFr1a_ctrl\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[15][0]~q\,
	datab => \Unit1|U2|Mux15~7_combout\,
	datac => \Unit1|U2|tmp_rf[13][0]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux15~8_combout\);

-- Location: FF_X67_Y33_N31
\Unit1|U2|tmp_rf[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U1|Mux15~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit1|U2|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|tmp_rf[0][0]~q\);

-- Location: LCCOMB_X67_Y33_N30
\Unit1|U2|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~4_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (\Unit0|U0|RFr1a_ctrl\(0))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[1][0]~q\))) # (!\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[0][0]~q\,
	datad => \Unit1|U2|tmp_rf[1][0]~q\,
	combout => \Unit1|U2|Mux15~4_combout\);

-- Location: LCCOMB_X68_Y32_N28
\Unit1|U2|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~5_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux15~4_combout\ & ((\Unit1|U2|tmp_rf[3][0]~q\))) # (!\Unit1|U2|Mux15~4_combout\ & (\Unit1|U2|tmp_rf[2][0]~q\)))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[2][0]~q\,
	datac => \Unit1|U2|tmp_rf[3][0]~q\,
	datad => \Unit1|U2|Mux15~4_combout\,
	combout => \Unit1|U2|Mux15~5_combout\);

-- Location: LCCOMB_X68_Y32_N6
\Unit1|U2|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~3_combout\ = (\Unit1|U2|Mux15~2_combout\ & (((\Unit1|U2|tmp_rf[7][0]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0)))) # (!\Unit1|U2|Mux15~2_combout\ & (\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[5][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|Mux15~2_combout\,
	datab => \Unit0|U0|RFr1a_ctrl\(0),
	datac => \Unit1|U2|tmp_rf[5][0]~q\,
	datad => \Unit1|U2|tmp_rf[7][0]~q\,
	combout => \Unit1|U2|Mux15~3_combout\);

-- Location: LCCOMB_X68_Y32_N18
\Unit1|U2|Mux15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~6_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit0|U0|RFr1a_ctrl\(2))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit0|U0|RFr1a_ctrl\(2) & ((\Unit1|U2|Mux15~3_combout\))) # (!\Unit0|U0|RFr1a_ctrl\(2) & (\Unit1|U2|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|Mux15~5_combout\,
	datac => \Unit0|U0|RFr1a_ctrl\(2),
	datad => \Unit1|U2|Mux15~3_combout\,
	combout => \Unit1|U2|Mux15~6_combout\);

-- Location: LCCOMB_X66_Y32_N14
\Unit1|U2|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~0_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit0|U0|RFr1a_ctrl\(0))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit0|U0|RFr1a_ctrl\(0) & (\Unit1|U2|tmp_rf[9][0]~q\)) # (!\Unit0|U0|RFr1a_ctrl\(0) & ((\Unit1|U2|tmp_rf[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|tmp_rf[9][0]~q\,
	datab => \Unit0|U0|RFr1a_ctrl\(1),
	datac => \Unit1|U2|tmp_rf[8][0]~q\,
	datad => \Unit0|U0|RFr1a_ctrl\(0),
	combout => \Unit1|U2|Mux15~0_combout\);

-- Location: LCCOMB_X70_Y32_N16
\Unit1|U2|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~1_combout\ = (\Unit0|U0|RFr1a_ctrl\(1) & ((\Unit1|U2|Mux15~0_combout\ & (\Unit1|U2|tmp_rf[11][0]~q\)) # (!\Unit1|U2|Mux15~0_combout\ & ((\Unit1|U2|tmp_rf[10][0]~q\))))) # (!\Unit0|U0|RFr1a_ctrl\(1) & (((\Unit1|U2|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(1),
	datab => \Unit1|U2|tmp_rf[11][0]~q\,
	datac => \Unit1|U2|tmp_rf[10][0]~q\,
	datad => \Unit1|U2|Mux15~0_combout\,
	combout => \Unit1|U2|Mux15~1_combout\);

-- Location: LCCOMB_X68_Y29_N4
\Unit1|U2|Mux15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|Mux15~9_combout\ = (\Unit0|U0|RFr1a_ctrl\(3) & ((\Unit1|U2|Mux15~6_combout\ & (\Unit1|U2|Mux15~8_combout\)) # (!\Unit1|U2|Mux15~6_combout\ & ((\Unit1|U2|Mux15~1_combout\))))) # (!\Unit0|U0|RFr1a_ctrl\(3) & (((\Unit1|U2|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|RFr1a_ctrl\(3),
	datab => \Unit1|U2|Mux15~8_combout\,
	datac => \Unit1|U2|Mux15~6_combout\,
	datad => \Unit1|U2|Mux15~1_combout\,
	combout => \Unit1|U2|Mux15~9_combout\);

-- Location: LCCOMB_X70_Y28_N0
\Unit1|U3|mult_result[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|mult_result\(4) = (GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & ((\Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT4\))) # (!GLOBAL(\Unit1|U3|Mux1~0clkctrl_outclk\) & (\Unit1|U3|mult_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|mult_result\(4),
	datac => \Unit1|U3|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \Unit1|U3|Mux1~0clkctrl_outclk\,
	combout => \Unit1|U3|mult_result\(4));

-- Location: FF_X68_Y29_N11
\Unit1|U2|RFr1[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit1|U2|Mux11~9_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[4]~_Duplicate_1_q\);

-- Location: LCCOMB_X65_Y28_N26
\Unit1|U3|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux21~0_combout\ = (\Unit1|U3|Mux25~1_combout\ & (((\Unit1|U2|RFr2\(4)) # (\Unit1|U3|Mux25~0_combout\)))) # (!\Unit1|U3|Mux25~1_combout\ & (\Unit1|U2|RFr1[4]~_Duplicate_1_q\ & ((!\Unit1|U3|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux25~1_combout\,
	datab => \Unit1|U2|RFr1[4]~_Duplicate_1_q\,
	datac => \Unit1|U2|RFr2\(4),
	datad => \Unit1|U3|Mux25~0_combout\,
	combout => \Unit1|U3|Mux21~0_combout\);

-- Location: LCCOMB_X65_Y28_N0
\Unit1|U3|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|Mux21~1_combout\ = (\Unit1|U3|Mux25~0_combout\ & ((\Unit1|U3|Mux21~0_combout\ & ((\Unit1|U3|mult_result\(4)))) # (!\Unit1|U3|Mux21~0_combout\ & (\Unit1|U3|Add0~15_combout\)))) # (!\Unit1|U3|Mux25~0_combout\ & (((\Unit1|U3|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Add0~15_combout\,
	datab => \Unit1|U3|Mux25~0_combout\,
	datac => \Unit1|U3|mult_result\(4),
	datad => \Unit1|U3|Mux21~0_combout\,
	combout => \Unit1|U3|Mux21~1_combout\);

-- Location: LCCOMB_X65_Y28_N22
\Unit1|U3|alu_tmp[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U3|alu_tmp\(4) = (GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & ((\Unit1|U3|Mux21~1_combout\))) # (!GLOBAL(\Unit1|U3|Mux33~0clkctrl_outclk\) & (\Unit1|U3|alu_tmp\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|Mux33~0clkctrl_outclk\,
	datac => \Unit1|U3|alu_tmp\(4),
	datad => \Unit1|U3|Mux21~1_combout\,
	combout => \Unit1|U3|alu_tmp\(4));

-- Location: LCCOMB_X62_Y24_N20
\Unit2|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector33~0_combout\ = (\Unit2|write:state.Update_Block~q\ & (\Unit1|U3|alu_tmp\(4))) # (!\Unit2|write:state.Update_Block~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U3|alu_tmp\(4),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(36),
	datad => \Unit2|write:state.Update_Block~q\,
	combout => \Unit2|Selector33~0_combout\);

-- Location: FF_X62_Y24_N21
\Unit2|write:changeBlock[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector33~0_combout\,
	ena => \Unit2|write:changeBlock[32]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[36]~q\);

-- Location: LCCOMB_X63_Y23_N2
\Unit2|data_to_write[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[36]~feeder_combout\ = \Unit2|write:changeBlock[36]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|write:changeBlock[36]~q\,
	combout => \Unit2|data_to_write[36]~feeder_combout\);

-- Location: FF_X63_Y23_N3
\Unit2|data_to_write[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[36]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(36));

-- Location: LCCOMB_X60_Y30_N22
\Unit2|tmp_cache~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~38_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(42))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(42),
	datad => \Unit1|U3|alu_tmp\(10),
	combout => \Unit2|tmp_cache~38_combout\);

-- Location: LCCOMB_X61_Y30_N10
\Unit2|tmp_cache[1][0].words[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][10]~feeder_combout\ = \Unit2|tmp_cache~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~38_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][10]~feeder_combout\);

-- Location: FF_X61_Y30_N11
\Unit2|tmp_cache[1][0].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][10]~q\);

-- Location: LCCOMB_X60_Y28_N26
\Unit2|tmp_cache~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~70_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(10))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(10),
	datad => \Unit1|U3|alu_tmp\(10),
	combout => \Unit2|tmp_cache~70_combout\);

-- Location: FF_X57_Y26_N29
\Unit2|tmp_cache[1][0].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~70_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][10]~q\);

-- Location: LCCOMB_X57_Y28_N8
\Unit2|tmp_cache~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~22_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(58))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(58),
	datad => \Unit1|U3|alu_tmp\(10),
	combout => \Unit2|tmp_cache~22_combout\);

-- Location: LCCOMB_X57_Y26_N4
\Unit2|tmp_cache[1][0].words[0][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][10]~feeder_combout\ = \Unit2|tmp_cache~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~22_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][10]~feeder_combout\);

-- Location: FF_X57_Y26_N5
\Unit2|tmp_cache[1][0].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[0][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][10]~q\);

-- Location: LCCOMB_X57_Y26_N6
\Unit2|data_out~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~257_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[1][0].words[2][10]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[1][0].words[0][10]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].words[2][10]~q\,
	datab => \Unit2|tmp_cache[1][0].words[0][10]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~257_combout\);

-- Location: LCCOMB_X57_Y26_N28
\Unit2|data_out~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~258_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~257_combout\ & ((\Unit2|tmp_cache[1][0].words[3][10]~q\))) # (!\Unit2|data_out~257_combout\ & (\Unit2|tmp_cache[1][0].words[1][10]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][10]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][10]~q\,
	datad => \Unit2|data_out~257_combout\,
	combout => \Unit2|data_out~258_combout\);

-- Location: LCCOMB_X55_Y28_N20
\Unit2|tmp_cache[2][0].words[3][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][10]~feeder_combout\ = \Unit2|tmp_cache~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~70_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][10]~feeder_combout\);

-- Location: FF_X55_Y28_N21
\Unit2|tmp_cache[2][0].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][10]~q\);

-- Location: LCCOMB_X58_Y28_N30
\Unit2|tmp_cache~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~54_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(26))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(26),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(10),
	combout => \Unit2|tmp_cache~54_combout\);

-- Location: FF_X58_Y28_N17
\Unit2|tmp_cache[2][0].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~54_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][10]~q\);

-- Location: FF_X55_Y28_N25
\Unit2|tmp_cache[2][0].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~22_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][10]~q\);

-- Location: LCCOMB_X55_Y28_N24
\Unit2|data_out~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~241_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][10]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][10]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][10]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~241_combout\);

-- Location: LCCOMB_X58_Y28_N16
\Unit2|data_out~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~242_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~241_combout\ & (\Unit2|tmp_cache[2][0].words[3][10]~q\)) # (!\Unit2|data_out~241_combout\ & ((\Unit2|tmp_cache[2][0].words[2][10]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[3][10]~q\,
	datac => \Unit2|tmp_cache[2][0].words[2][10]~q\,
	datad => \Unit2|data_out~241_combout\,
	combout => \Unit2|data_out~242_combout\);

-- Location: FF_X59_Y27_N9
\Unit2|tmp_cache[1][1].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~70_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][10]~q\);

-- Location: FF_X58_Y30_N19
\Unit2|tmp_cache[1][1].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~22_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][10]~q\);

-- Location: LCCOMB_X58_Y30_N12
\Unit2|tmp_cache[1][1].words[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][10]~feeder_combout\ = \Unit2|tmp_cache~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~38_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][10]~feeder_combout\);

-- Location: FF_X58_Y30_N13
\Unit2|tmp_cache[1][1].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][10]~q\);

-- Location: LCCOMB_X58_Y30_N18
\Unit2|data_out~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~248_combout\ = (\Unit0|U3|Mux14~1_combout\ & (\Unit0|U3|Mux15~1_combout\)) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[1][1].words[1][10]~q\))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|tmp_cache[1][1].words[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[1][1].words[0][10]~q\,
	datad => \Unit2|tmp_cache[1][1].words[1][10]~q\,
	combout => \Unit2|data_out~248_combout\);

-- Location: LCCOMB_X59_Y27_N8
\Unit2|data_out~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~249_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~248_combout\ & ((\Unit2|tmp_cache[1][1].words[3][10]~q\))) # (!\Unit2|data_out~248_combout\ & (\Unit2|tmp_cache[1][1].words[2][10]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[2][10]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[1][1].words[3][10]~q\,
	datad => \Unit2|data_out~248_combout\,
	combout => \Unit2|data_out~249_combout\);

-- Location: LCCOMB_X67_Y29_N18
\Unit2|data_out~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~247_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out[9]~43_combout\ & (\Unit2|data_out~246_combout\)) # (!\Unit2|data_out[9]~43_combout\ & 
-- ((\Unit2|data_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~246_combout\,
	datab => \Unit2|data_out\(10),
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~247_combout\);

-- Location: LCCOMB_X67_Y29_N28
\Unit2|data_out~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~250_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~247_combout\ & ((\Unit2|data_out~249_combout\))) # (!\Unit2|data_out~247_combout\ & (\Unit2|data_out~244_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~244_combout\,
	datab => \Unit2|data_out~249_combout\,
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out~247_combout\,
	combout => \Unit2|data_out~250_combout\);

-- Location: LCCOMB_X67_Y29_N30
\Unit2|data_out~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~253_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out[9]~34_combout\) # (\Unit2|data_out~250_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & (\Unit2|data_out~252_combout\ & (!\Unit2|data_out[9]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~252_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out[9]~34_combout\,
	datad => \Unit2|data_out~250_combout\,
	combout => \Unit2|data_out~253_combout\);

-- Location: LCCOMB_X58_Y26_N26
\Unit2|tmp_cache[0][1].words[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][10]~feeder_combout\ = \Unit2|tmp_cache~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~54_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][10]~feeder_combout\);

-- Location: FF_X58_Y26_N27
\Unit2|tmp_cache[0][1].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][10]~q\);

-- Location: FF_X56_Y28_N1
\Unit2|tmp_cache[0][1].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~70_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][10]~q\);

-- Location: LCCOMB_X56_Y28_N24
\Unit2|tmp_cache[0][1].words[0][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[0][10]~feeder_combout\ = \Unit2|tmp_cache~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~22_combout\,
	combout => \Unit2|tmp_cache[0][1].words[0][10]~feeder_combout\);

-- Location: FF_X56_Y28_N25
\Unit2|tmp_cache[0][1].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[0][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][10]~q\);

-- Location: LCCOMB_X56_Y28_N18
\Unit2|data_out~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~254_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[1][10]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][1].words[0][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][10]~q\,
	datab => \Unit2|tmp_cache[0][1].words[0][10]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~254_combout\);

-- Location: LCCOMB_X56_Y28_N0
\Unit2|data_out~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~255_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~254_combout\ & ((\Unit2|tmp_cache[0][1].words[3][10]~q\))) # (!\Unit2|data_out~254_combout\ & (\Unit2|tmp_cache[0][1].words[2][10]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[2][10]~q\,
	datac => \Unit2|tmp_cache[0][1].words[3][10]~q\,
	datad => \Unit2|data_out~254_combout\,
	combout => \Unit2|data_out~255_combout\);

-- Location: LCCOMB_X67_Y29_N12
\Unit2|data_out~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~256_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~253_combout\ & ((\Unit2|data_out~255_combout\))) # (!\Unit2|data_out~253_combout\ & (\Unit2|data_out~242_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~34_combout\,
	datab => \Unit2|data_out~242_combout\,
	datac => \Unit2|data_out~253_combout\,
	datad => \Unit2|data_out~255_combout\,
	combout => \Unit2|data_out~256_combout\);

-- Location: LCCOMB_X67_Y29_N6
\Unit2|data_out[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[10]~10_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~258_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~57_combout\,
	datab => \Unit2|data_out~258_combout\,
	datad => \Unit2|data_out~256_combout\,
	combout => \Unit2|data_out[10]~10_combout\);

-- Location: FF_X60_Y30_N23
\Unit2|tmp_cache[0][0].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~38_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][10]~q\);

-- Location: LCCOMB_X60_Y31_N18
\Unit2|data_out~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~259_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[1][10]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[0][10]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[0][10]~q\,
	datab => \Unit2|tmp_cache[0][0].words[1][10]~q\,
	datac => \Unit0|U3|Mux15~1_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~259_combout\);

-- Location: FF_X58_Y28_N31
\Unit2|tmp_cache[0][0].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~54_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][10]~q\);

-- Location: LCCOMB_X60_Y31_N20
\Unit2|data_out~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~260_combout\ = (\Unit2|data_out~259_combout\ & ((\Unit2|tmp_cache[0][0].words[3][10]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~259_combout\ & (((\Unit2|tmp_cache[0][0].words[2][10]~q\ & \Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][10]~q\,
	datab => \Unit2|data_out~259_combout\,
	datac => \Unit2|tmp_cache[0][0].words[2][10]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~260_combout\);

-- Location: FF_X67_Y29_N7
\Unit2|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[10]~10_combout\,
	asdata => \Unit2|data_out~260_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(10));

-- Location: LCCOMB_X67_Y27_N22
\Unit0|U2|IRout[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(10) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(10)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(10),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(10),
	combout => \Unit0|U2|IRout\(10));

-- Location: LCCOMB_X67_Y27_N2
\Unit0|U3|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux13~0_combout\ = (\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U0|Ms_ctrl\(0) & ((!\Unit0|U2|dir_addr\(2)))) # (!\Unit0|U0|Ms_ctrl\(0) & (!\Unit1|U2|RFr1[2]~_Duplicate_1_q\)))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U0|Ms_ctrl\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(1),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit1|U2|RFr1[2]~_Duplicate_1_q\,
	datad => \Unit0|U2|dir_addr\(2),
	combout => \Unit0|U3|Mux13~0_combout\);

-- Location: LCCOMB_X67_Y27_N16
\Unit0|U3|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux13~1_combout\ = (\Unit0|U0|Ms_ctrl\(1) & (((!\Unit0|U3|Mux13~0_combout\)))) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U3|Mux13~0_combout\ & ((\Unit0|U2|IRout\(10)))) # (!\Unit0|U3|Mux13~0_combout\ & (\Unit0|U1|tmp_PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(2),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit0|U2|IRout\(10),
	datad => \Unit0|U3|Mux13~0_combout\,
	combout => \Unit0|U3|Mux13~1_combout\);

-- Location: LCCOMB_X67_Y27_N8
\Unit2|data_out[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~29_combout\ = (\Unit0|U3|Mux13~1_combout\ & (!\Unit0|U3|Mux12~1_combout\ & \Unit2|Mux239~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|Mux239~1_combout\,
	combout => \Unit2|data_out[9]~29_combout\);

-- Location: LCCOMB_X66_Y25_N28
\Unit2|data_out[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~30_combout\ = (\Unit2|Equal2~4_combout\ & (!\Unit0|U3|Mux12~1_combout\)) # (!\Unit2|Equal2~4_combout\ & (((\Unit2|data_out[9]~29_combout\ & \Unit2|read:state.Output_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux12~1_combout\,
	datab => \Unit2|data_out[9]~29_combout\,
	datac => \Unit2|read:state.Output_data~q\,
	datad => \Unit2|Equal2~4_combout\,
	combout => \Unit2|data_out[9]~30_combout\);

-- Location: LCCOMB_X66_Y25_N18
\Unit2|data_out[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~31_combout\ = (!\Unit2|Equal1~4_combout\ & ((\Unit2|data_out[9]~28_combout\) # ((\Unit2|data_out[9]~30_combout\) # (\Unit2|data_out[9]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~28_combout\,
	datab => \Unit2|data_out[9]~30_combout\,
	datac => \Unit2|data_out[9]~26_combout\,
	datad => \Unit2|Equal1~4_combout\,
	combout => \Unit2|data_out[9]~31_combout\);

-- Location: LCCOMB_X59_Y28_N16
\Unit2|tmp_cache~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~59_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(31))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(31),
	datab => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(15),
	combout => \Unit2|tmp_cache~59_combout\);

-- Location: LCCOMB_X58_Y26_N22
\Unit2|tmp_cache[0][1].words[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][15]~feeder_combout\ = \Unit2|tmp_cache~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~59_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][15]~feeder_combout\);

-- Location: FF_X58_Y26_N23
\Unit2|tmp_cache[0][1].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][15]~q\);

-- Location: LCCOMB_X57_Y28_N18
\Unit2|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector6~0_combout\ = (\Unit2|write:state.Update_Block~q\ & ((\Unit1|U3|alu_tmp\(15)))) # (!\Unit2|write:state.Update_Block~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(63),
	datad => \Unit1|U3|alu_tmp\(15),
	combout => \Unit2|Selector6~0_combout\);

-- Location: FF_X57_Y28_N19
\Unit2|write:changeBlock[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector6~0_combout\,
	ena => \Unit2|write:changeBlock[48]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write:changeBlock[63]~q\);

-- Location: LCCOMB_X60_Y24_N10
\Unit2|data_to_write[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_to_write[63]~feeder_combout\ = \Unit2|write:changeBlock[63]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|write:changeBlock[63]~q\,
	combout => \Unit2|data_to_write[63]~feeder_combout\);

-- Location: FF_X60_Y24_N11
\Unit2|data_to_write[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_to_write[63]~feeder_combout\,
	ena => \Unit2|write_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_to_write\(63));

-- Location: M9K_X64_Y21_N0
\Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040200",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "m9k_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "SetAssociative2Way:Unit2|MainMemory64Words:Unit1|altsyncram:altsyncram_component|altsyncram_gvk1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 63,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 64,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => \Unit2|main_mem_read_en~combout\,
	clk0 => \cpu_clk~inputclkctrl_outclk\,
	portadatain => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Unit2|Unit1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y28_N2
\Unit2|tmp_cache~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~27_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(63))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(63),
	datad => \Unit1|U3|alu_tmp\(15),
	combout => \Unit2|tmp_cache~27_combout\);

-- Location: LCCOMB_X56_Y28_N2
\Unit2|tmp_cache[0][1].words[0][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[0][15]~feeder_combout\ = \Unit2|tmp_cache~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~27_combout\,
	combout => \Unit2|tmp_cache[0][1].words[0][15]~feeder_combout\);

-- Location: FF_X56_Y28_N3
\Unit2|tmp_cache[0][1].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[0][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][15]~q\);

-- Location: LCCOMB_X60_Y29_N8
\Unit2|data_out~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~354_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][1].words[1][15]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][1].words[0][15]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[1][15]~q\,
	datab => \Unit0|U3|Mux15~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[0][15]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~354_combout\);

-- Location: LCCOMB_X60_Y29_N2
\Unit2|data_out~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~355_combout\ = (\Unit2|data_out~354_combout\ & ((\Unit2|tmp_cache[0][1].words[3][15]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~354_combout\ & (((\Unit2|tmp_cache[0][1].words[2][15]~q\ & \Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[3][15]~q\,
	datab => \Unit2|tmp_cache[0][1].words[2][15]~q\,
	datac => \Unit2|data_out~354_combout\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~355_combout\);

-- Location: LCCOMB_X59_Y28_N26
\Unit2|tmp_cache~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~75_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(15))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(15),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(15),
	combout => \Unit2|tmp_cache~75_combout\);

-- Location: FF_X55_Y28_N27
\Unit2|tmp_cache[2][0].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~75_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][15]~q\);

-- Location: FF_X55_Y28_N11
\Unit2|tmp_cache[2][0].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~27_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][15]~q\);

-- Location: LCCOMB_X55_Y28_N10
\Unit2|data_out~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~349_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][15]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][15]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][15]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~349_combout\);

-- Location: LCCOMB_X55_Y28_N26
\Unit2|data_out~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~350_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~349_combout\ & ((\Unit2|tmp_cache[2][0].words[3][15]~q\))) # (!\Unit2|data_out~349_combout\ & (\Unit2|tmp_cache[2][0].words[2][15]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[2][15]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[3][15]~q\,
	datad => \Unit2|data_out~349_combout\,
	combout => \Unit2|data_out~350_combout\);

-- Location: LCCOMB_X63_Y29_N12
\Unit2|data_out~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~353_combout\ = (\Unit2|data_out[9]~34_combout\ & (((\Unit2|data_out~350_combout\) # (\Unit2|data_out[9]~31_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & (\Unit2|data_out~352_combout\ & ((!\Unit2|data_out[9]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~352_combout\,
	datab => \Unit2|data_out~350_combout\,
	datac => \Unit2|data_out[9]~34_combout\,
	datad => \Unit2|data_out[9]~31_combout\,
	combout => \Unit2|data_out~353_combout\);

-- Location: LCCOMB_X63_Y29_N6
\Unit2|data_out~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~356_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~353_combout\ & ((\Unit2|data_out~355_combout\))) # (!\Unit2|data_out~353_combout\ & (\Unit2|data_out~348_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~348_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~355_combout\,
	datad => \Unit2|data_out~353_combout\,
	combout => \Unit2|data_out~356_combout\);

-- Location: LCCOMB_X63_Y29_N24
\Unit2|data_out[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[15]~15_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~358_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~356_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~358_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~356_combout\,
	combout => \Unit2|data_out[15]~15_combout\);

-- Location: FF_X62_Y27_N27
\Unit2|tmp_cache[0][0].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~59_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][15]~q\);

-- Location: FF_X57_Y28_N3
\Unit2|tmp_cache[0][0].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~27_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][15]~q\);

-- Location: LCCOMB_X63_Y28_N28
\Unit2|tmp_cache~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~43_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(47)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U3|alu_tmp\(15),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(47),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache~43_combout\);

-- Location: FF_X60_Y30_N27
\Unit2|tmp_cache[0][0].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~43_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][15]~q\);

-- Location: LCCOMB_X60_Y30_N26
\Unit2|data_out~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~359_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[1][15]~q\) # (\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[0][15]~q\ & ((!\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[0][15]~q\,
	datac => \Unit2|tmp_cache[0][0].words[1][15]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~359_combout\);

-- Location: LCCOMB_X62_Y27_N26
\Unit2|data_out~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~360_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~359_combout\ & (\Unit2|tmp_cache[0][0].words[3][15]~q\)) # (!\Unit2|data_out~359_combout\ & ((\Unit2|tmp_cache[0][0].words[2][15]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][15]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][0].words[2][15]~q\,
	datad => \Unit2|data_out~359_combout\,
	combout => \Unit2|data_out~360_combout\);

-- Location: FF_X63_Y29_N25
\Unit2|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[15]~15_combout\,
	asdata => \Unit2|data_out~360_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(15));

-- Location: LCCOMB_X69_Y25_N10
\Unit0|U2|IRout[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(15) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(15)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(15),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(15),
	combout => \Unit0|U2|IRout\(15));

-- Location: LCCOMB_X70_Y25_N12
\Unit0|U0|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~0_combout\ = (!\Unit0|U2|IRout\(12) & (\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~0_combout\);

-- Location: FF_X70_Y25_N13
\Unit0|U0|state.S_REG_ADDR_SAVE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_REG_ADDR_SAVE~q\);

-- Location: LCCOMB_X68_Y27_N6
\Unit0|U0|WideOr48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr48~0_combout\ = (\Unit0|U0|state.S_FETCH_INST~q\) # ((\Unit0|U0|state.S_REG_ADDR_SAVE~q\) # ((!\Unit0|U0|Selector59~0_combout\) # (!\Unit0|U0|Selector51~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_FETCH_INST~q\,
	datab => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	datac => \Unit0|U0|Selector51~0_combout\,
	datad => \Unit0|U0|Selector59~0_combout\,
	combout => \Unit0|U0|WideOr48~0_combout\);

-- Location: LCCOMB_X68_Y27_N4
\Unit0|U0|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector57~1_combout\ = (!\Unit0|U0|state.S_FETCH_INST~q\ & (\Unit0|U0|Selector57~0_combout\ & ((\Unit0|U0|Ms_ctrl\(1)) # (\Unit0|U0|WideOr48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_FETCH_INST~q\,
	datab => \Unit0|U0|Selector57~0_combout\,
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit0|U0|WideOr48~0_combout\,
	combout => \Unit0|U0|Selector57~1_combout\);

-- Location: FF_X68_Y27_N5
\Unit0|U0|Ms_ctrl[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector57~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|Ms_ctrl\(1));

-- Location: LCCOMB_X60_Y25_N6
\Unit0|U3|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux10~2_combout\ = (\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U0|Ms_ctrl\(0) & (\Unit0|U2|dir_addr\(5))) # (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit1|U2|RFr1[5]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(5),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit0|U0|Ms_ctrl\(0),
	datad => \Unit1|U2|RFr1[5]~_Duplicate_1_q\,
	combout => \Unit0|U3|Mux10~2_combout\);

-- Location: LCCOMB_X60_Y25_N24
\Unit0|U3|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux10~3_combout\ = (\Unit0|U3|Mux10~2_combout\) # ((\Unit0|U1|tmp_PC\(5) & (!\Unit0|U0|Ms_ctrl\(1) & !\Unit0|U0|Ms_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(5),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit0|U0|Ms_ctrl\(0),
	datad => \Unit0|U3|Mux10~2_combout\,
	combout => \Unit0|U3|Mux10~3_combout\);

-- Location: LCCOMB_X60_Y25_N16
\Unit0|U3|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux11~3_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & !\Unit0|U0|Ms_ctrl\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|Ms_ctrl\(0),
	datad => \Unit0|U0|Ms_ctrl\(1),
	combout => \Unit0|U3|Mux11~3_combout\);

-- Location: LCCOMB_X65_Y27_N14
\Unit2|tmp_cache~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~8_combout\ = (\Unit0|U3|Mux11~2_combout\) # ((\cpu_rst~input_o\) # ((\Unit0|U1|tmp_PC\(4) & \Unit0|U3|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux11~2_combout\,
	datab => \Unit0|U1|tmp_PC\(4),
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U3|Mux11~3_combout\,
	combout => \Unit2|tmp_cache~8_combout\);

-- Location: LCCOMB_X67_Y26_N2
\Unit2|tmp_cache[0][1].tag[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[5]~0_combout\ = (\Unit2|read_replace~q\ & (((!\Unit2|read_line\(0))))) # (!\Unit2|read_replace~q\ & (((!\Unit2|write_line\(0))) # (!\Unit2|write_replace~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write_replace~q\,
	datab => \Unit2|write_line\(0),
	datac => \Unit2|read_line\(0),
	datad => \Unit2|read_replace~q\,
	combout => \Unit2|tmp_cache[0][1].tag[5]~0_combout\);

-- Location: LCCOMB_X67_Y26_N12
\Unit2|tmp_cache[2][1].tag[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].tag[7]~0_combout\ = (\cpu_rst~input_o\) # ((!\Unit0|U3|Mux13~1_combout\ & (\Unit0|U3|Mux12~1_combout\ & !\Unit2|tmp_cache[0][1].tag[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \cpu_rst~input_o\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|tmp_cache[0][1].tag[5]~0_combout\,
	combout => \Unit2|tmp_cache[2][1].tag[7]~0_combout\);

-- Location: FF_X66_Y27_N25
\Unit2|tmp_cache[2][1].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~8_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(0));

-- Location: LCCOMB_X67_Y26_N22
\Unit2|tmp_cache[3][1].tag[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].tag[1]~0_combout\ = (\cpu_rst~input_o\) # ((\Unit0|U3|Mux13~1_combout\ & (\Unit0|U3|Mux12~1_combout\ & !\Unit2|tmp_cache[0][1].tag[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \cpu_rst~input_o\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|tmp_cache[0][1].tag[5]~0_combout\,
	combout => \Unit2|tmp_cache[3][1].tag[1]~0_combout\);

-- Location: FF_X66_Y27_N19
\Unit2|tmp_cache[3][1].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~8_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(0));

-- Location: LCCOMB_X66_Y27_N18
\Unit2|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux95~0_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|tmp_cache[3][1].tag\(0) & \Unit0|U3|Mux13~1_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|tmp_cache[1][1].tag\(0)) # ((!\Unit0|U3|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].tag\(0),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[3][1].tag\(0),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|Mux95~0_combout\);

-- Location: LCCOMB_X66_Y27_N24
\Unit2|Mux95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux95~1_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|Mux95~0_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|Mux95~0_combout\ & (\Unit2|tmp_cache[0][1].tag\(0))) # (!\Unit2|Mux95~0_combout\ & ((\Unit2|tmp_cache[2][1].tag\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].tag\(0),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[2][1].tag\(0),
	datad => \Unit2|Mux95~0_combout\,
	combout => \Unit2|Mux95~1_combout\);

-- Location: LCCOMB_X60_Y25_N22
\Unit2|tmp_cache~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~9_combout\ = (\cpu_rst~input_o\) # ((\Unit0|U3|Mux10~2_combout\) # ((\Unit0|U1|tmp_PC\(5) & \Unit0|U3|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(5),
	datab => \Unit0|U3|Mux11~3_combout\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U3|Mux10~2_combout\,
	combout => \Unit2|tmp_cache~9_combout\);

-- Location: LCCOMB_X67_Y26_N18
\Unit2|tmp_cache[1][1].tag[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].tag[3]~0_combout\ = (\cpu_rst~input_o\) # ((\Unit0|U3|Mux13~1_combout\ & (!\Unit0|U3|Mux12~1_combout\ & !\Unit2|tmp_cache[0][1].tag[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \cpu_rst~input_o\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|tmp_cache[0][1].tag[5]~0_combout\,
	combout => \Unit2|tmp_cache[1][1].tag[3]~0_combout\);

-- Location: FF_X65_Y27_N9
\Unit2|tmp_cache[1][1].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~9_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(1));

-- Location: FF_X66_Y27_N3
\Unit2|tmp_cache[3][1].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~9_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(1));

-- Location: LCCOMB_X66_Y27_N2
\Unit2|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux94~0_combout\ = (\Unit0|U3|Mux12~1_combout\ & ((\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[3][1].tag\(1)))) # (!\Unit0|U3|Mux13~1_combout\ & (\Unit2|tmp_cache[2][1].tag\(1))))) # (!\Unit0|U3|Mux12~1_combout\ & 
-- (((!\Unit0|U3|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].tag\(1),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[3][1].tag\(1),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|Mux94~0_combout\);

-- Location: LCCOMB_X65_Y27_N8
\Unit2|Mux94~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux94~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux94~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux94~0_combout\ & (\Unit2|tmp_cache[0][1].tag\(1))) # (!\Unit2|Mux94~0_combout\ & ((\Unit2|tmp_cache[1][1].tag\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].tag\(1),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[1][1].tag\(1),
	datad => \Unit2|Mux94~0_combout\,
	combout => \Unit2|Mux94~1_combout\);

-- Location: LCCOMB_X66_Y25_N0
\Unit2|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal2~0_combout\ = (\Unit0|U3|Mux11~4_combout\ & (\Unit2|Mux95~1_combout\ & (\Unit0|U3|Mux10~3_combout\ $ (!\Unit2|Mux94~1_combout\)))) # (!\Unit0|U3|Mux11~4_combout\ & (!\Unit2|Mux95~1_combout\ & (\Unit0|U3|Mux10~3_combout\ $ 
-- (!\Unit2|Mux94~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux11~4_combout\,
	datab => \Unit0|U3|Mux10~3_combout\,
	datac => \Unit2|Mux95~1_combout\,
	datad => \Unit2|Mux94~1_combout\,
	combout => \Unit2|Equal2~0_combout\);

-- Location: LCCOMB_X66_Y27_N20
\Unit2|tmp_cache~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~11_combout\ = (\Unit0|U3|Mux8~2_combout\) # ((\cpu_rst~input_o\) # ((\Unit0|U3|Mux11~3_combout\ & \Unit0|U1|tmp_PC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux8~2_combout\,
	datab => \Unit0|U3|Mux11~3_combout\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U1|tmp_PC\(7),
	combout => \Unit2|tmp_cache~11_combout\);

-- Location: FF_X65_Y27_N17
\Unit2|tmp_cache[1][1].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~11_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(3));

-- Location: FF_X66_Y27_N27
\Unit2|tmp_cache[3][1].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~11_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(3));

-- Location: LCCOMB_X66_Y27_N26
\Unit2|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux92~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|tmp_cache[3][1].tag\(3) & \Unit0|U3|Mux12~1_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[2][1].tag\(3)) # ((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].tag\(3),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[3][1].tag\(3),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux92~0_combout\);

-- Location: LCCOMB_X65_Y27_N16
\Unit2|Mux92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux92~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux92~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux92~0_combout\ & (\Unit2|tmp_cache[0][1].tag\(3))) # (!\Unit2|Mux92~0_combout\ & ((\Unit2|tmp_cache[1][1].tag\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].tag\(3),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[1][1].tag\(3),
	datad => \Unit2|Mux92~0_combout\,
	combout => \Unit2|Mux92~1_combout\);

-- Location: LCCOMB_X66_Y24_N8
\Unit2|tmp_cache~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~10_combout\ = (\cpu_rst~input_o\) # ((\Unit0|U3|Mux9~2_combout\) # ((\Unit0|U1|tmp_PC\(6) & \Unit0|U3|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_rst~input_o\,
	datab => \Unit0|U1|tmp_PC\(6),
	datac => \Unit0|U3|Mux11~3_combout\,
	datad => \Unit0|U3|Mux9~2_combout\,
	combout => \Unit2|tmp_cache~10_combout\);

-- Location: LCCOMB_X66_Y26_N0
\Unit2|tmp_cache[0][1].tag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[2]~feeder_combout\ = \Unit2|tmp_cache~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~10_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[2]~feeder_combout\);

-- Location: LCCOMB_X67_Y26_N4
\Unit2|tmp_cache[0][1].tag[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[5]~1_combout\ = (\cpu_rst~input_o\) # ((!\Unit0|U3|Mux13~1_combout\ & (!\Unit0|U3|Mux12~1_combout\ & !\Unit2|tmp_cache[0][1].tag[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \cpu_rst~input_o\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|tmp_cache[0][1].tag[5]~0_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[5]~1_combout\);

-- Location: FF_X66_Y26_N1
\Unit2|tmp_cache[0][1].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[2]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(2));

-- Location: FF_X66_Y27_N1
\Unit2|tmp_cache[2][1].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~10_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(2));

-- Location: LCCOMB_X66_Y27_N0
\Unit2|Mux93~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux93~1_combout\ = (\Unit2|Mux93~0_combout\ & ((\Unit2|tmp_cache[0][1].tag\(2)) # ((\Unit0|U3|Mux13~1_combout\)))) # (!\Unit2|Mux93~0_combout\ & (((\Unit2|tmp_cache[2][1].tag\(2) & !\Unit0|U3|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Mux93~0_combout\,
	datab => \Unit2|tmp_cache[0][1].tag\(2),
	datac => \Unit2|tmp_cache[2][1].tag\(2),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|Mux93~1_combout\);

-- Location: LCCOMB_X66_Y27_N4
\Unit2|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal2~1_combout\ = (\Unit0|U3|Mux8~3_combout\ & (\Unit2|Mux92~1_combout\ & (\Unit0|U3|Mux9~3_combout\ $ (!\Unit2|Mux93~1_combout\)))) # (!\Unit0|U3|Mux8~3_combout\ & (!\Unit2|Mux92~1_combout\ & (\Unit0|U3|Mux9~3_combout\ $ 
-- (!\Unit2|Mux93~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux8~3_combout\,
	datab => \Unit0|U3|Mux9~3_combout\,
	datac => \Unit2|Mux92~1_combout\,
	datad => \Unit2|Mux93~1_combout\,
	combout => \Unit2|Equal2~1_combout\);

-- Location: LCCOMB_X65_Y27_N24
\Unit2|tmp_cache~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~76_combout\ = (\cpu_rst~input_o\) # ((\Unit2|address_sent[8]~5_combout\ & (!\Unit0|U0|Ms_ctrl\(0) & \Unit0|U0|big_addr~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[8]~5_combout\,
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U0|big_addr~q\,
	combout => \Unit2|tmp_cache~76_combout\);

-- Location: FF_X66_Y26_N31
\Unit2|tmp_cache[2][1].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~76_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(4));

-- Location: FF_X65_Y27_N25
\Unit2|tmp_cache[1][1].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~76_combout\,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(4));

-- Location: FF_X65_Y27_N31
\Unit2|tmp_cache[3][1].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~76_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(4));

-- Location: LCCOMB_X65_Y27_N30
\Unit2|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux91~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & ((\Unit0|U3|Mux12~1_combout\ & ((\Unit2|tmp_cache[3][1].tag\(4)))) # (!\Unit0|U3|Mux12~1_combout\ & (\Unit2|tmp_cache[1][1].tag\(4))))) # (!\Unit0|U3|Mux13~1_combout\ & 
-- (((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[1][1].tag\(4),
	datac => \Unit2|tmp_cache[3][1].tag\(4),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux91~0_combout\);

-- Location: LCCOMB_X66_Y26_N30
\Unit2|Mux91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux91~1_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|Mux91~0_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|Mux91~0_combout\ & (\Unit2|tmp_cache[0][1].tag\(4))) # (!\Unit2|Mux91~0_combout\ & ((\Unit2|tmp_cache[2][1].tag\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].tag\(4),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[2][1].tag\(4),
	datad => \Unit2|Mux91~0_combout\,
	combout => \Unit2|Mux91~1_combout\);

-- Location: LCCOMB_X66_Y26_N14
\Unit2|address_sent[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[9]~6_combout\ = (\Unit0|U0|Ms_ctrl\(1) & (\Unit1|U2|RFr1[9]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U1|tmp_PC\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit1|U2|RFr1[9]~_Duplicate_1_q\,
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit0|U1|tmp_PC\(9),
	combout => \Unit2|address_sent[9]~6_combout\);

-- Location: LCCOMB_X67_Y26_N30
\Unit2|tmp_cache~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~77_combout\ = (\cpu_rst~input_o\) # ((\Unit0|U0|big_addr~q\ & (!\Unit0|U0|Ms_ctrl\(0) & \Unit2|address_sent[9]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|big_addr~q\,
	datab => \cpu_rst~input_o\,
	datac => \Unit0|U0|Ms_ctrl\(0),
	datad => \Unit2|address_sent[9]~6_combout\,
	combout => \Unit2|tmp_cache~77_combout\);

-- Location: FF_X65_Y27_N13
\Unit2|tmp_cache[1][1].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~77_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].tag[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].tag\(5));

-- Location: LCCOMB_X66_Y26_N16
\Unit2|tmp_cache[2][1].tag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].tag[5]~feeder_combout\ = \Unit2|tmp_cache~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~77_combout\,
	combout => \Unit2|tmp_cache[2][1].tag[5]~feeder_combout\);

-- Location: FF_X66_Y26_N17
\Unit2|tmp_cache[2][1].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].tag[5]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].tag[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].tag\(5));

-- Location: FF_X65_Y27_N3
\Unit2|tmp_cache[3][1].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~77_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].tag\(5));

-- Location: LCCOMB_X65_Y27_N2
\Unit2|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux90~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|tmp_cache[3][1].tag\(5) & \Unit0|U3|Mux12~1_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[2][1].tag\(5)) # ((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[2][1].tag\(5),
	datac => \Unit2|tmp_cache[3][1].tag\(5),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux90~0_combout\);

-- Location: LCCOMB_X65_Y27_N12
\Unit2|Mux90~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux90~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux90~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux90~0_combout\ & (\Unit2|tmp_cache[0][1].tag\(5))) # (!\Unit2|Mux90~0_combout\ & ((\Unit2|tmp_cache[1][1].tag\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].tag\(5),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[1][1].tag\(5),
	datad => \Unit2|Mux90~0_combout\,
	combout => \Unit2|Mux90~1_combout\);

-- Location: LCCOMB_X66_Y25_N10
\Unit2|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal2~2_combout\ = (\Unit2|address_sent[8]~1_combout\ & (\Unit2|Mux91~1_combout\ & (\Unit2|address_sent[9]~2_combout\ $ (!\Unit2|Mux90~1_combout\)))) # (!\Unit2|address_sent[8]~1_combout\ & (!\Unit2|Mux91~1_combout\ & 
-- (\Unit2|address_sent[9]~2_combout\ $ (!\Unit2|Mux90~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[8]~1_combout\,
	datab => \Unit2|address_sent[9]~2_combout\,
	datac => \Unit2|Mux91~1_combout\,
	datad => \Unit2|Mux90~1_combout\,
	combout => \Unit2|Equal2~2_combout\);

-- Location: LCCOMB_X66_Y25_N6
\Unit2|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal2~4_combout\ = (\Unit2|Equal2~3_combout\ & (\Unit2|Equal2~0_combout\ & (\Unit2|Equal2~1_combout\ & \Unit2|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal2~3_combout\,
	datab => \Unit2|Equal2~0_combout\,
	datac => \Unit2|Equal2~1_combout\,
	datad => \Unit2|Equal2~2_combout\,
	combout => \Unit2|Equal2~4_combout\);

-- Location: LCCOMB_X68_Y25_N0
\Unit2|read:lines_to_replace[3][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read:lines_to_replace[3][0]~1_combout\ = (!\Unit0|U0|Mwe_ctrl~q\ & (!\Unit2|Equal2~4_combout\ & (!\Unit2|Equal1~4_combout\ & \Unit0|U0|Mre_ctrl~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Mwe_ctrl~q\,
	datab => \Unit2|Equal2~4_combout\,
	datac => \Unit2|Equal1~4_combout\,
	datad => \Unit0|U0|Mre_ctrl~q\,
	combout => \Unit2|read:lines_to_replace[3][0]~1_combout\);

-- Location: LCCOMB_X68_Y25_N16
\Unit2|read:state.Wait_For_Data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read:state.Wait_For_Data~0_combout\ = (\Unit2|Unit1|main_mem_status~q\ & ((\Unit2|read:lines_to_replace[3][0]~1_combout\ & (!\Unit2|read:state.Wait_For_Inst_Received~q\)) # (!\Unit2|read:lines_to_replace[3][0]~1_combout\ & 
-- ((\Unit2|read:state.Wait_For_Data~q\))))) # (!\Unit2|Unit1|main_mem_status~q\ & (((\Unit2|read:state.Wait_For_Data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read:state.Wait_For_Inst_Received~q\,
	datab => \Unit2|Unit1|main_mem_status~q\,
	datac => \Unit2|read:state.Wait_For_Data~q\,
	datad => \Unit2|read:lines_to_replace[3][0]~1_combout\,
	combout => \Unit2|read:state.Wait_For_Data~0_combout\);

-- Location: FF_X68_Y25_N17
\Unit2|read:state.Wait_For_Data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read:state.Wait_For_Data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:state.Wait_For_Data~q\);

-- Location: LCCOMB_X68_Y25_N8
\Unit2|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector73~0_combout\ = (\Unit2|Unit1|main_mem_status~q\ & \Unit2|read:state.Wait_For_Data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|main_mem_status~q\,
	datad => \Unit2|read:state.Wait_For_Data~q\,
	combout => \Unit2|Selector73~0_combout\);

-- Location: FF_X68_Y25_N9
\Unit2|read:state.Write_To_Cache\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector73~0_combout\,
	ena => \Unit2|read:lines_to_replace[3][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read:state.Write_To_Cache~q\);

-- Location: LCCOMB_X68_Y25_N26
\Unit2|main_mem_ren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|main_mem_ren~0_combout\ = (\Unit2|main_mem_ren~q\ & (\Unit2|Unit1|main_mem_status~q\ & ((\Unit2|read:state.Wait_For_Data~q\)))) # (!\Unit2|main_mem_ren~q\ & (((\Unit2|read:state.Write_To_Cache~q\) # (\Unit2|read:state.Wait_For_Data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|main_mem_ren~q\,
	datab => \Unit2|Unit1|main_mem_status~q\,
	datac => \Unit2|read:state.Write_To_Cache~q\,
	datad => \Unit2|read:state.Wait_For_Data~q\,
	combout => \Unit2|main_mem_ren~0_combout\);

-- Location: LCCOMB_X68_Y25_N30
\Unit2|main_mem_ren~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|main_mem_ren~1_combout\ = (\Unit2|read:lines_to_replace[3][0]~1_combout\ & (!\Unit2|main_mem_ren~0_combout\ & ((\Unit2|main_mem_ren~q\) # (!\Unit2|read:state.Output_data~q\)))) # (!\Unit2|read:lines_to_replace[3][0]~1_combout\ & 
-- (((\Unit2|main_mem_ren~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read:state.Output_data~q\,
	datab => \Unit2|main_mem_ren~0_combout\,
	datac => \Unit2|main_mem_ren~q\,
	datad => \Unit2|read:lines_to_replace[3][0]~1_combout\,
	combout => \Unit2|main_mem_ren~1_combout\);

-- Location: FF_X68_Y25_N31
\Unit2|main_mem_ren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|main_mem_ren~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|main_mem_ren~q\);

-- Location: LCCOMB_X65_Y24_N2
\Unit2|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Selector0~0_combout\ = ((!\Unit2|write:state.Update_Block~q\ & \Unit2|main_mem_ren_for_write~q\)) # (!\Unit2|write:state.Wait_For_Read_Inst_Received~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|write:state.Update_Block~q\,
	datac => \Unit2|main_mem_ren_for_write~q\,
	datad => \Unit2|write:state.Wait_For_Read_Inst_Received~q\,
	combout => \Unit2|Selector0~0_combout\);

-- Location: FF_X65_Y24_N3
\Unit2|main_mem_ren_for_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|Selector0~0_combout\,
	ena => \Unit2|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|main_mem_ren_for_write~q\);

-- Location: LCCOMB_X65_Y24_N8
\Unit2|main_mem_read_en\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|main_mem_read_en~combout\ = (\Unit2|main_mem_ren~q\) # (\Unit2|main_mem_ren_for_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|main_mem_ren~q\,
	datad => \Unit2|main_mem_ren_for_write~q\,
	combout => \Unit2|main_mem_read_en~combout\);

-- Location: LCCOMB_X60_Y30_N16
\Unit2|tmp_cache~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~42_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(46))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(46),
	datad => \Unit1|U3|alu_tmp\(14),
	combout => \Unit2|tmp_cache~42_combout\);

-- Location: LCCOMB_X61_Y30_N26
\Unit2|tmp_cache[1][0].words[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][14]~feeder_combout\ = \Unit2|tmp_cache~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~42_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][14]~feeder_combout\);

-- Location: FF_X61_Y30_N27
\Unit2|tmp_cache[1][0].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][14]~q\);

-- Location: LCCOMB_X59_Y28_N24
\Unit2|tmp_cache~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~74_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(14))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(14),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(14),
	combout => \Unit2|tmp_cache~74_combout\);

-- Location: FF_X57_Y26_N9
\Unit2|tmp_cache[1][0].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~74_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][14]~q\);

-- Location: LCCOMB_X59_Y28_N10
\Unit2|tmp_cache~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~58_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(30))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(30),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(14),
	combout => \Unit2|tmp_cache~58_combout\);

-- Location: LCCOMB_X58_Y25_N10
\Unit2|tmp_cache[1][0].words[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][14]~feeder_combout\ = \Unit2|tmp_cache~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~58_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][14]~feeder_combout\);

-- Location: FF_X58_Y25_N11
\Unit2|tmp_cache[1][0].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][14]~q\);

-- Location: LCCOMB_X57_Y28_N28
\Unit2|tmp_cache~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~26_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(62)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit1|U3|alu_tmp\(14),
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(62),
	combout => \Unit2|tmp_cache~26_combout\);

-- Location: FF_X57_Y26_N21
\Unit2|tmp_cache[1][0].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~26_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][14]~q\);

-- Location: LCCOMB_X57_Y26_N20
\Unit2|data_out~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~337_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[1][0].words[2][14]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[1][0].words[0][14]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[2][14]~q\,
	datac => \Unit2|tmp_cache[1][0].words[0][14]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~337_combout\);

-- Location: LCCOMB_X57_Y26_N8
\Unit2|data_out~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~338_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~337_combout\ & ((\Unit2|tmp_cache[1][0].words[3][14]~q\))) # (!\Unit2|data_out~337_combout\ & (\Unit2|tmp_cache[1][0].words[1][14]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][14]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][14]~q\,
	datad => \Unit2|data_out~337_combout\,
	combout => \Unit2|data_out~338_combout\);

-- Location: LCCOMB_X59_Y30_N28
\Unit2|tmp_cache[0][1].words[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][14]~feeder_combout\ = \Unit2|tmp_cache~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~42_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][14]~feeder_combout\);

-- Location: LCCOMB_X66_Y24_N4
\Unit2|tmp_cache[0][1].words[1][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][0]~2_combout\ = (\Unit2|tmp_cache[0][1].words[3][0]~0_combout\ & ((\Unit2|read_replace~q\) # ((\Unit2|tmp_cache[0][0].words[1][0]~3_combout\ & \Unit2|tag~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|tmp_cache[0][1].words[3][0]~0_combout\,
	datac => \Unit2|tmp_cache[0][0].words[1][0]~3_combout\,
	datad => \Unit2|tag~1_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\);

-- Location: FF_X59_Y30_N29
\Unit2|tmp_cache[0][1].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][14]~q\);

-- Location: FF_X56_Y28_N9
\Unit2|tmp_cache[0][1].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~26_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][14]~q\);

-- Location: LCCOMB_X56_Y28_N8
\Unit2|data_out~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~334_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][1].words[1][14]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][1].words[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][1].words[1][14]~q\,
	datac => \Unit2|tmp_cache[0][1].words[0][14]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~334_combout\);

-- Location: FF_X56_Y28_N21
\Unit2|tmp_cache[0][1].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~74_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][14]~q\);

-- Location: LCCOMB_X58_Y26_N4
\Unit2|tmp_cache[0][1].words[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][14]~feeder_combout\ = \Unit2|tmp_cache~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~58_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][14]~feeder_combout\);

-- Location: FF_X58_Y26_N5
\Unit2|tmp_cache[0][1].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][14]~q\);

-- Location: LCCOMB_X56_Y28_N20
\Unit2|data_out~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~335_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~334_combout\ & (\Unit2|tmp_cache[0][1].words[3][14]~q\)) # (!\Unit2|data_out~334_combout\ & ((\Unit2|tmp_cache[0][1].words[2][14]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (\Unit2|data_out~334_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|data_out~334_combout\,
	datac => \Unit2|tmp_cache[0][1].words[3][14]~q\,
	datad => \Unit2|tmp_cache[0][1].words[2][14]~q\,
	combout => \Unit2|data_out~335_combout\);

-- Location: LCCOMB_X60_Y27_N26
\Unit2|tmp_cache[2][1].words[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][14]~feeder_combout\ = \Unit2|tmp_cache~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~42_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][14]~feeder_combout\);

-- Location: FF_X60_Y27_N27
\Unit2|tmp_cache[2][1].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][14]~q\);

-- Location: FF_X63_Y25_N19
\Unit2|tmp_cache[2][1].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~74_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][14]~q\);

-- Location: FF_X63_Y25_N17
\Unit2|tmp_cache[2][1].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~26_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][14]~q\);

-- Location: LCCOMB_X63_Y25_N16
\Unit2|data_out~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~323_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][14]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][14]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][1].words[2][14]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][1].words[0][14]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~323_combout\);

-- Location: LCCOMB_X63_Y25_N18
\Unit2|data_out~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~324_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~323_combout\ & ((\Unit2|tmp_cache[2][1].words[3][14]~q\))) # (!\Unit2|data_out~323_combout\ & (\Unit2|tmp_cache[2][1].words[1][14]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[1][14]~q\,
	datac => \Unit2|tmp_cache[2][1].words[3][14]~q\,
	datad => \Unit2|data_out~323_combout\,
	combout => \Unit2|data_out~324_combout\);

-- Location: FF_X59_Y28_N25
\Unit2|tmp_cache[1][1].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~74_combout\,
	ena => \Unit2|tmp_cache[1][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[3][14]~q\);

-- Location: LCCOMB_X58_Y30_N28
\Unit2|tmp_cache[1][1].words[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][1].words[1][14]~feeder_combout\ = \Unit2|tmp_cache~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~42_combout\,
	combout => \Unit2|tmp_cache[1][1].words[1][14]~feeder_combout\);

-- Location: FF_X58_Y30_N29
\Unit2|tmp_cache[1][1].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][1].words[1][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[1][14]~q\);

-- Location: FF_X58_Y30_N31
\Unit2|tmp_cache[1][1].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~26_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][1].words[0][14]~q\);

-- Location: LCCOMB_X58_Y30_N30
\Unit2|data_out~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~328_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[1][1].words[1][14]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[1][1].words[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[1][1].words[1][14]~q\,
	datac => \Unit2|tmp_cache[1][1].words[0][14]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~328_combout\);

-- Location: LCCOMB_X59_Y28_N6
\Unit2|data_out~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~329_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~328_combout\ & ((\Unit2|tmp_cache[1][1].words[3][14]~q\))) # (!\Unit2|data_out~328_combout\ & (\Unit2|tmp_cache[1][1].words[2][14]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][1].words[2][14]~q\,
	datab => \Unit2|tmp_cache[1][1].words[3][14]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|data_out~328_combout\,
	combout => \Unit2|data_out~329_combout\);

-- Location: LCCOMB_X59_Y29_N24
\Unit2|tmp_cache[3][1].words[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[1][14]~feeder_combout\ = \Unit2|tmp_cache~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~42_combout\,
	combout => \Unit2|tmp_cache[3][1].words[1][14]~feeder_combout\);

-- Location: FF_X59_Y29_N25
\Unit2|tmp_cache[3][1].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[1][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][14]~q\);

-- Location: FF_X59_Y29_N15
\Unit2|tmp_cache[3][1].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~74_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][14]~q\);

-- Location: LCCOMB_X58_Y29_N16
\Unit2|tmp_cache[3][1].words[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][14]~feeder_combout\ = \Unit2|tmp_cache~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~58_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][14]~feeder_combout\);

-- Location: FF_X58_Y29_N17
\Unit2|tmp_cache[3][1].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][14]~q\);

-- Location: FF_X58_Y29_N11
\Unit2|tmp_cache[3][1].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~26_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][14]~q\);

-- Location: LCCOMB_X58_Y29_N10
\Unit2|data_out~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~325_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][14]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][14]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][14]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~325_combout\);

-- Location: LCCOMB_X59_Y29_N14
\Unit2|data_out~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~326_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~325_combout\ & ((\Unit2|tmp_cache[3][1].words[3][14]~q\))) # (!\Unit2|data_out~325_combout\ & (\Unit2|tmp_cache[3][1].words[1][14]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[1][14]~q\,
	datac => \Unit2|tmp_cache[3][1].words[3][14]~q\,
	datad => \Unit2|data_out~325_combout\,
	combout => \Unit2|data_out~326_combout\);

-- Location: LCCOMB_X63_Y25_N24
\Unit2|data_out~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~327_combout\ = (\Unit2|data_out[9]~43_combout\ & (((\Unit2|data_out~326_combout\) # (\Unit2|data_out[9]~38_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & (\Unit2|data_out\(14) & ((!\Unit2|data_out[9]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(14),
	datab => \Unit2|data_out~326_combout\,
	datac => \Unit2|data_out[9]~43_combout\,
	datad => \Unit2|data_out[9]~38_combout\,
	combout => \Unit2|data_out~327_combout\);

-- Location: LCCOMB_X63_Y25_N10
\Unit2|data_out~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~330_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~327_combout\ & ((\Unit2|data_out~329_combout\))) # (!\Unit2|data_out~327_combout\ & (\Unit2|data_out~324_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~38_combout\,
	datab => \Unit2|data_out~324_combout\,
	datac => \Unit2|data_out~329_combout\,
	datad => \Unit2|data_out~327_combout\,
	combout => \Unit2|data_out~330_combout\);

-- Location: LCCOMB_X66_Y25_N20
\Unit2|data_out~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~333_combout\ = (\Unit2|data_out[9]~34_combout\ & (((\Unit2|data_out[9]~31_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~330_combout\))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (\Unit2|data_out~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~332_combout\,
	datab => \Unit2|data_out[9]~34_combout\,
	datac => \Unit2|data_out[9]~31_combout\,
	datad => \Unit2|data_out~330_combout\,
	combout => \Unit2|data_out~333_combout\);

-- Location: LCCOMB_X66_Y25_N30
\Unit2|data_out~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~336_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~333_combout\ & ((\Unit2|data_out~335_combout\))) # (!\Unit2|data_out~333_combout\ & (\Unit2|data_out~322_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~322_combout\,
	datab => \Unit2|data_out[9]~34_combout\,
	datac => \Unit2|data_out~335_combout\,
	datad => \Unit2|data_out~333_combout\,
	combout => \Unit2|data_out~336_combout\);

-- Location: LCCOMB_X62_Y25_N30
\Unit2|data_out[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[14]~14_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~338_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~336_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~57_combout\,
	datab => \Unit2|data_out~338_combout\,
	datad => \Unit2|data_out~336_combout\,
	combout => \Unit2|data_out[14]~14_combout\);

-- Location: LCCOMB_X60_Y28_N2
\Unit2|tmp_cache[0][0].words[3][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[3][14]~feeder_combout\ = \Unit2|tmp_cache~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~74_combout\,
	combout => \Unit2|tmp_cache[0][0].words[3][14]~feeder_combout\);

-- Location: FF_X60_Y28_N3
\Unit2|tmp_cache[0][0].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][0].words[3][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][14]~q\);

-- Location: FF_X57_Y28_N29
\Unit2|tmp_cache[0][0].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~26_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][14]~q\);

-- Location: FF_X60_Y30_N17
\Unit2|tmp_cache[0][0].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~42_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][14]~q\);

-- Location: LCCOMB_X62_Y25_N10
\Unit2|data_out~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~339_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][14]~q\))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|tmp_cache[0][0].words[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[0][14]~q\,
	datac => \Unit2|tmp_cache[0][0].words[1][14]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~339_combout\);

-- Location: LCCOMB_X62_Y25_N8
\Unit2|data_out~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~340_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~339_combout\ & ((\Unit2|tmp_cache[0][0].words[3][14]~q\))) # (!\Unit2|data_out~339_combout\ & (\Unit2|tmp_cache[0][0].words[2][14]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[2][14]~q\,
	datab => \Unit2|tmp_cache[0][0].words[3][14]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|data_out~339_combout\,
	combout => \Unit2|data_out~340_combout\);

-- Location: FF_X62_Y25_N31
\Unit2|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[14]~14_combout\,
	asdata => \Unit2|data_out~340_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(14));

-- Location: LCCOMB_X69_Y25_N20
\Unit0|U2|IRout[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(14) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(14)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U2|IRout\(14),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(14),
	combout => \Unit0|U2|IRout\(14));

-- Location: LCCOMB_X70_Y25_N8
\Unit0|U0|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~4_combout\ = (\Unit0|U2|IRout\(12) & (\Unit0|U2|IRout\(13) & (\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~4_combout\);

-- Location: FF_X70_Y25_N9
\Unit0|U0|state.S_OUTPUT_MEM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~4_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	ena => \Unit0|U0|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_OUTPUT_MEM~q\);

-- Location: LCCOMB_X68_Y27_N12
\Unit0|U0|WideOr12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr12~0_combout\ = (!\Unit0|U0|state.S_LONG_LOAD~q\ & (!\Unit0|U0|state.S_OUTPUT_MEM~q\ & (!\Unit0|U0|state.S_SHORT_LOAD~q\ & !\Unit0|U0|state.S_REG_ADDR_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_LOAD~q\,
	datab => \Unit0|U0|state.S_OUTPUT_MEM~q\,
	datac => \Unit0|U0|state.S_SHORT_LOAD~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	combout => \Unit0|U0|WideOr12~0_combout\);

-- Location: LCCOMB_X68_Y26_N8
\Unit0|U0|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector59~0_combout\ = (!\Unit0|U0|state.S_REG_ADDR_SAVEb~q\ & (\Unit0|U0|WideOr12~0_combout\ & (!\Unit0|U0|state.S_SHORT_SAVEb~q\ & !\Unit0|U0|state.S_LONG_SAVE_b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_SAVEb~q\,
	datab => \Unit0|U0|WideOr12~0_combout\,
	datac => \Unit0|U0|state.S_SHORT_SAVEb~q\,
	datad => \Unit0|U0|state.S_LONG_SAVE_b~q\,
	combout => \Unit0|U0|Selector59~0_combout\);

-- Location: LCCOMB_X68_Y26_N28
\Unit0|U0|Selector59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector59~2_combout\ = ((\Unit0|U0|Selector59~0_combout\ & (\Unit0|U0|Mwe_ctrl~q\ & !\Unit0|U0|state.S_FETCH_INST~q\))) # (!\Unit0|U0|Selector59~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Selector59~1_combout\,
	datab => \Unit0|U0|Selector59~0_combout\,
	datac => \Unit0|U0|Mwe_ctrl~q\,
	datad => \Unit0|U0|state.S_FETCH_INST~q\,
	combout => \Unit0|U0|Selector59~2_combout\);

-- Location: FF_X68_Y26_N29
\Unit0|U0|Mwe_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector59~2_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|Mwe_ctrl~q\);

-- Location: LCCOMB_X65_Y24_N28
\Unit2|write_mem_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|write_mem_status~0_combout\ = (\Unit2|write:state.Wait_Write_Back_Inst_Received~q\ & (\Unit0|U0|Mwe_ctrl~q\ & !\Unit0|U0|Mre_ctrl~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|write:state.Wait_Write_Back_Inst_Received~q\,
	datac => \Unit0|U0|Mwe_ctrl~q\,
	datad => \Unit0|U0|Mre_ctrl~q\,
	combout => \Unit2|write_mem_status~0_combout\);

-- Location: FF_X65_Y24_N1
\Unit2|write_mem_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|write_mem_status~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|write_mem_status~q\);

-- Location: LCCOMB_X69_Y26_N22
\Unit0|U0|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector16~0_combout\ = (\Unit0|U0|state.S_LONG_LOAD~q\ & (\Unit2|tmp_mem_status~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_LOAD~q\,
	datab => \Unit2|read_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|tmp_mem_status~q\,
	combout => \Unit0|U0|Selector16~0_combout\);

-- Location: FF_X69_Y26_N23
\Unit0|U0|state.S_LONG_LOAD_a\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector16~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_LOAD_a~q\);

-- Location: LCCOMB_X69_Y25_N6
\Unit0|U0|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector52~0_combout\ = (!\Unit0|U0|state.S_LONG_LOAD_a~q\ & !\Unit0|U0|state.S_SHORT_LOADa~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|state.S_LONG_LOAD_a~q\,
	datad => \Unit0|U0|state.S_SHORT_LOADa~q\,
	combout => \Unit0|U0|Selector52~0_combout\);

-- Location: LCCOMB_X70_Y26_N6
\Unit0|U0|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector11~0_combout\ = (\Unit0|U0|state.S_SHORT_SAVE~q\) # ((!\Unit2|mem_status~0_combout\ & \Unit0|U0|state.S_SHORT_SAVEa~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|mem_status~0_combout\,
	datab => \Unit0|U0|state.S_SHORT_SAVE~q\,
	datac => \Unit0|U0|state.S_SHORT_SAVEa~q\,
	combout => \Unit0|U0|Selector11~0_combout\);

-- Location: FF_X70_Y26_N7
\Unit0|U0|state.S_SHORT_SAVEa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector11~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SHORT_SAVEa~q\);

-- Location: LCCOMB_X70_Y26_N16
\Unit0|U0|Selector59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector59~1_combout\ = (!\Unit0|U0|state.S_REG_ADDR_SAVEa~q\ & (!\Unit0|U0|state.S_LONG_SAVE_a~q\ & !\Unit0|U0|state.S_SHORT_SAVEa~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_REG_ADDR_SAVEa~q\,
	datac => \Unit0|U0|state.S_LONG_SAVE_a~q\,
	datad => \Unit0|U0|state.S_SHORT_SAVEa~q\,
	combout => \Unit0|U0|Selector59~1_combout\);

-- Location: LCCOMB_X68_Y27_N18
\Unit0|U0|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector52~1_combout\ = (\Unit0|U0|state.S_FETCH_INSTa~q\ & (!\Unit2|mem_status~0_combout\)) # (!\Unit0|U0|state.S_FETCH_INSTa~q\ & (((\Unit0|U0|Selector52~0_combout\ & \Unit0|U0|Selector59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|mem_status~0_combout\,
	datab => \Unit0|U0|Selector52~0_combout\,
	datac => \Unit0|U0|Selector59~1_combout\,
	datad => \Unit0|U0|state.S_FETCH_INSTa~q\,
	combout => \Unit0|U0|Selector52~1_combout\);

-- Location: LCCOMB_X68_Y27_N30
\Unit0|U0|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector52~2_combout\ = (\Unit0|U0|state.S_FETCH_INST~q\) # (((\Unit0|U0|Selector52~1_combout\ & \Unit0|U0|Mre_ctrl~q\)) # (!\Unit0|U0|WideOr12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_FETCH_INST~q\,
	datab => \Unit0|U0|Selector52~1_combout\,
	datac => \Unit0|U0|Mre_ctrl~q\,
	datad => \Unit0|U0|WideOr12~0_combout\,
	combout => \Unit0|U0|Selector52~2_combout\);

-- Location: FF_X68_Y27_N31
\Unit0|U0|Mre_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector52~2_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|Mre_ctrl~q\);

-- Location: LCCOMB_X62_Y25_N22
\Unit2|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read~0_combout\ = (!\Unit0|U0|Mwe_ctrl~q\ & \Unit0|U0|Mre_ctrl~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Mwe_ctrl~q\,
	datad => \Unit0|U0|Mre_ctrl~q\,
	combout => \Unit2|read~0_combout\);

-- Location: LCCOMB_X65_Y25_N20
\Unit2|read_mem_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|read_mem_status~0_combout\ = (\Unit2|read~0_combout\ & ((\Unit2|Equal2~4_combout\) # ((\Unit2|read:state.Output_data~q\) # (\Unit2|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal2~4_combout\,
	datab => \Unit2|read~0_combout\,
	datac => \Unit2|read:state.Output_data~q\,
	datad => \Unit2|Equal1~4_combout\,
	combout => \Unit2|read_mem_status~0_combout\);

-- Location: FF_X65_Y25_N21
\Unit2|read_mem_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|read_mem_status~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|read_mem_status~q\);

-- Location: LCCOMB_X69_Y26_N0
\Unit0|U0|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector12~0_combout\ = (\Unit0|U0|state.S_SHORT_SAVEa~q\ & (\Unit2|tmp_mem_status~q\ & ((\Unit2|read_mem_status~q\) # (\Unit2|write_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_SHORT_SAVEa~q\,
	datab => \Unit2|read_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|tmp_mem_status~q\,
	combout => \Unit0|U0|Selector12~0_combout\);

-- Location: FF_X69_Y26_N1
\Unit0|U0|state.S_SHORT_SAVEb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector12~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SHORT_SAVEb~q\);

-- Location: FF_X70_Y26_N21
\Unit0|U0|state.S_IMM_LOADa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_IMM_LOAD~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_IMM_LOADa~q\);

-- Location: FF_X70_Y26_N25
\Unit0|U0|state.S_LONG_IMM_LOADa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_LONG_IMM_LOADa~q\);

-- Location: LCCOMB_X70_Y26_N20
\Unit0|U0|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr2~0_combout\ = (!\Unit0|U0|state.S_IMM_LOADa~q\ & !\Unit0|U0|state.S_LONG_IMM_LOADa~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|state.S_IMM_LOADa~q\,
	datad => \Unit0|U0|state.S_LONG_IMM_LOADa~q\,
	combout => \Unit0|U0|WideOr2~0_combout\);

-- Location: LCCOMB_X69_Y26_N24
\Unit0|U0|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector54~0_combout\ = (!\Unit0|U0|state.S_LONG_SAVE_b~q\ & (!\Unit0|U0|state.S_REG_ADDR_SAVEb~q\ & (!\Unit0|U0|state.S_REG_ADDR_LOADb~q\ & !\Unit0|U0|state.S_LONG_LOAD_b~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_SAVE_b~q\,
	datab => \Unit0|U0|state.S_REG_ADDR_SAVEb~q\,
	datac => \Unit0|U0|state.S_REG_ADDR_LOADb~q\,
	datad => \Unit0|U0|state.S_LONG_LOAD_b~q\,
	combout => \Unit0|U0|Selector54~0_combout\);

-- Location: FF_X69_Y25_N19
\Unit0|U0|state.S_SUBTb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_SUBTa~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SUBTb~q\);

-- Location: LCCOMB_X63_Y30_N14
\Unit2|tmp_cache~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~40_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(44))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(44),
	datad => \Unit1|U3|alu_tmp\(12),
	combout => \Unit2|tmp_cache~40_combout\);

-- Location: LCCOMB_X61_Y30_N6
\Unit2|tmp_cache[1][0].words[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][12]~feeder_combout\ = \Unit2|tmp_cache~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~40_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][12]~feeder_combout\);

-- Location: FF_X61_Y30_N7
\Unit2|tmp_cache[1][0].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][12]~q\);

-- Location: LCCOMB_X60_Y28_N30
\Unit2|tmp_cache~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~72_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(12))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(12),
	datad => \Unit1|U3|alu_tmp\(12),
	combout => \Unit2|tmp_cache~72_combout\);

-- Location: FF_X59_Y26_N17
\Unit2|tmp_cache[1][0].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~72_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][12]~q\);

-- Location: LCCOMB_X59_Y26_N16
\Unit2|data_out~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~298_combout\ = (\Unit2|data_out~297_combout\ & (((\Unit2|tmp_cache[1][0].words[3][12]~q\) # (!\Unit0|U3|Mux15~1_combout\)))) # (!\Unit2|data_out~297_combout\ & (\Unit2|tmp_cache[1][0].words[1][12]~q\ & ((\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~297_combout\,
	datab => \Unit2|tmp_cache[1][0].words[1][12]~q\,
	datac => \Unit2|tmp_cache[1][0].words[3][12]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~298_combout\);

-- Location: LCCOMB_X55_Y28_N4
\Unit2|tmp_cache[2][0].words[3][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][12]~feeder_combout\ = \Unit2|tmp_cache~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~72_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][12]~feeder_combout\);

-- Location: FF_X55_Y28_N5
\Unit2|tmp_cache[2][0].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][12]~q\);

-- Location: LCCOMB_X62_Y25_N28
\Unit2|tmp_cache~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~56_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(28))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(28),
	datad => \Unit1|U3|alu_tmp\(12),
	combout => \Unit2|tmp_cache~56_combout\);

-- Location: FF_X58_Y28_N29
\Unit2|tmp_cache[2][0].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~56_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][12]~q\);

-- Location: LCCOMB_X57_Y28_N24
\Unit2|tmp_cache~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~24_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(60))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(60),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(12),
	combout => \Unit2|tmp_cache~24_combout\);

-- Location: FF_X55_Y28_N9
\Unit2|tmp_cache[2][0].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~24_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][12]~q\);

-- Location: LCCOMB_X55_Y28_N8
\Unit2|data_out~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~281_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][12]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][12]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][12]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~281_combout\);

-- Location: LCCOMB_X58_Y28_N28
\Unit2|data_out~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~282_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~281_combout\ & (\Unit2|tmp_cache[2][0].words[3][12]~q\)) # (!\Unit2|data_out~281_combout\ & ((\Unit2|tmp_cache[2][0].words[2][12]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[3][12]~q\,
	datac => \Unit2|tmp_cache[2][0].words[2][12]~q\,
	datad => \Unit2|data_out~281_combout\,
	combout => \Unit2|data_out~282_combout\);

-- Location: LCCOMB_X61_Y23_N8
\Unit2|tmp_cache[0][1].words[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][12]~feeder_combout\ = \Unit2|tmp_cache~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~56_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][12]~feeder_combout\);

-- Location: FF_X61_Y23_N9
\Unit2|tmp_cache[0][1].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][12]~q\);

-- Location: LCCOMB_X61_Y25_N30
\Unit2|tmp_cache[0][1].words[3][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][12]~feeder_combout\ = \Unit2|tmp_cache~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~72_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][12]~feeder_combout\);

-- Location: FF_X61_Y25_N31
\Unit2|tmp_cache[0][1].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][12]~q\);

-- Location: LCCOMB_X61_Y25_N4
\Unit2|data_out~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~295_combout\ = (\Unit2|data_out~294_combout\ & (((\Unit2|tmp_cache[0][1].words[3][12]~q\) # (!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~294_combout\ & (\Unit2|tmp_cache[0][1].words[2][12]~q\ & ((\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~294_combout\,
	datab => \Unit2|tmp_cache[0][1].words[2][12]~q\,
	datac => \Unit2|tmp_cache[0][1].words[3][12]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~295_combout\);

-- Location: LCCOMB_X59_Y30_N24
\Unit2|tmp_cache[3][0].words[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][12]~feeder_combout\ = \Unit2|tmp_cache~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~40_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][12]~feeder_combout\);

-- Location: FF_X59_Y30_N25
\Unit2|tmp_cache[3][0].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][12]~q\);

-- Location: FF_X57_Y29_N1
\Unit2|tmp_cache[3][0].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~72_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][12]~q\);

-- Location: LCCOMB_X58_Y25_N28
\Unit2|tmp_cache[3][0].words[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][12]~feeder_combout\ = \Unit2|tmp_cache~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~56_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][12]~feeder_combout\);

-- Location: FF_X58_Y25_N29
\Unit2|tmp_cache[3][0].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][12]~q\);

-- Location: FF_X57_Y29_N11
\Unit2|tmp_cache[3][0].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~24_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][12]~q\);

-- Location: LCCOMB_X57_Y29_N10
\Unit2|data_out~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~291_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][0].words[2][12]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][0].words[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[2][12]~q\,
	datac => \Unit2|tmp_cache[3][0].words[0][12]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~291_combout\);

-- Location: LCCOMB_X57_Y29_N0
\Unit2|data_out~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~292_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~291_combout\ & ((\Unit2|tmp_cache[3][0].words[3][12]~q\))) # (!\Unit2|data_out~291_combout\ & (\Unit2|tmp_cache[3][0].words[1][12]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[1][12]~q\,
	datac => \Unit2|tmp_cache[3][0].words[3][12]~q\,
	datad => \Unit2|data_out~291_combout\,
	combout => \Unit2|data_out~292_combout\);

-- Location: LCCOMB_X61_Y25_N18
\Unit2|data_out~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~293_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~290_combout\) # ((\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out~292_combout\ & !\Unit2|data_out[9]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~290_combout\,
	datab => \Unit2|data_out[9]~31_combout\,
	datac => \Unit2|data_out~292_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~293_combout\);

-- Location: LCCOMB_X61_Y25_N14
\Unit2|data_out~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~296_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~293_combout\ & ((\Unit2|data_out~295_combout\))) # (!\Unit2|data_out~293_combout\ & (\Unit2|data_out~282_combout\)))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~34_combout\,
	datab => \Unit2|data_out~282_combout\,
	datac => \Unit2|data_out~295_combout\,
	datad => \Unit2|data_out~293_combout\,
	combout => \Unit2|data_out~296_combout\);

-- Location: LCCOMB_X62_Y25_N16
\Unit2|data_out[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[12]~12_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~298_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~296_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~57_combout\,
	datab => \Unit2|data_out~298_combout\,
	datad => \Unit2|data_out~296_combout\,
	combout => \Unit2|data_out[12]~12_combout\);

-- Location: FF_X62_Y25_N29
\Unit2|tmp_cache[0][0].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~56_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][12]~q\);

-- Location: FF_X60_Y28_N31
\Unit2|tmp_cache[0][0].words[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~72_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][12]~q\);

-- Location: FF_X57_Y28_N25
\Unit2|tmp_cache[0][0].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~24_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][12]~q\);

-- Location: LCCOMB_X62_Y25_N2
\Unit2|data_out~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~299_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[1][12]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][0].words[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][12]~q\,
	datab => \Unit2|tmp_cache[0][0].words[0][12]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~299_combout\);

-- Location: LCCOMB_X62_Y25_N12
\Unit2|data_out~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~300_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~299_combout\ & ((\Unit2|tmp_cache[0][0].words[3][12]~q\))) # (!\Unit2|data_out~299_combout\ & (\Unit2|tmp_cache[0][0].words[2][12]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[2][12]~q\,
	datac => \Unit2|tmp_cache[0][0].words[3][12]~q\,
	datad => \Unit2|data_out~299_combout\,
	combout => \Unit2|data_out~300_combout\);

-- Location: FF_X62_Y25_N17
\Unit2|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[12]~12_combout\,
	asdata => \Unit2|data_out~300_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(12));

-- Location: LCCOMB_X70_Y25_N6
\Unit0|U2|IRout[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(12) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(12)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(12),
	combout => \Unit0|U2|IRout\(12));

-- Location: LCCOMB_X69_Y25_N12
\Unit0|U0|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux0~0_combout\ = (\Unit0|U2|IRout\(15) & (\Unit0|U2|IRout\(14) & (\Unit0|U2|IRout\(13) $ (\Unit0|U2|IRout\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(15),
	datab => \Unit0|U2|IRout\(14),
	datac => \Unit0|U2|IRout\(13),
	datad => \Unit0|U2|IRout\(12),
	combout => \Unit0|U0|Mux0~0_combout\);

-- Location: LCCOMB_X69_Y25_N16
\Unit0|U0|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector1~1_combout\ = (\Unit0|U0|state.S_ADDb~q\) # ((\Unit0|U0|state.S_SUBTb~q\) # ((\Unit0|U0|state.S_DECODE_INST~q\ & \Unit0|U0|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_ADDb~q\,
	datab => \Unit0|U0|state.S_SUBTb~q\,
	datac => \Unit0|U0|state.S_DECODE_INST~q\,
	datad => \Unit0|U0|Mux0~0_combout\,
	combout => \Unit0|U0|Selector1~1_combout\);

-- Location: LCCOMB_X69_Y25_N2
\Unit0|U0|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector1~2_combout\ = (\Unit0|U0|Selector1~0_combout\) # (((\Unit0|U0|Selector1~1_combout\) # (!\Unit0|U0|Selector54~0_combout\)) # (!\Unit0|U0|WideOr2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Selector1~0_combout\,
	datab => \Unit0|U0|WideOr2~0_combout\,
	datac => \Unit0|U0|Selector54~0_combout\,
	datad => \Unit0|U0|Selector1~1_combout\,
	combout => \Unit0|U0|Selector1~2_combout\);

-- Location: LCCOMB_X69_Y25_N8
\Unit0|U0|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector1~3_combout\ = (\Unit0|U0|state.S_SHORT_LOADb~q\) # ((\Unit0|U0|state.S_SHORT_SAVEb~q\) # (\Unit0|U0|Selector1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_SHORT_LOADb~q\,
	datac => \Unit0|U0|state.S_SHORT_SAVEb~q\,
	datad => \Unit0|U0|Selector1~2_combout\,
	combout => \Unit0|U0|Selector1~3_combout\);

-- Location: FF_X69_Y25_N9
\Unit0|U0|state.S_FETCH_INST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector1~3_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_FETCH_INST~q\);

-- Location: LCCOMB_X68_Y27_N2
\Unit0|U0|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector51~2_combout\ = (\Unit0|U0|state.S_FETCH_INSTa~q\ & (!\Unit2|mem_status~0_combout\)) # (!\Unit0|U0|state.S_FETCH_INSTa~q\ & (((\Unit0|U0|Selector51~0_combout\ & \Unit0|U0|Selector51~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|mem_status~0_combout\,
	datab => \Unit0|U0|state.S_FETCH_INSTa~q\,
	datac => \Unit0|U0|Selector51~0_combout\,
	datad => \Unit0|U0|Selector51~1_combout\,
	combout => \Unit0|U0|Selector51~2_combout\);

-- Location: LCCOMB_X59_Y4_N30
\Unit0|U0|Selector51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector51~3_combout\ = (\Unit0|U0|state.S_FETCH_INST~q\) # ((\Unit0|U0|IRld_ctrl~q\ & \Unit0|U0|Selector51~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_FETCH_INST~q\,
	datac => \Unit0|U0|IRld_ctrl~q\,
	datad => \Unit0|U0|Selector51~2_combout\,
	combout => \Unit0|U0|Selector51~3_combout\);

-- Location: FF_X59_Y4_N31
\Unit0|U0|IRld_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector51~3_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|IRld_ctrl~q\);

-- Location: CLKCTRL_G16
\Unit0|U0|IRld_ctrl~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Unit0|U0|IRld_ctrl~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Unit0|U0|IRld_ctrl~clkctrl_outclk\);

-- Location: LCCOMB_X58_Y28_N2
\Unit2|tmp_cache~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~57_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(29))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(29),
	datad => \Unit1|U3|alu_tmp\(13),
	combout => \Unit2|tmp_cache~57_combout\);

-- Location: LCCOMB_X58_Y26_N30
\Unit2|tmp_cache[0][1].words[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][13]~feeder_combout\ = \Unit2|tmp_cache~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~57_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][13]~feeder_combout\);

-- Location: FF_X58_Y26_N31
\Unit2|tmp_cache[0][1].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][13]~q\);

-- Location: LCCOMB_X60_Y30_N30
\Unit2|tmp_cache~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~41_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(45))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(45),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(13),
	combout => \Unit2|tmp_cache~41_combout\);

-- Location: FF_X59_Y30_N7
\Unit2|tmp_cache[0][1].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~41_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][13]~q\);

-- Location: LCCOMB_X59_Y30_N6
\Unit2|data_out~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~314_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][1].words[1][13]~q\))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (\Unit2|tmp_cache[0][1].words[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[0][13]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[1][13]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~314_combout\);

-- Location: LCCOMB_X59_Y25_N16
\Unit2|data_out~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~315_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~314_combout\ & (\Unit2|tmp_cache[0][1].words[3][13]~q\)) # (!\Unit2|data_out~314_combout\ & ((\Unit2|tmp_cache[0][1].words[2][13]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][1].words[3][13]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[0][1].words[2][13]~q\,
	datad => \Unit2|data_out~314_combout\,
	combout => \Unit2|data_out~315_combout\);

-- Location: LCCOMB_X59_Y28_N12
\Unit2|tmp_cache~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~73_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(13)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(13),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(13),
	combout => \Unit2|tmp_cache~73_combout\);

-- Location: LCCOMB_X59_Y29_N2
\Unit2|tmp_cache[3][1].words[3][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[3][13]~feeder_combout\ = \Unit2|tmp_cache~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~73_combout\,
	combout => \Unit2|tmp_cache[3][1].words[3][13]~feeder_combout\);

-- Location: FF_X59_Y29_N3
\Unit2|tmp_cache[3][1].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[3][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[3][13]~q\);

-- Location: FF_X59_Y29_N5
\Unit2|tmp_cache[3][1].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~41_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[1][13]~q\);

-- Location: LCCOMB_X58_Y29_N24
\Unit2|tmp_cache[3][1].words[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][1].words[2][13]~feeder_combout\ = \Unit2|tmp_cache~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~57_combout\,
	combout => \Unit2|tmp_cache[3][1].words[2][13]~feeder_combout\);

-- Location: FF_X58_Y29_N25
\Unit2|tmp_cache[3][1].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][1].words[2][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[2][13]~q\);

-- Location: LCCOMB_X56_Y28_N6
\Unit2|tmp_cache~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~25_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(61))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(61),
	datab => \Unit2|read_replace~q\,
	datac => \Unit1|U3|alu_tmp\(13),
	combout => \Unit2|tmp_cache~25_combout\);

-- Location: FF_X58_Y29_N23
\Unit2|tmp_cache[3][1].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~25_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][1].words[0][13]~q\);

-- Location: LCCOMB_X58_Y29_N22
\Unit2|data_out~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~301_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[3][1].words[2][13]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[3][1].words[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[2][13]~q\,
	datac => \Unit2|tmp_cache[3][1].words[0][13]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~301_combout\);

-- Location: LCCOMB_X59_Y29_N4
\Unit2|data_out~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~302_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~301_combout\ & (\Unit2|tmp_cache[3][1].words[3][13]~q\)) # (!\Unit2|data_out~301_combout\ & ((\Unit2|tmp_cache[3][1].words[1][13]~q\))))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][1].words[3][13]~q\,
	datac => \Unit2|tmp_cache[3][1].words[1][13]~q\,
	datad => \Unit2|data_out~301_combout\,
	combout => \Unit2|data_out~302_combout\);

-- Location: LCCOMB_X60_Y27_N6
\Unit2|tmp_cache[2][1].words[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][13]~feeder_combout\ = \Unit2|tmp_cache~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~41_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][13]~feeder_combout\);

-- Location: FF_X60_Y27_N7
\Unit2|tmp_cache[2][1].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][13]~q\);

-- Location: FF_X60_Y27_N9
\Unit2|tmp_cache[2][1].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~73_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][13]~q\);

-- Location: LCCOMB_X58_Y27_N4
\Unit2|tmp_cache[2][1].words[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][13]~feeder_combout\ = \Unit2|tmp_cache~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~57_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][13]~feeder_combout\);

-- Location: FF_X58_Y27_N5
\Unit2|tmp_cache[2][1].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][13]~q\);

-- Location: FF_X58_Y27_N31
\Unit2|tmp_cache[2][1].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~25_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][13]~q\);

-- Location: LCCOMB_X58_Y27_N30
\Unit2|data_out~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~303_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[2][1].words[2][13]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[2][1].words[0][13]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[2][13]~q\,
	datac => \Unit2|tmp_cache[2][1].words[0][13]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~303_combout\);

-- Location: LCCOMB_X60_Y27_N8
\Unit2|data_out~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~304_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~303_combout\ & ((\Unit2|tmp_cache[2][1].words[3][13]~q\))) # (!\Unit2|data_out~303_combout\ & (\Unit2|tmp_cache[2][1].words[1][13]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[1][13]~q\,
	datac => \Unit2|tmp_cache[2][1].words[3][13]~q\,
	datad => \Unit2|data_out~303_combout\,
	combout => \Unit2|data_out~304_combout\);

-- Location: LCCOMB_X65_Y25_N16
\Unit2|data_out~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~305_combout\ = (\Unit2|data_out[9]~43_combout\ & (((\Unit2|data_out[9]~38_combout\)))) # (!\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~304_combout\))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (\Unit2|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out\(13),
	datab => \Unit2|data_out[9]~43_combout\,
	datac => \Unit2|data_out~304_combout\,
	datad => \Unit2|data_out[9]~38_combout\,
	combout => \Unit2|data_out~305_combout\);

-- Location: LCCOMB_X65_Y25_N14
\Unit2|data_out~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~308_combout\ = (\Unit2|data_out[9]~43_combout\ & ((\Unit2|data_out~305_combout\ & (\Unit2|data_out~307_combout\)) # (!\Unit2|data_out~305_combout\ & ((\Unit2|data_out~302_combout\))))) # (!\Unit2|data_out[9]~43_combout\ & 
-- (((\Unit2|data_out~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~307_combout\,
	datab => \Unit2|data_out[9]~43_combout\,
	datac => \Unit2|data_out~302_combout\,
	datad => \Unit2|data_out~305_combout\,
	combout => \Unit2|data_out~308_combout\);

-- Location: FF_X55_Y28_N19
\Unit2|tmp_cache[2][0].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~73_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][13]~q\);

-- Location: FF_X55_Y28_N3
\Unit2|tmp_cache[2][0].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~25_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][13]~q\);

-- Location: LCCOMB_X55_Y28_N2
\Unit2|data_out~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~309_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[2][0].words[1][13]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[2][0].words[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[1][13]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[0][13]~q\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~309_combout\);

-- Location: LCCOMB_X55_Y28_N18
\Unit2|data_out~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~310_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~309_combout\ & ((\Unit2|tmp_cache[2][0].words[3][13]~q\))) # (!\Unit2|data_out~309_combout\ & (\Unit2|tmp_cache[2][0].words[2][13]~q\)))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].words[2][13]~q\,
	datab => \Unit0|U3|Mux14~1_combout\,
	datac => \Unit2|tmp_cache[2][0].words[3][13]~q\,
	datad => \Unit2|data_out~309_combout\,
	combout => \Unit2|data_out~310_combout\);

-- Location: LCCOMB_X65_Y25_N28
\Unit2|data_out~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~313_combout\ = (\Unit2|data_out[9]~31_combout\ & (((\Unit2|data_out[9]~34_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~310_combout\))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (\Unit2|data_out~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~312_combout\,
	datab => \Unit2|data_out~310_combout\,
	datac => \Unit2|data_out[9]~31_combout\,
	datad => \Unit2|data_out[9]~34_combout\,
	combout => \Unit2|data_out~313_combout\);

-- Location: LCCOMB_X65_Y25_N6
\Unit2|data_out~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~316_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out~313_combout\ & (\Unit2|data_out~315_combout\)) # (!\Unit2|data_out~313_combout\ & ((\Unit2|data_out~308_combout\))))) # (!\Unit2|data_out[9]~31_combout\ & 
-- (((\Unit2|data_out~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~31_combout\,
	datab => \Unit2|data_out~315_combout\,
	datac => \Unit2|data_out~308_combout\,
	datad => \Unit2|data_out~313_combout\,
	combout => \Unit2|data_out~316_combout\);

-- Location: LCCOMB_X65_Y25_N26
\Unit2|data_out[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[13]~13_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~318_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~318_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~316_combout\,
	combout => \Unit2|data_out[13]~13_combout\);

-- Location: LCCOMB_X60_Y28_N20
\Unit2|tmp_cache[0][0].words[3][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[3][13]~feeder_combout\ = \Unit2|tmp_cache~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~73_combout\,
	combout => \Unit2|tmp_cache[0][0].words[3][13]~feeder_combout\);

-- Location: FF_X60_Y28_N21
\Unit2|tmp_cache[0][0].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][0].words[3][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][13]~q\);

-- Location: FF_X58_Y28_N3
\Unit2|tmp_cache[0][0].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~57_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][13]~q\);

-- Location: FF_X60_Y30_N31
\Unit2|tmp_cache[0][0].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~41_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][13]~q\);

-- Location: FF_X57_Y28_N23
\Unit2|tmp_cache[0][0].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~25_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][13]~q\);

-- Location: LCCOMB_X57_Y28_N22
\Unit2|data_out~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~319_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[0][0].words[1][13]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[0][0].words[0][13]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[1][13]~q\,
	datac => \Unit2|tmp_cache[0][0].words[0][13]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~319_combout\);

-- Location: LCCOMB_X60_Y28_N18
\Unit2|data_out~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~320_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~319_combout\ & (\Unit2|tmp_cache[0][0].words[3][13]~q\)) # (!\Unit2|data_out~319_combout\ & ((\Unit2|tmp_cache[0][0].words[2][13]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[0][0].words[3][13]~q\,
	datac => \Unit2|tmp_cache[0][0].words[2][13]~q\,
	datad => \Unit2|data_out~319_combout\,
	combout => \Unit2|data_out~320_combout\);

-- Location: FF_X65_Y25_N27
\Unit2|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[13]~13_combout\,
	asdata => \Unit2|data_out~320_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(13));

-- Location: LCCOMB_X69_Y25_N30
\Unit0|U2|IRout[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U2|IRout\(13) = (GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & ((\Unit2|data_out\(13)))) # (!GLOBAL(\Unit0|U0|IRld_ctrl~clkctrl_outclk\) & (\Unit0|U2|IRout\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(13),
	datac => \Unit0|U0|IRld_ctrl~clkctrl_outclk\,
	datad => \Unit2|data_out\(13),
	combout => \Unit0|U2|IRout\(13));

-- Location: LCCOMB_X70_Y25_N26
\Unit0|U0|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~1_combout\ = (\Unit0|U2|IRout\(12) & (!\Unit0|U2|IRout\(13) & (!\Unit0|U2|IRout\(14) & !\Unit0|U2|IRout\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(12),
	datab => \Unit0|U2|IRout\(13),
	datac => \Unit0|U2|IRout\(14),
	datad => \Unit0|U2|IRout\(15),
	combout => \Unit0|U0|Mux1~1_combout\);

-- Location: FF_X70_Y25_N27
\Unit0|U0|state.S_SHORT_SAVE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Mux1~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sclr => \Unit0|U0|ALT_INV_state.S_DECODE_INST~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_SHORT_SAVE~q\);

-- Location: LCCOMB_X70_Y25_N30
\Unit0|U0|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector51~0_combout\ = (!\Unit0|U0|state.S_SHORT_SAVE~q\ & !\Unit0|U0|state.S_LONG_SAVE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|state.S_SHORT_SAVE~q\,
	datad => \Unit0|U0|state.S_LONG_SAVE~q\,
	combout => \Unit0|U0|Selector51~0_combout\);

-- Location: LCCOMB_X68_Y27_N20
\Unit0|U0|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector58~0_combout\ = (!\Unit0|U0|state.S_LONG_LOAD~q\ & (!\Unit0|U0|state.S_SHORT_LOAD~q\ & !\Unit0|U0|state.S_OUTPUT_MEM~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_LOAD~q\,
	datab => \Unit0|U0|state.S_SHORT_LOAD~q\,
	datad => \Unit0|U0|state.S_OUTPUT_MEM~q\,
	combout => \Unit0|U0|Selector58~0_combout\);

-- Location: LCCOMB_X68_Y27_N14
\Unit0|U0|Selector58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector58~1_combout\ = (((!\Unit0|U0|WideOr48~0_combout\ & \Unit0|U0|Ms_ctrl\(0))) # (!\Unit0|U0|Selector58~0_combout\)) # (!\Unit0|U0|Selector51~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr48~0_combout\,
	datab => \Unit0|U0|Selector51~0_combout\,
	datac => \Unit0|U0|Ms_ctrl\(0),
	datad => \Unit0|U0|Selector58~0_combout\,
	combout => \Unit0|U0|Selector58~1_combout\);

-- Location: FF_X68_Y27_N15
\Unit0|U0|Ms_ctrl[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector58~1_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|Ms_ctrl\(0));

-- Location: LCCOMB_X65_Y28_N8
\Unit0|U3|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux11~2_combout\ = (\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U0|Ms_ctrl\(0) & (\Unit0|U2|dir_addr\(4))) # (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit1|U2|RFr1[4]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|dir_addr\(4),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit1|U2|RFr1[4]~_Duplicate_1_q\,
	combout => \Unit0|U3|Mux11~2_combout\);

-- Location: LCCOMB_X65_Y28_N16
\Unit0|U3|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux11~4_combout\ = (\Unit0|U3|Mux11~2_combout\) # ((\Unit0|U1|tmp_PC\(4) & (!\Unit0|U0|Ms_ctrl\(0) & !\Unit0|U0|Ms_ctrl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(4),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit0|U3|Mux11~2_combout\,
	combout => \Unit0|U3|Mux11~4_combout\);

-- Location: LCCOMB_X66_Y24_N0
\Unit2|tmp_cache[0][0].tag[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].tag[5]~1_combout\ = (\cpu_rst~input_o\) # ((!\Unit2|tmp_cache[0][0].tag[5]~0_combout\ & (!\Unit0|U3|Mux13~1_combout\ & !\Unit0|U3|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].tag[5]~0_combout\,
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|tmp_cache[0][0].tag[5]~1_combout\);

-- Location: FF_X67_Y25_N15
\Unit2|tmp_cache[0][0].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~9_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(1));

-- Location: LCCOMB_X66_Y24_N16
\Unit2|tmp_cache[3][0].tag[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].tag[1]~0_combout\ = (\cpu_rst~input_o\) # ((!\Unit2|tmp_cache[0][0].tag[5]~0_combout\ & (\Unit0|U3|Mux13~1_combout\ & \Unit0|U3|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].tag[5]~0_combout\,
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|tmp_cache[3][0].tag[1]~0_combout\);

-- Location: FF_X67_Y25_N3
\Unit2|tmp_cache[3][0].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~9_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(1));

-- Location: LCCOMB_X67_Y25_N2
\Unit2|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux70~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & ((\Unit0|U3|Mux12~1_combout\ & ((\Unit2|tmp_cache[3][0].tag\(1)))) # (!\Unit0|U3|Mux12~1_combout\ & (\Unit2|tmp_cache[1][0].tag\(1))))) # (!\Unit0|U3|Mux13~1_combout\ & 
-- (((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].tag\(1),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[3][0].tag\(1),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux70~0_combout\);

-- Location: LCCOMB_X67_Y25_N14
\Unit2|Mux70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux70~1_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|Mux70~0_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|Mux70~0_combout\ & ((\Unit2|tmp_cache[0][0].tag\(1)))) # (!\Unit2|Mux70~0_combout\ & (\Unit2|tmp_cache[2][0].tag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[2][0].tag\(1),
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|tmp_cache[0][0].tag\(1),
	datad => \Unit2|Mux70~0_combout\,
	combout => \Unit2|Mux70~1_combout\);

-- Location: FF_X67_Y25_N21
\Unit2|tmp_cache[0][0].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~8_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(0));

-- Location: LCCOMB_X67_Y24_N20
\Unit2|tmp_cache[2][0].tag[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[0]~feeder_combout\ = \Unit2|tmp_cache~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~8_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[0]~feeder_combout\);

-- Location: LCCOMB_X66_Y24_N6
\Unit2|tmp_cache[2][0].tag[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[6]~0_combout\ = (\cpu_rst~input_o\) # ((!\Unit2|tmp_cache[0][0].tag[5]~0_combout\ & (\Unit0|U3|Mux12~1_combout\ & !\Unit0|U3|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].tag[5]~0_combout\,
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[6]~0_combout\);

-- Location: FF_X67_Y24_N21
\Unit2|tmp_cache[2][0].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].tag[0]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(0));

-- Location: FF_X67_Y25_N25
\Unit2|tmp_cache[3][0].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~8_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(0));

-- Location: LCCOMB_X67_Y25_N24
\Unit2|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux71~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|tmp_cache[3][0].tag\(0) & \Unit0|U3|Mux12~1_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[2][0].tag\(0)) # ((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[2][0].tag\(0),
	datac => \Unit2|tmp_cache[3][0].tag\(0),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux71~0_combout\);

-- Location: LCCOMB_X67_Y25_N20
\Unit2|Mux71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux71~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux71~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux71~0_combout\ & ((\Unit2|tmp_cache[0][0].tag\(0)))) # (!\Unit2|Mux71~0_combout\ & (\Unit2|tmp_cache[1][0].tag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[1][0].tag\(0),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[0][0].tag\(0),
	datad => \Unit2|Mux71~0_combout\,
	combout => \Unit2|Mux71~1_combout\);

-- Location: LCCOMB_X67_Y25_N16
\Unit2|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal1~0_combout\ = (\Unit0|U3|Mux10~3_combout\ & (\Unit2|Mux70~1_combout\ & (\Unit0|U3|Mux11~4_combout\ $ (!\Unit2|Mux71~1_combout\)))) # (!\Unit0|U3|Mux10~3_combout\ & (!\Unit2|Mux70~1_combout\ & (\Unit0|U3|Mux11~4_combout\ $ 
-- (!\Unit2|Mux71~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux10~3_combout\,
	datab => \Unit0|U3|Mux11~4_combout\,
	datac => \Unit2|Mux70~1_combout\,
	datad => \Unit2|Mux71~1_combout\,
	combout => \Unit2|Equal1~0_combout\);

-- Location: LCCOMB_X65_Y27_N26
\Unit2|tmp_cache~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~78_combout\ = (\cpu_rst~input_o\) # ((\Unit2|address_sent[10]~7_combout\ & (\Unit0|U0|big_addr~q\ & !\Unit0|U0|Ms_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[10]~7_combout\,
	datab => \Unit0|U0|big_addr~q\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U0|Ms_ctrl\(0),
	combout => \Unit2|tmp_cache~78_combout\);

-- Location: LCCOMB_X67_Y24_N4
\Unit2|tmp_cache[1][0].tag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].tag[6]~feeder_combout\ = \Unit2|tmp_cache~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~78_combout\,
	combout => \Unit2|tmp_cache[1][0].tag[6]~feeder_combout\);

-- Location: LCCOMB_X66_Y24_N26
\Unit2|tmp_cache[1][0].tag[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].tag[1]~0_combout\ = (\cpu_rst~input_o\) # ((!\Unit2|tmp_cache[0][0].tag[5]~0_combout\ & (!\Unit0|U3|Mux12~1_combout\ & \Unit0|U3|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].tag[5]~0_combout\,
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \cpu_rst~input_o\,
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|tmp_cache[1][0].tag[1]~0_combout\);

-- Location: FF_X67_Y24_N5
\Unit2|tmp_cache[1][0].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].tag[6]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(6));

-- Location: FF_X67_Y25_N9
\Unit2|tmp_cache[0][0].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~78_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(6));

-- Location: LCCOMB_X67_Y25_N8
\Unit2|Mux65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux65~1_combout\ = (\Unit2|Mux65~0_combout\ & (((\Unit2|tmp_cache[0][0].tag\(6)) # (\Unit0|U3|Mux12~1_combout\)))) # (!\Unit2|Mux65~0_combout\ & (\Unit2|tmp_cache[1][0].tag\(6) & ((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Mux65~0_combout\,
	datab => \Unit2|tmp_cache[1][0].tag\(6),
	datac => \Unit2|tmp_cache[0][0].tag\(6),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux65~1_combout\);

-- Location: LCCOMB_X65_Y33_N0
\Unit2|address_sent[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|address_sent[11]~8_combout\ = (\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[11]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(11),
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit1|U2|RFr1[11]~_Duplicate_1_q\,
	combout => \Unit2|address_sent[11]~8_combout\);

-- Location: LCCOMB_X65_Y33_N30
\Unit2|tmp_cache~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~79_combout\ = (\cpu_rst~input_o\) # ((\Unit2|address_sent[11]~8_combout\ & (\Unit0|U0|big_addr~q\ & !\Unit0|U0|Ms_ctrl\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu_rst~input_o\,
	datab => \Unit2|address_sent[11]~8_combout\,
	datac => \Unit0|U0|big_addr~q\,
	datad => \Unit0|U0|Ms_ctrl\(0),
	combout => \Unit2|tmp_cache~79_combout\);

-- Location: LCCOMB_X67_Y24_N30
\Unit2|tmp_cache[2][0].tag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[7]~feeder_combout\ = \Unit2|tmp_cache~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~79_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[7]~feeder_combout\);

-- Location: FF_X67_Y24_N31
\Unit2|tmp_cache[2][0].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].tag[7]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(7));

-- Location: FF_X67_Y25_N7
\Unit2|tmp_cache[0][0].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~79_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(7));

-- Location: LCCOMB_X65_Y33_N6
\Unit2|tmp_cache[3][0].tag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].tag[7]~feeder_combout\ = \Unit2|tmp_cache~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~79_combout\,
	combout => \Unit2|tmp_cache[3][0].tag[7]~feeder_combout\);

-- Location: FF_X65_Y33_N7
\Unit2|tmp_cache[3][0].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].tag[7]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(7));

-- Location: FF_X67_Y24_N7
\Unit2|tmp_cache[1][0].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~79_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(7));

-- Location: LCCOMB_X67_Y24_N6
\Unit2|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux64~0_combout\ = (\Unit0|U3|Mux13~1_combout\ & ((\Unit0|U3|Mux12~1_combout\ & (\Unit2|tmp_cache[3][0].tag\(7))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|tmp_cache[1][0].tag\(7)))))) # (!\Unit0|U3|Mux13~1_combout\ & 
-- (((!\Unit0|U3|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[3][0].tag\(7),
	datac => \Unit2|tmp_cache[1][0].tag\(7),
	datad => \Unit0|U3|Mux12~1_combout\,
	combout => \Unit2|Mux64~0_combout\);

-- Location: LCCOMB_X67_Y25_N6
\Unit2|Mux64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux64~1_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|Mux64~0_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|Mux64~0_combout\ & ((\Unit2|tmp_cache[0][0].tag\(7)))) # (!\Unit2|Mux64~0_combout\ & (\Unit2|tmp_cache[2][0].tag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[2][0].tag\(7),
	datac => \Unit2|tmp_cache[0][0].tag\(7),
	datad => \Unit2|Mux64~0_combout\,
	combout => \Unit2|Mux64~1_combout\);

-- Location: LCCOMB_X67_Y25_N4
\Unit2|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal1~3_combout\ = (\Unit2|address_sent[10]~3_combout\ & (\Unit2|Mux65~1_combout\ & (\Unit2|address_sent[11]~4_combout\ $ (!\Unit2|Mux64~1_combout\)))) # (!\Unit2|address_sent[10]~3_combout\ & (!\Unit2|Mux65~1_combout\ & 
-- (\Unit2|address_sent[11]~4_combout\ $ (!\Unit2|Mux64~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|address_sent[10]~3_combout\,
	datab => \Unit2|Mux65~1_combout\,
	datac => \Unit2|address_sent[11]~4_combout\,
	datad => \Unit2|Mux64~1_combout\,
	combout => \Unit2|Equal1~3_combout\);

-- Location: LCCOMB_X66_Y24_N18
\Unit2|tmp_cache[0][0].tag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].tag[3]~feeder_combout\ = \Unit2|tmp_cache~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~11_combout\,
	combout => \Unit2|tmp_cache[0][0].tag[3]~feeder_combout\);

-- Location: FF_X66_Y24_N19
\Unit2|tmp_cache[0][0].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][0].tag[3]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(3));

-- Location: FF_X67_Y24_N15
\Unit2|tmp_cache[2][0].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~11_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(3));

-- Location: FF_X67_Y24_N19
\Unit2|tmp_cache[1][0].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~11_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(3));

-- Location: LCCOMB_X67_Y24_N18
\Unit2|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux68~0_combout\ = (\Unit0|U3|Mux12~1_combout\ & (\Unit2|tmp_cache[3][0].tag\(3) & ((\Unit0|U3|Mux13~1_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & (((\Unit2|tmp_cache[1][0].tag\(3)) # (!\Unit0|U3|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].tag\(3),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[1][0].tag\(3),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|Mux68~0_combout\);

-- Location: LCCOMB_X67_Y24_N14
\Unit2|Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux68~1_combout\ = (\Unit0|U3|Mux13~1_combout\ & (((\Unit2|Mux68~0_combout\)))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|Mux68~0_combout\ & (\Unit2|tmp_cache[0][0].tag\(3))) # (!\Unit2|Mux68~0_combout\ & ((\Unit2|tmp_cache[2][0].tag\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux13~1_combout\,
	datab => \Unit2|tmp_cache[0][0].tag\(3),
	datac => \Unit2|tmp_cache[2][0].tag\(3),
	datad => \Unit2|Mux68~0_combout\,
	combout => \Unit2|Mux68~1_combout\);

-- Location: FF_X67_Y24_N9
\Unit2|tmp_cache[1][0].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~10_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(2));

-- Location: LCCOMB_X67_Y24_N12
\Unit2|tmp_cache[2][0].tag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[2]~feeder_combout\ = \Unit2|tmp_cache~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~10_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[2]~feeder_combout\);

-- Location: FF_X67_Y24_N13
\Unit2|tmp_cache[2][0].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].tag[2]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(2));

-- Location: LCCOMB_X66_Y24_N14
\Unit2|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux69~0_combout\ = (\Unit0|U3|Mux12~1_combout\ & ((\Unit0|U3|Mux13~1_combout\ & (\Unit2|tmp_cache[3][0].tag\(2))) # (!\Unit0|U3|Mux13~1_combout\ & ((\Unit2|tmp_cache[2][0].tag\(2)))))) # (!\Unit0|U3|Mux12~1_combout\ & 
-- (((!\Unit0|U3|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].tag\(2),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[2][0].tag\(2),
	datad => \Unit0|U3|Mux13~1_combout\,
	combout => \Unit2|Mux69~0_combout\);

-- Location: LCCOMB_X67_Y24_N8
\Unit2|Mux69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Mux69~1_combout\ = (\Unit0|U3|Mux12~1_combout\ & (((\Unit2|Mux69~0_combout\)))) # (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Mux69~0_combout\ & (\Unit2|tmp_cache[0][0].tag\(2))) # (!\Unit2|Mux69~0_combout\ & ((\Unit2|tmp_cache[1][0].tag\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].tag\(2),
	datab => \Unit0|U3|Mux12~1_combout\,
	datac => \Unit2|tmp_cache[1][0].tag\(2),
	datad => \Unit2|Mux69~0_combout\,
	combout => \Unit2|Mux69~1_combout\);

-- Location: LCCOMB_X66_Y27_N6
\Unit2|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal1~1_combout\ = (\Unit0|U3|Mux8~3_combout\ & (\Unit2|Mux68~1_combout\ & (\Unit0|U3|Mux9~3_combout\ $ (!\Unit2|Mux69~1_combout\)))) # (!\Unit0|U3|Mux8~3_combout\ & (!\Unit2|Mux68~1_combout\ & (\Unit0|U3|Mux9~3_combout\ $ 
-- (!\Unit2|Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux8~3_combout\,
	datab => \Unit0|U3|Mux9~3_combout\,
	datac => \Unit2|Mux68~1_combout\,
	datad => \Unit2|Mux69~1_combout\,
	combout => \Unit2|Equal1~1_combout\);

-- Location: LCCOMB_X67_Y25_N26
\Unit2|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|Equal1~4_combout\ = (\Unit2|Equal1~2_combout\ & (\Unit2|Equal1~0_combout\ & (\Unit2|Equal1~3_combout\ & \Unit2|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Equal1~2_combout\,
	datab => \Unit2|Equal1~0_combout\,
	datac => \Unit2|Equal1~3_combout\,
	datad => \Unit2|Equal1~1_combout\,
	combout => \Unit2|Equal1~4_combout\);

-- Location: LCCOMB_X65_Y25_N10
\Unit2|data_out[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~56_combout\ = (\Unit2|read:state.Output_data~q\ & (!\Unit2|Equal2~4_combout\ & ((!\Unit0|U3|Mux13~1_combout\) # (!\Unit2|Mux239~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Mux239~1_combout\,
	datab => \Unit0|U3|Mux13~1_combout\,
	datac => \Unit2|read:state.Output_data~q\,
	datad => \Unit2|Equal2~4_combout\,
	combout => \Unit2|data_out[9]~56_combout\);

-- Location: LCCOMB_X65_Y25_N8
\Unit2|data_out[9]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[9]~57_combout\ = (!\Unit0|U3|Mux12~1_combout\ & ((\Unit2|Equal1~4_combout\) # ((!\Unit2|data_out[9]~26_combout\ & \Unit2|data_out[9]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~26_combout\,
	datab => \Unit2|Equal1~4_combout\,
	datac => \Unit0|U3|Mux12~1_combout\,
	datad => \Unit2|data_out[9]~56_combout\,
	combout => \Unit2|data_out[9]~57_combout\);

-- Location: LCCOMB_X63_Y30_N24
\Unit2|tmp_cache~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~28_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(32))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit2|read_replace~q\,
	datac => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(32),
	datad => \Unit1|U3|alu_tmp\(0),
	combout => \Unit2|tmp_cache~28_combout\);

-- Location: LCCOMB_X62_Y29_N8
\Unit2|tmp_cache[2][1].words[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[1][0]~feeder_combout\ = \Unit2|tmp_cache~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~28_combout\,
	combout => \Unit2|tmp_cache[2][1].words[1][0]~feeder_combout\);

-- Location: FF_X62_Y29_N9
\Unit2|tmp_cache[2][1].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[1][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[1][0]~q\);

-- Location: LCCOMB_X61_Y28_N28
\Unit2|tmp_cache~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~60_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(0))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(0),
	datad => \Unit1|U3|alu_tmp\(0),
	combout => \Unit2|tmp_cache~60_combout\);

-- Location: FF_X62_Y29_N3
\Unit2|tmp_cache[2][1].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~60_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[3][0]~q\);

-- Location: LCCOMB_X62_Y25_N0
\Unit2|tmp_cache~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~44_combout\ = (\Unit2|read_replace~q\ & ((\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(16)))) # (!\Unit2|read_replace~q\ & (\Unit1|U3|alu_tmp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|read_replace~q\,
	datab => \Unit1|U3|alu_tmp\(0),
	datad => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(16),
	combout => \Unit2|tmp_cache~44_combout\);

-- Location: LCCOMB_X61_Y27_N20
\Unit2|tmp_cache[2][1].words[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][1].words[2][0]~feeder_combout\ = \Unit2|tmp_cache~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~44_combout\,
	combout => \Unit2|tmp_cache[2][1].words[2][0]~feeder_combout\);

-- Location: FF_X61_Y27_N21
\Unit2|tmp_cache[2][1].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][1].words[2][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][1].words[2][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[2][0]~q\);

-- Location: LCCOMB_X62_Y28_N12
\Unit2|tmp_cache~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache~12_combout\ = (\Unit2|read_replace~q\ & (\Unit2|Unit1|altsyncram_component|auto_generated|q_a\(48))) # (!\Unit2|read_replace~q\ & ((\Unit1|U3|alu_tmp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|Unit1|altsyncram_component|auto_generated|q_a\(48),
	datac => \Unit2|read_replace~q\,
	datad => \Unit1|U3|alu_tmp\(0),
	combout => \Unit2|tmp_cache~12_combout\);

-- Location: FF_X61_Y27_N7
\Unit2|tmp_cache[2][1].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~12_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][1].words[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][1].words[0][0]~q\);

-- Location: LCCOMB_X61_Y27_N6
\Unit2|data_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~35_combout\ = (\Unit0|U3|Mux15~1_combout\ & (((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & ((\Unit0|U3|Mux14~1_combout\ & (\Unit2|tmp_cache[2][1].words[2][0]~q\)) # (!\Unit0|U3|Mux14~1_combout\ & 
-- ((\Unit2|tmp_cache[2][1].words[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[2][0]~q\,
	datac => \Unit2|tmp_cache[2][1].words[0][0]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~35_combout\);

-- Location: LCCOMB_X62_Y29_N2
\Unit2|data_out~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~36_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~35_combout\ & ((\Unit2|tmp_cache[2][1].words[3][0]~q\))) # (!\Unit2|data_out~35_combout\ & (\Unit2|tmp_cache[2][1].words[1][0]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][1].words[1][0]~q\,
	datac => \Unit2|tmp_cache[2][1].words[3][0]~q\,
	datad => \Unit2|data_out~35_combout\,
	combout => \Unit2|data_out~36_combout\);

-- Location: LCCOMB_X63_Y29_N10
\Unit2|data_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~44_combout\ = (\Unit2|data_out[9]~38_combout\ & (((\Unit2|data_out[9]~43_combout\)))) # (!\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out[9]~43_combout\ & (\Unit2|data_out~40_combout\)) # (!\Unit2|data_out[9]~43_combout\ & 
-- ((\Unit2|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~40_combout\,
	datab => \Unit2|data_out\(0),
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out[9]~43_combout\,
	combout => \Unit2|data_out~44_combout\);

-- Location: LCCOMB_X63_Y29_N4
\Unit2|data_out~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~47_combout\ = (\Unit2|data_out[9]~38_combout\ & ((\Unit2|data_out~44_combout\ & (\Unit2|data_out~46_combout\)) # (!\Unit2|data_out~44_combout\ & ((\Unit2|data_out~36_combout\))))) # (!\Unit2|data_out[9]~38_combout\ & 
-- (((\Unit2|data_out~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~46_combout\,
	datab => \Unit2|data_out~36_combout\,
	datac => \Unit2|data_out[9]~38_combout\,
	datad => \Unit2|data_out~44_combout\,
	combout => \Unit2|data_out~47_combout\);

-- Location: LCCOMB_X63_Y31_N0
\Unit2|tmp_cache[3][0].words[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][0]~feeder_combout\ = \Unit2|tmp_cache~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~28_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][0]~feeder_combout\);

-- Location: FF_X63_Y31_N1
\Unit2|tmp_cache[3][0].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][0]~q\);

-- Location: FF_X60_Y26_N29
\Unit2|tmp_cache[3][0].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~60_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][0]~q\);

-- Location: LCCOMB_X61_Y26_N8
\Unit2|tmp_cache[3][0].words[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][0]~feeder_combout\ = \Unit2|tmp_cache~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~12_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][0]~feeder_combout\);

-- Location: FF_X61_Y26_N9
\Unit2|tmp_cache[3][0].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[0][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][0]~q\);

-- Location: LCCOMB_X61_Y26_N18
\Unit2|data_out~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~48_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|tmp_cache[3][0].words[2][0]~q\) # ((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & (((\Unit2|tmp_cache[3][0].words[0][0]~q\ & !\Unit0|U3|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[3][0].words[2][0]~q\,
	datab => \Unit2|tmp_cache[3][0].words[0][0]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~48_combout\);

-- Location: LCCOMB_X60_Y26_N16
\Unit2|data_out~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~49_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|data_out~48_combout\ & ((\Unit2|tmp_cache[3][0].words[3][0]~q\))) # (!\Unit2|data_out~48_combout\ & (\Unit2|tmp_cache[3][0].words[1][0]~q\)))) # (!\Unit0|U3|Mux15~1_combout\ & 
-- (((\Unit2|data_out~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[3][0].words[1][0]~q\,
	datac => \Unit2|tmp_cache[3][0].words[3][0]~q\,
	datad => \Unit2|data_out~48_combout\,
	combout => \Unit2|data_out~49_combout\);

-- Location: LCCOMB_X63_Y29_N14
\Unit2|data_out~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~50_combout\ = (\Unit2|data_out[9]~31_combout\ & ((\Unit2|data_out[9]~34_combout\) # ((\Unit2|data_out~47_combout\)))) # (!\Unit2|data_out[9]~31_combout\ & (!\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out[9]~31_combout\,
	datab => \Unit2|data_out[9]~34_combout\,
	datac => \Unit2|data_out~47_combout\,
	datad => \Unit2|data_out~49_combout\,
	combout => \Unit2|data_out~50_combout\);

-- Location: LCCOMB_X61_Y31_N8
\Unit2|tmp_cache[2][0].words[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][0]~feeder_combout\ = \Unit2|tmp_cache~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~60_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][0]~feeder_combout\);

-- Location: FF_X61_Y31_N9
\Unit2|tmp_cache[2][0].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][0]~q\);

-- Location: FF_X61_Y29_N17
\Unit2|tmp_cache[2][0].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~44_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][0]~q\);

-- Location: LCCOMB_X63_Y30_N20
\Unit2|tmp_cache[2][0].words[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][0]~feeder_combout\ = \Unit2|tmp_cache~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~28_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][0]~feeder_combout\);

-- Location: FF_X63_Y30_N21
\Unit2|tmp_cache[2][0].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][0]~q\);

-- Location: FF_X61_Y31_N29
\Unit2|tmp_cache[2][0].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~12_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][0]~q\);

-- Location: LCCOMB_X61_Y31_N28
\Unit2|data_out~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~24_combout\ = (\Unit0|U3|Mux15~1_combout\ & ((\Unit2|tmp_cache[2][0].words[1][0]~q\) # ((\Unit0|U3|Mux14~1_combout\)))) # (!\Unit0|U3|Mux15~1_combout\ & (((\Unit2|tmp_cache[2][0].words[0][0]~q\ & !\Unit0|U3|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux15~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[1][0]~q\,
	datac => \Unit2|tmp_cache[2][0].words[0][0]~q\,
	datad => \Unit0|U3|Mux14~1_combout\,
	combout => \Unit2|data_out~24_combout\);

-- Location: LCCOMB_X61_Y29_N16
\Unit2|data_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~25_combout\ = (\Unit0|U3|Mux14~1_combout\ & ((\Unit2|data_out~24_combout\ & (\Unit2|tmp_cache[2][0].words[3][0]~q\)) # (!\Unit2|data_out~24_combout\ & ((\Unit2|tmp_cache[2][0].words[2][0]~q\))))) # (!\Unit0|U3|Mux14~1_combout\ & 
-- (((\Unit2|data_out~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U3|Mux14~1_combout\,
	datab => \Unit2|tmp_cache[2][0].words[3][0]~q\,
	datac => \Unit2|tmp_cache[2][0].words[2][0]~q\,
	datad => \Unit2|data_out~24_combout\,
	combout => \Unit2|data_out~25_combout\);

-- Location: LCCOMB_X63_Y29_N20
\Unit2|data_out~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~53_combout\ = (\Unit2|data_out[9]~34_combout\ & ((\Unit2|data_out~50_combout\ & (\Unit2|data_out~52_combout\)) # (!\Unit2|data_out~50_combout\ & ((\Unit2|data_out~25_combout\))))) # (!\Unit2|data_out[9]~34_combout\ & 
-- (((\Unit2|data_out~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~52_combout\,
	datab => \Unit2|data_out[9]~34_combout\,
	datac => \Unit2|data_out~50_combout\,
	datad => \Unit2|data_out~25_combout\,
	combout => \Unit2|data_out~53_combout\);

-- Location: LCCOMB_X63_Y29_N28
\Unit2|data_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out[0]~0_combout\ = (\Unit2|data_out[9]~57_combout\ & (\Unit2|data_out~55_combout\)) # (!\Unit2|data_out[9]~57_combout\ & ((\Unit2|data_out~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|data_out~55_combout\,
	datab => \Unit2|data_out[9]~57_combout\,
	datad => \Unit2|data_out~53_combout\,
	combout => \Unit2|data_out[0]~0_combout\);

-- Location: FF_X62_Y28_N13
\Unit2|tmp_cache[0][0].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~12_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][0]~q\);

-- Location: LCCOMB_X62_Y25_N18
\Unit2|data_out~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~58_combout\ = (\Unit0|U3|Mux14~1_combout\ & (((\Unit0|U3|Mux15~1_combout\)))) # (!\Unit0|U3|Mux14~1_combout\ & ((\Unit0|U3|Mux15~1_combout\ & (\Unit2|tmp_cache[0][0].words[1][0]~q\)) # (!\Unit0|U3|Mux15~1_combout\ & 
-- ((\Unit2|tmp_cache[0][0].words[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[1][0]~q\,
	datab => \Unit2|tmp_cache[0][0].words[0][0]~q\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit0|U3|Mux15~1_combout\,
	combout => \Unit2|data_out~58_combout\);

-- Location: FF_X62_Y25_N1
\Unit2|tmp_cache[0][0].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~44_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][0]~q\);

-- Location: LCCOMB_X62_Y25_N24
\Unit2|data_out~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|data_out~59_combout\ = (\Unit2|data_out~58_combout\ & ((\Unit2|tmp_cache[0][0].words[3][0]~q\) # ((!\Unit0|U3|Mux14~1_combout\)))) # (!\Unit2|data_out~58_combout\ & (((\Unit0|U3|Mux14~1_combout\ & \Unit2|tmp_cache[0][0].words[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit2|tmp_cache[0][0].words[3][0]~q\,
	datab => \Unit2|data_out~58_combout\,
	datac => \Unit0|U3|Mux14~1_combout\,
	datad => \Unit2|tmp_cache[0][0].words[2][0]~q\,
	combout => \Unit2|data_out~59_combout\);

-- Location: FF_X63_Y29_N29
\Unit2|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|data_out[0]~0_combout\,
	asdata => \Unit2|data_out~59_combout\,
	sload => \Unit2|data_out[9]~365_combout\,
	ena => \Unit2|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|data_out\(0));

-- Location: LCCOMB_X69_Y26_N14
\Unit0|U0|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector61~0_combout\ = (\Unit0|U0|state.S_OUTPUT_MEMa~q\) # ((\Unit0|U0|oe_ctrl~q\ & !\Unit0|U0|state.S_FETCH_INST~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_OUTPUT_MEMa~q\,
	datac => \Unit0|U0|oe_ctrl~q\,
	datad => \Unit0|U0|state.S_FETCH_INST~q\,
	combout => \Unit0|U0|Selector61~0_combout\);

-- Location: FF_X69_Y26_N15
\Unit0|U0|oe_ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector61~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|oe_ctrl~q\);

-- Location: LCCOMB_X66_Y26_N8
\Unit0|U3|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux7~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & (\Unit1|U2|RFr1[8]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U1|tmp_PC\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(1),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit1|U2|RFr1[8]~_Duplicate_1_q\,
	datad => \Unit0|U1|tmp_PC\(8),
	combout => \Unit0|U3|Mux7~0_combout\);

-- Location: LCCOMB_X65_Y33_N12
\Unit0|U3|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux6~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[9]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(1),
	datab => \Unit0|U1|tmp_PC\(9),
	datac => \Unit1|U2|RFr1[9]~_Duplicate_1_q\,
	datad => \Unit0|U0|Ms_ctrl\(0),
	combout => \Unit0|U3|Mux6~0_combout\);

-- Location: LCCOMB_X65_Y27_N20
\Unit0|U3|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux5~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[10]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(10),
	datab => \Unit0|U0|Ms_ctrl\(0),
	datac => \Unit1|U2|RFr1[10]~_Duplicate_1_q\,
	datad => \Unit0|U0|Ms_ctrl\(1),
	combout => \Unit0|U3|Mux5~0_combout\);

-- Location: LCCOMB_X65_Y33_N22
\Unit0|U3|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux4~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[11]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(0),
	datab => \Unit0|U1|tmp_PC\(11),
	datac => \Unit0|U0|Ms_ctrl\(1),
	datad => \Unit1|U2|RFr1[11]~_Duplicate_1_q\,
	combout => \Unit0|U3|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y30_N24
\Unit0|U1|tmp_PC[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[12]~41_combout\ = (\Unit0|U1|tmp_PC\(12) & (\Unit0|U1|tmp_PC[11]~40\ $ (GND))) # (!\Unit0|U1|tmp_PC\(12) & (!\Unit0|U1|tmp_PC[11]~40\ & VCC))
-- \Unit0|U1|tmp_PC[12]~42\ = CARRY((\Unit0|U1|tmp_PC\(12) & !\Unit0|U1|tmp_PC[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(12),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[11]~40\,
	combout => \Unit0|U1|tmp_PC[12]~41_combout\,
	cout => \Unit0|U1|tmp_PC[12]~42\);

-- Location: FF_X66_Y30_N25
\Unit0|U1|tmp_PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[12]~41_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(12));

-- Location: LCCOMB_X65_Y33_N28
\Unit0|U3|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux3~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & (\Unit1|U2|RFr1[12]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U1|tmp_PC\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit1|U2|RFr1[12]~_Duplicate_1_q\,
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit0|U1|tmp_PC\(12),
	datad => \Unit0|U0|Ms_ctrl\(0),
	combout => \Unit0|U3|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y30_N26
\Unit0|U1|tmp_PC[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[13]~43_combout\ = (\Unit0|U1|tmp_PC\(13) & (!\Unit0|U1|tmp_PC[12]~42\)) # (!\Unit0|U1|tmp_PC\(13) & ((\Unit0|U1|tmp_PC[12]~42\) # (GND)))
-- \Unit0|U1|tmp_PC[13]~44\ = CARRY((!\Unit0|U1|tmp_PC[12]~42\) # (!\Unit0|U1|tmp_PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(13),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[12]~42\,
	combout => \Unit0|U1|tmp_PC[13]~43_combout\,
	cout => \Unit0|U1|tmp_PC[13]~44\);

-- Location: FF_X66_Y30_N27
\Unit0|U1|tmp_PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[13]~43_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(13));

-- Location: LCCOMB_X65_Y33_N2
\Unit0|U3|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux2~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & (\Unit1|U2|RFr1[13]~_Duplicate_1_q\)) # (!\Unit0|U0|Ms_ctrl\(1) & ((\Unit0|U1|tmp_PC\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(0),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit1|U2|RFr1[13]~_Duplicate_1_q\,
	datad => \Unit0|U1|tmp_PC\(13),
	combout => \Unit0|U3|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y30_N28
\Unit0|U1|tmp_PC[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[14]~45_combout\ = (\Unit0|U1|tmp_PC\(14) & (\Unit0|U1|tmp_PC[13]~44\ $ (GND))) # (!\Unit0|U1|tmp_PC\(14) & (!\Unit0|U1|tmp_PC[13]~44\ & VCC))
-- \Unit0|U1|tmp_PC[14]~46\ = CARRY((\Unit0|U1|tmp_PC\(14) & !\Unit0|U1|tmp_PC[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U1|tmp_PC\(14),
	datad => VCC,
	cin => \Unit0|U1|tmp_PC[13]~44\,
	combout => \Unit0|U1|tmp_PC[14]~45_combout\,
	cout => \Unit0|U1|tmp_PC[14]~46\);

-- Location: FF_X66_Y30_N29
\Unit0|U1|tmp_PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[14]~45_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(14));

-- Location: LCCOMB_X69_Y27_N30
\Unit1|U2|RFr1[14]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[14]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U2|Mux1~9_combout\,
	combout => \Unit1|U2|RFr1[14]~_Duplicate_1feeder_combout\);

-- Location: FF_X69_Y27_N31
\Unit1|U2|RFr1[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[14]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X65_Y30_N12
\Unit0|U3|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux1~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[14]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(0),
	datab => \Unit0|U1|tmp_PC\(14),
	datac => \Unit1|U2|RFr1[14]~_Duplicate_1_q\,
	datad => \Unit0|U0|Ms_ctrl\(1),
	combout => \Unit0|U3|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y30_N30
\Unit0|U1|tmp_PC[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U1|tmp_PC[15]~47_combout\ = \Unit0|U1|tmp_PC\(15) $ (\Unit0|U1|tmp_PC[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U1|tmp_PC\(15),
	cin => \Unit0|U1|tmp_PC[14]~46\,
	combout => \Unit0|U1|tmp_PC[15]~47_combout\);

-- Location: FF_X66_Y30_N31
\Unit0|U1|tmp_PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U1|tmp_PC[15]~47_combout\,
	asdata => \~GND~combout\,
	clrn => \Unit0|U0|PCclr_ctrl~q\,
	sload => \Unit0|U1|process_0~0_combout\,
	ena => \Unit0|U1|tmp_PC~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U1|tmp_PC\(15));

-- Location: LCCOMB_X69_Y27_N4
\Unit1|U2|RFr1[15]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit1|U2|RFr1[15]~_Duplicate_1feeder_combout\ = \Unit1|U2|Mux0~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit1|U2|Mux0~9_combout\,
	combout => \Unit1|U2|RFr1[15]~_Duplicate_1feeder_combout\);

-- Location: FF_X69_Y27_N5
\Unit1|U2|RFr1[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit1|U2|RFr1[15]~_Duplicate_1feeder_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	ena => \Unit0|U0|RFr1e_ctrl~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit1|U2|RFr1[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X65_Y33_N24
\Unit0|U3|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U3|Mux0~0_combout\ = (!\Unit0|U0|Ms_ctrl\(0) & ((\Unit0|U0|Ms_ctrl\(1) & ((\Unit1|U2|RFr1[15]~_Duplicate_1_q\))) # (!\Unit0|U0|Ms_ctrl\(1) & (\Unit0|U1|tmp_PC\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Ms_ctrl\(0),
	datab => \Unit0|U0|Ms_ctrl\(1),
	datac => \Unit0|U1|tmp_PC\(15),
	datad => \Unit1|U2|RFr1[15]~_Duplicate_1_q\,
	combout => \Unit0|U3|Mux0~0_combout\);

-- Location: LCCOMB_X69_Y25_N22
\Unit0|U0|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr6~0_combout\ = ((\Unit0|U0|state.S_LONG_LOAD_a~q\) # ((\Unit0|U0|state.S_REG_ADDR_LOADa~q\) # (\Unit0|U0|state.S_SHORT_LOADa~q\))) # (!\Unit0|U0|state.S_INIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_INIT~q\,
	datab => \Unit0|U0|state.S_LONG_LOAD_a~q\,
	datac => \Unit0|U0|state.S_REG_ADDR_LOADa~q\,
	datad => \Unit0|U0|state.S_SHORT_LOADa~q\,
	combout => \Unit0|U0|WideOr6~0_combout\);

-- Location: LCCOMB_X70_Y26_N24
\Unit0|U0|WideOr58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr58~0_combout\ = (!\Unit0|U0|state.S_LONG_LOAD~q\ & (!\Unit0|U0|state.S_SHORT_LOAD~q\ & (!\Unit0|U0|state.S_LONG_IMM_LOAD~q\ & !\Unit0|U0|state.S_IMM_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_LOAD~q\,
	datab => \Unit0|U0|state.S_SHORT_LOAD~q\,
	datac => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	datad => \Unit0|U0|state.S_IMM_LOAD~q\,
	combout => \Unit0|U0|WideOr58~0_combout\);

-- Location: FF_X72_Y25_N23
\Unit0|U0|state.S_JUMP_Za\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_JUMP_Z~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_JUMP_Za~q\);

-- Location: LCCOMB_X70_Y25_N0
\Unit0|U0|WideOr5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr5~1_combout\ = (!\Unit0|U0|state.S_REG_ADDR_LOAD~q\ & (!\Unit0|U0|state.S_MULT~q\ & !\Unit0|U0|state.S_JUMP_Za~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	datac => \Unit0|U0|state.S_MULT~q\,
	datad => \Unit0|U0|state.S_JUMP_Za~q\,
	combout => \Unit0|U0|WideOr5~1_combout\);

-- Location: LCCOMB_X70_Y26_N30
\Unit0|U0|WideOr5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr5~2_combout\ = (\Unit0|U0|WideOr5~0_combout\ & (\Unit0|U0|WideOr58~0_combout\ & \Unit0|U0|WideOr5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr5~0_combout\,
	datab => \Unit0|U0|WideOr58~0_combout\,
	datad => \Unit0|U0|WideOr5~1_combout\,
	combout => \Unit0|U0|WideOr5~2_combout\);

-- Location: LCCOMB_X69_Y25_N0
\Unit0|U0|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Mux1~11_combout\ = (\Unit0|U2|IRout\(15) & (\Unit0|U2|IRout\(14) & (\Unit0|U2|IRout\(13) & \Unit0|U2|IRout\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U2|IRout\(15),
	datab => \Unit0|U2|IRout\(14),
	datac => \Unit0|U2|IRout\(13),
	datad => \Unit0|U2|IRout\(12),
	combout => \Unit0|U0|Mux1~11_combout\);

-- Location: LCCOMB_X69_Y25_N28
\Unit0|U0|state.S_HALT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|state.S_HALT~0_combout\ = (\Unit0|U0|state.S_HALT~q\) # ((\Unit0|U0|state.S_DECODE_INST~q\ & \Unit0|U0|Mux1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_DECODE_INST~q\,
	datab => \Unit0|U0|Mux1~11_combout\,
	datac => \Unit0|U0|state.S_HALT~q\,
	combout => \Unit0|U0|state.S_HALT~0_combout\);

-- Location: FF_X69_Y25_N29
\Unit0|U0|state.S_HALT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|state.S_HALT~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_HALT~q\);

-- Location: LCCOMB_X69_Y25_N18
\Unit0|U0|WideOr4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr4~0_combout\ = (!\Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\ & (!\Unit0|U0|state.S_HALT~q\ & (!\Unit0|U0|state.S_SUBTa~q\ & !\Unit0|U0|state.S_FETCH_INSTb~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\,
	datab => \Unit0|U0|state.S_HALT~q\,
	datac => \Unit0|U0|state.S_SUBTa~q\,
	datad => \Unit0|U0|state.S_FETCH_INSTb~q\,
	combout => \Unit0|U0|WideOr4~0_combout\);

-- Location: LCCOMB_X72_Y25_N30
\Unit0|U0|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr6~combout\ = (!\Unit0|U0|WideOr6~1_combout\ & (!\Unit0|U0|WideOr6~0_combout\ & (\Unit0|U0|WideOr5~2_combout\ & \Unit0|U0|WideOr4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr6~1_combout\,
	datab => \Unit0|U0|WideOr6~0_combout\,
	datac => \Unit0|U0|WideOr5~2_combout\,
	datad => \Unit0|U0|WideOr4~0_combout\,
	combout => \Unit0|U0|WideOr6~combout\);

-- Location: FF_X72_Y25_N31
\Unit0|U0|cur_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|WideOr6~combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(0));

-- Location: LCCOMB_X69_Y26_N30
\Unit0|U0|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector47~0_combout\ = (\Unit0|U0|state.S_OUTPUT_MEM~q\ & (\Unit2|tmp_mem_status~q\ & ((\Unit2|write_mem_status~q\) # (\Unit2|read_mem_status~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_OUTPUT_MEM~q\,
	datab => \Unit2|tmp_mem_status~q\,
	datac => \Unit2|write_mem_status~q\,
	datad => \Unit2|read_mem_status~q\,
	combout => \Unit0|U0|Selector47~0_combout\);

-- Location: FF_X69_Y26_N31
\Unit0|U0|state.S_OUTPUT_MEMa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|Selector47~0_combout\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_OUTPUT_MEMa~q\);

-- Location: LCCOMB_X72_Y25_N10
\Unit0|U0|WideOr4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr4~1_combout\ = (\Unit0|U0|WideOr2~0_combout\ & (!\Unit0|U0|state.S_OUTPUT_MEMa~q\ & (!\Unit0|U0|state.S_MULTa~q\ & !\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr2~0_combout\,
	datab => \Unit0|U0|state.S_OUTPUT_MEMa~q\,
	datac => \Unit0|U0|state.S_MULTa~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	combout => \Unit0|U0|WideOr4~1_combout\);

-- Location: LCCOMB_X72_Y25_N0
\Unit0|U0|WideOr5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr5~3_combout\ = (\Unit0|U0|state.S_JUMP_Zb~q\) # ((\Unit0|U0|state.S_SUBT~q\) # (!\Unit0|U0|WideOr4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_JUMP_Zb~q\,
	datab => \Unit0|U0|state.S_SUBT~q\,
	datad => \Unit0|U0|WideOr4~1_combout\,
	combout => \Unit0|U0|WideOr5~3_combout\);

-- Location: LCCOMB_X72_Y25_N6
\Unit0|U0|WideOr5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr5~combout\ = ((\Unit0|U0|WideOr5~3_combout\) # ((\Unit0|U0|state.S_FETCH_INSTa~q\) # (!\Unit0|U0|WideOr5~2_combout\))) # (!\Unit0|U0|Selector59~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|Selector59~1_combout\,
	datab => \Unit0|U0|WideOr5~3_combout\,
	datac => \Unit0|U0|WideOr5~2_combout\,
	datad => \Unit0|U0|state.S_FETCH_INSTa~q\,
	combout => \Unit0|U0|WideOr5~combout\);

-- Location: FF_X72_Y25_N7
\Unit0|U0|cur_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|WideOr5~combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(1));

-- Location: LCCOMB_X72_Y25_N20
\Unit0|U0|WideOr4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr4~2_combout\ = (\Unit0|U0|state.S_MULT~q\) # ((\Unit0|U0|state.S_SUBTb~q\) # ((\Unit0|U0|state.S_DECODE_INST~q\) # (!\Unit0|U0|Selector51~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_MULT~q\,
	datab => \Unit0|U0|state.S_SUBTb~q\,
	datac => \Unit0|U0|Selector51~1_combout\,
	datad => \Unit0|U0|state.S_DECODE_INST~q\,
	combout => \Unit0|U0|WideOr4~2_combout\);

-- Location: LCCOMB_X72_Y25_N24
\Unit0|U0|WideOr4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr4~combout\ = ((\Unit0|U0|WideOr4~2_combout\) # ((!\Unit0|U0|WideOr4~0_combout\) # (!\Unit0|U0|Selector59~0_combout\))) # (!\Unit0|U0|WideOr4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr4~1_combout\,
	datab => \Unit0|U0|WideOr4~2_combout\,
	datac => \Unit0|U0|Selector59~0_combout\,
	datad => \Unit0|U0|WideOr4~0_combout\,
	combout => \Unit0|U0|WideOr4~combout\);

-- Location: FF_X72_Y25_N25
\Unit0|U0|cur_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|WideOr4~combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(2));

-- Location: LCCOMB_X69_Y26_N20
\Unit0|U0|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr3~1_combout\ = (\Unit0|U0|state.S_LONG_SAVE_b~q\) # ((\Unit0|U0|state.S_DECODE_INST~q\) # ((\Unit0|U0|state.S_LONG_LOAD_b~q\) # (\Unit0|U0|state.S_SHORT_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_LONG_SAVE_b~q\,
	datab => \Unit0|U0|state.S_DECODE_INST~q\,
	datac => \Unit0|U0|state.S_LONG_LOAD_b~q\,
	datad => \Unit0|U0|state.S_SHORT_LOAD~q\,
	combout => \Unit0|U0|WideOr3~1_combout\);

-- Location: LCCOMB_X69_Y25_N14
\Unit0|U0|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|Selector50~0_combout\ = (!\Unit0|U0|state.S_FETCH_INST~q\ & !\Unit0|U0|state.S_FETCH_INSTb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_FETCH_INST~q\,
	datad => \Unit0|U0|state.S_FETCH_INSTb~q\,
	combout => \Unit0|U0|Selector50~0_combout\);

-- Location: LCCOMB_X69_Y25_N4
\Unit0|U0|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr3~0_combout\ = ((\Unit0|U0|state.S_FETCH_INSTa~q\) # ((!\Unit0|U0|state.S_INIT~q\) # (!\Unit0|U0|Selector50~0_combout\))) # (!\Unit0|U0|WideOr1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr1~0_combout\,
	datab => \Unit0|U0|state.S_FETCH_INSTa~q\,
	datac => \Unit0|U0|Selector50~0_combout\,
	datad => \Unit0|U0|state.S_INIT~q\,
	combout => \Unit0|U0|WideOr3~0_combout\);

-- Location: LCCOMB_X70_Y26_N28
\Unit0|U0|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr2~1_combout\ = (!\Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\ & (!\Unit0|U0|state.S_LONG_SAVE~q\ & (!\Unit0|U0|state.S_LONG_SAVE_a~q\ & !\Unit0|U0|state.S_LONG_LOAD_a~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOAD_wait~q\,
	datab => \Unit0|U0|state.S_LONG_SAVE~q\,
	datac => \Unit0|U0|state.S_LONG_SAVE_a~q\,
	datad => \Unit0|U0|state.S_LONG_LOAD_a~q\,
	combout => \Unit0|U0|WideOr2~1_combout\);

-- Location: LCCOMB_X70_Y26_N12
\Unit0|U0|WideOr3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr3~combout\ = (!\Unit0|U0|state.S_REG_ADDR_LOAD~q\ & (!\Unit0|U0|WideOr3~1_combout\ & (!\Unit0|U0|WideOr3~0_combout\ & \Unit0|U0|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	datab => \Unit0|U0|WideOr3~1_combout\,
	datac => \Unit0|U0|WideOr3~0_combout\,
	datad => \Unit0|U0|WideOr2~1_combout\,
	combout => \Unit0|U0|WideOr3~combout\);

-- Location: FF_X70_Y26_N13
\Unit0|U0|cur_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|WideOr3~combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(3));

-- Location: LCCOMB_X69_Y26_N2
\Unit0|U0|WideOr2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr2~2_combout\ = (((\Unit0|U0|state.S_REG_ADDR_LOAD~q\) # (!\Unit0|U0|Selector54~0_combout\)) # (!\Unit0|U0|WideOr2~1_combout\)) # (!\Unit0|U0|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr2~0_combout\,
	datab => \Unit0|U0|WideOr2~1_combout\,
	datac => \Unit0|U0|state.S_REG_ADDR_LOAD~q\,
	datad => \Unit0|U0|Selector54~0_combout\,
	combout => \Unit0|U0|WideOr2~2_combout\);

-- Location: LCCOMB_X70_Y26_N22
\Unit0|U0|WideOr2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr2~3_combout\ = (\Unit0|U0|state.S_IMM_LOAD~q\) # ((\Unit0|U0|state.S_LONG_IMM_LOAD~q\) # ((\Unit0|U0|state.S_REG_ADDR_SAVEa~q\) # (\Unit0|U0|state.S_REG_ADDR_LOADa~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_IMM_LOAD~q\,
	datab => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	datac => \Unit0|U0|state.S_REG_ADDR_SAVEa~q\,
	datad => \Unit0|U0|state.S_REG_ADDR_LOADa~q\,
	combout => \Unit0|U0|WideOr2~3_combout\);

-- Location: LCCOMB_X70_Y26_N2
\Unit0|U0|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr2~combout\ = (\Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\) # ((\Unit0|U0|WideOr2~2_combout\) # ((\Unit0|U0|WideOr2~3_combout\) # (\Unit0|U0|state.S_REG_ADDR_SAVE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_REG_ADDR_SAVE_wait~q\,
	datab => \Unit0|U0|WideOr2~2_combout\,
	datac => \Unit0|U0|WideOr2~3_combout\,
	datad => \Unit0|U0|state.S_REG_ADDR_SAVE~q\,
	combout => \Unit0|U0|WideOr2~combout\);

-- Location: FF_X70_Y26_N3
\Unit0|U0|cur_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|WideOr2~combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(4));

-- Location: LCCOMB_X72_Y25_N16
\Unit0|U0|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr1~1_combout\ = (\Unit0|U0|state.S_OUTPUT_MEM~q\) # ((\Unit0|U0|state.S_JUMP_Z~q\) # (\Unit0|U0|state.S_HALT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_OUTPUT_MEM~q\,
	datac => \Unit0|U0|state.S_JUMP_Z~q\,
	datad => \Unit0|U0|state.S_HALT~q\,
	combout => \Unit0|U0|WideOr1~1_combout\);

-- Location: FF_X72_Y25_N9
\Unit0|U0|state.S_ADDb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_ADDa~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_ADDb~q\);

-- Location: LCCOMB_X72_Y25_N8
\Unit0|U0|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr1~0_combout\ = (\Unit0|U0|WideOr64~0_combout\ & (\Unit0|U0|Selector56~0_combout\ & (!\Unit0|U0|state.S_ADDb~q\ & !\Unit0|U0|state.S_SUBTb~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|WideOr64~0_combout\,
	datab => \Unit0|U0|Selector56~0_combout\,
	datac => \Unit0|U0|state.S_ADDb~q\,
	datad => \Unit0|U0|state.S_SUBTb~q\,
	combout => \Unit0|U0|WideOr1~0_combout\);

-- Location: FF_X72_Y25_N1
\Unit0|U0|state.S_MULTb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|state.S_MULTa~q\,
	clrn => \ALT_INV_cpu_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|state.S_MULTb~q\);

-- Location: LCCOMB_X72_Y25_N28
\Unit0|U0|WideOr1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr1~2_combout\ = (\Unit0|U0|state.S_JUMP_Zb~q\) # ((\Unit0|U0|state.S_OUTPUT_MEMa~q\) # ((\Unit0|U0|state.S_JUMP_Za~q\) # (\Unit0|U0|state.S_MULTb~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Unit0|U0|state.S_JUMP_Zb~q\,
	datab => \Unit0|U0|state.S_OUTPUT_MEMa~q\,
	datac => \Unit0|U0|state.S_JUMP_Za~q\,
	datad => \Unit0|U0|state.S_MULTb~q\,
	combout => \Unit0|U0|WideOr1~2_combout\);

-- Location: LCCOMB_X72_Y25_N26
\Unit0|U0|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|WideOr1~combout\ = (\Unit0|U0|WideOr1~1_combout\) # ((\Unit0|U0|WideOr1~2_combout\) # (!\Unit0|U0|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Unit0|U0|WideOr1~1_combout\,
	datac => \Unit0|U0|WideOr1~0_combout\,
	datad => \Unit0|U0|WideOr1~2_combout\,
	combout => \Unit0|U0|WideOr1~combout\);

-- Location: FF_X72_Y25_N27
\Unit0|U0|cur_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|WideOr1~combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(5));

-- Location: LCCOMB_X70_Y26_N8
\Unit0|U0|cur_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit0|U0|cur_state~0_combout\ = (\Unit0|U0|state.S_LONG_IMM_LOAD~q\) # (\Unit0|U0|state.S_LONG_IMM_LOADa~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit0|U0|state.S_LONG_IMM_LOAD~q\,
	datad => \Unit0|U0|state.S_LONG_IMM_LOADa~q\,
	combout => \Unit0|U0|cur_state~0_combout\);

-- Location: FF_X70_Y26_N9
\Unit0|U0|cur_state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit0|U0|cur_state~0_combout\,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(6));

-- Location: FF_X70_Y26_N31
\Unit0|U0|cur_state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit0|U0|cur_state~0_combout\,
	sload => VCC,
	ena => \ALT_INV_cpu_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit0|U0|cur_state\(7));

-- Location: LCCOMB_X66_Y24_N28
\Unit2|tmp_cache[0][0].tag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].tag[2]~feeder_combout\ = \Unit2|tmp_cache~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~10_combout\,
	combout => \Unit2|tmp_cache[0][0].tag[2]~feeder_combout\);

-- Location: FF_X66_Y24_N29
\Unit2|tmp_cache[0][0].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][0].tag[2]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(2));

-- Location: FF_X67_Y25_N1
\Unit2|tmp_cache[0][0].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~76_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(4));

-- Location: FF_X67_Y25_N31
\Unit2|tmp_cache[0][0].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~77_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][0].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].tag\(5));

-- Location: FF_X62_Y28_N1
\Unit2|tmp_cache[0][0].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~18_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][6]~q\);

-- Location: FF_X57_Y28_N5
\Unit2|tmp_cache[0][0].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~20_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][8]~q\);

-- Location: FF_X57_Y28_N27
\Unit2|tmp_cache[0][0].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~21_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][9]~q\);

-- Location: FF_X57_Y28_N9
\Unit2|tmp_cache[0][0].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~22_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][10]~q\);

-- Location: FF_X57_Y28_N15
\Unit2|tmp_cache[0][0].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~23_combout\,
	ena => \Unit2|tmp_cache[0][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[0][11]~q\);

-- Location: FF_X63_Y30_N25
\Unit2|tmp_cache[0][0].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~28_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][0]~q\);

-- Location: FF_X63_Y30_N19
\Unit2|tmp_cache[0][0].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~31_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][3]~q\);

-- Location: FF_X63_Y30_N29
\Unit2|tmp_cache[0][0].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~32_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][4]~q\);

-- Location: FF_X63_Y30_N31
\Unit2|tmp_cache[0][0].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~33_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][5]~q\);

-- Location: FF_X63_Y30_N5
\Unit2|tmp_cache[0][0].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~34_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][6]~q\);

-- Location: FF_X60_Y30_N25
\Unit2|tmp_cache[0][0].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~35_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][7]~q\);

-- Location: FF_X60_Y30_N7
\Unit2|tmp_cache[0][0].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~36_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][8]~q\);

-- Location: FF_X63_Y30_N15
\Unit2|tmp_cache[0][0].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~40_combout\,
	ena => \Unit2|tmp_cache[0][0].words[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[1][12]~q\);

-- Location: FF_X62_Y27_N7
\Unit2|tmp_cache[0][0].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~47_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][3]~q\);

-- Location: FF_X62_Y27_N23
\Unit2|tmp_cache[0][0].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~49_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][5]~q\);

-- Location: FF_X58_Y28_N5
\Unit2|tmp_cache[0][0].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~51_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][7]~q\);

-- Location: FF_X58_Y28_N25
\Unit2|tmp_cache[0][0].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~53_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][9]~q\);

-- Location: LCCOMB_X58_Y28_N8
\Unit2|tmp_cache[0][0].words[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[2][14]~feeder_combout\ = \Unit2|tmp_cache~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~58_combout\,
	combout => \Unit2|tmp_cache[0][0].words[2][14]~feeder_combout\);

-- Location: FF_X58_Y28_N9
\Unit2|tmp_cache[0][0].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][0].words[2][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][0].words[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[2][14]~q\);

-- Location: FF_X61_Y28_N29
\Unit2|tmp_cache[0][0].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~60_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][0]~q\);

-- Location: FF_X61_Y28_N1
\Unit2|tmp_cache[0][0].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~62_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][2]~q\);

-- Location: FF_X60_Y28_N27
\Unit2|tmp_cache[0][0].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~70_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][10]~q\);

-- Location: FF_X60_Y28_N17
\Unit2|tmp_cache[0][0].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~71_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][11]~q\);

-- Location: LCCOMB_X60_Y28_N8
\Unit2|tmp_cache[0][0].words[3][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][0].words[3][15]~feeder_combout\ = \Unit2|tmp_cache~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~75_combout\,
	combout => \Unit2|tmp_cache[0][0].words[3][15]~feeder_combout\);

-- Location: FF_X60_Y28_N9
\Unit2|tmp_cache[0][0].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][0].words[3][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][0].words[3][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][0].words[3][15]~q\);

-- Location: LCCOMB_X66_Y26_N18
\Unit2|tmp_cache[0][1].tag[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[0]~feeder_combout\ = \Unit2|tmp_cache~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~8_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[0]~feeder_combout\);

-- Location: FF_X66_Y26_N19
\Unit2|tmp_cache[0][1].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[0]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(0));

-- Location: LCCOMB_X60_Y25_N28
\Unit2|tmp_cache[0][1].tag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[1]~feeder_combout\ = \Unit2|tmp_cache~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~9_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[1]~feeder_combout\);

-- Location: FF_X60_Y25_N29
\Unit2|tmp_cache[0][1].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[1]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(1));

-- Location: LCCOMB_X66_Y26_N10
\Unit2|tmp_cache[0][1].tag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[3]~feeder_combout\ = \Unit2|tmp_cache~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~11_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[3]~feeder_combout\);

-- Location: FF_X66_Y26_N11
\Unit2|tmp_cache[0][1].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[3]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(3));

-- Location: LCCOMB_X66_Y26_N24
\Unit2|tmp_cache[0][1].tag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[4]~feeder_combout\ = \Unit2|tmp_cache~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~76_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[4]~feeder_combout\);

-- Location: FF_X66_Y26_N25
\Unit2|tmp_cache[0][1].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[4]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(4));

-- Location: LCCOMB_X66_Y26_N22
\Unit2|tmp_cache[0][1].tag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[5]~feeder_combout\ = \Unit2|tmp_cache~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~77_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[5]~feeder_combout\);

-- Location: FF_X66_Y26_N23
\Unit2|tmp_cache[0][1].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[5]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(5));

-- Location: LCCOMB_X66_Y26_N12
\Unit2|tmp_cache[0][1].tag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[6]~feeder_combout\ = \Unit2|tmp_cache~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~78_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[6]~feeder_combout\);

-- Location: FF_X66_Y26_N13
\Unit2|tmp_cache[0][1].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[6]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(6));

-- Location: LCCOMB_X66_Y26_N2
\Unit2|tmp_cache[0][1].tag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].tag[7]~feeder_combout\ = \Unit2|tmp_cache~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~79_combout\,
	combout => \Unit2|tmp_cache[0][1].tag[7]~feeder_combout\);

-- Location: FF_X66_Y26_N3
\Unit2|tmp_cache[0][1].tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].tag[7]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].tag[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].tag\(7));

-- Location: LCCOMB_X60_Y29_N12
\Unit2|tmp_cache[0][1].words[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[0][0]~feeder_combout\ = \Unit2|tmp_cache~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~12_combout\,
	combout => \Unit2|tmp_cache[0][1].words[0][0]~feeder_combout\);

-- Location: FF_X60_Y29_N13
\Unit2|tmp_cache[0][1].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[0][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][0]~q\);

-- Location: LCCOMB_X60_Y29_N6
\Unit2|tmp_cache[0][1].words[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[0][1]~feeder_combout\ = \Unit2|tmp_cache~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~13_combout\,
	combout => \Unit2|tmp_cache[0][1].words[0][1]~feeder_combout\);

-- Location: FF_X60_Y29_N7
\Unit2|tmp_cache[0][1].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[0][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][1]~q\);

-- Location: FF_X60_Y29_N23
\Unit2|tmp_cache[0][1].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~15_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][3]~q\);

-- Location: FF_X60_Y29_N17
\Unit2|tmp_cache[0][1].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~16_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][4]~q\);

-- Location: FF_X60_Y29_N15
\Unit2|tmp_cache[0][1].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~17_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][5]~q\);

-- Location: FF_X60_Y29_N19
\Unit2|tmp_cache[0][1].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~19_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][7]~q\);

-- Location: LCCOMB_X56_Y28_N4
\Unit2|tmp_cache[0][1].words[0][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[0][8]~feeder_combout\ = \Unit2|tmp_cache~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~20_combout\,
	combout => \Unit2|tmp_cache[0][1].words[0][8]~feeder_combout\);

-- Location: FF_X56_Y28_N5
\Unit2|tmp_cache[0][1].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[0][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][8]~q\);

-- Location: FF_X56_Y28_N15
\Unit2|tmp_cache[0][1].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~23_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][11]~q\);

-- Location: FF_X56_Y28_N13
\Unit2|tmp_cache[0][1].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~24_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][12]~q\);

-- Location: FF_X56_Y28_N7
\Unit2|tmp_cache[0][1].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~25_combout\,
	ena => \Unit2|tmp_cache[0][1].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[0][13]~q\);

-- Location: LCCOMB_X65_Y30_N30
\Unit2|tmp_cache[0][1].words[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][0]~feeder_combout\ = \Unit2|tmp_cache~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~28_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][0]~feeder_combout\);

-- Location: FF_X65_Y30_N31
\Unit2|tmp_cache[0][1].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][0]~q\);

-- Location: LCCOMB_X65_Y30_N28
\Unit2|tmp_cache[0][1].words[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][1]~feeder_combout\ = \Unit2|tmp_cache~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~29_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][1]~feeder_combout\);

-- Location: FF_X65_Y30_N29
\Unit2|tmp_cache[0][1].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][1]~q\);

-- Location: LCCOMB_X65_Y30_N26
\Unit2|tmp_cache[0][1].words[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][2]~feeder_combout\ = \Unit2|tmp_cache~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~30_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][2]~feeder_combout\);

-- Location: FF_X65_Y30_N27
\Unit2|tmp_cache[0][1].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][2]~q\);

-- Location: LCCOMB_X65_Y30_N20
\Unit2|tmp_cache[0][1].words[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][3]~feeder_combout\ = \Unit2|tmp_cache~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~31_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][3]~feeder_combout\);

-- Location: FF_X65_Y30_N21
\Unit2|tmp_cache[0][1].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][3]~q\);

-- Location: LCCOMB_X65_Y30_N6
\Unit2|tmp_cache[0][1].words[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][4]~feeder_combout\ = \Unit2|tmp_cache~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~32_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][4]~feeder_combout\);

-- Location: FF_X65_Y30_N7
\Unit2|tmp_cache[0][1].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][4]~q\);

-- Location: LCCOMB_X65_Y30_N4
\Unit2|tmp_cache[0][1].words[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][5]~feeder_combout\ = \Unit2|tmp_cache~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~33_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][5]~feeder_combout\);

-- Location: FF_X65_Y30_N5
\Unit2|tmp_cache[0][1].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][5]~q\);

-- Location: LCCOMB_X65_Y30_N22
\Unit2|tmp_cache[0][1].words[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][6]~feeder_combout\ = \Unit2|tmp_cache~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~34_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][6]~feeder_combout\);

-- Location: FF_X65_Y30_N23
\Unit2|tmp_cache[0][1].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][6]~q\);

-- Location: LCCOMB_X65_Y30_N0
\Unit2|tmp_cache[0][1].words[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][7]~feeder_combout\ = \Unit2|tmp_cache~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~35_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][7]~feeder_combout\);

-- Location: FF_X65_Y30_N1
\Unit2|tmp_cache[0][1].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][7]~q\);

-- Location: LCCOMB_X59_Y30_N4
\Unit2|tmp_cache[0][1].words[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][8]~feeder_combout\ = \Unit2|tmp_cache~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~36_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][8]~feeder_combout\);

-- Location: FF_X59_Y30_N5
\Unit2|tmp_cache[0][1].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][8]~q\);

-- Location: LCCOMB_X59_Y30_N26
\Unit2|tmp_cache[0][1].words[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][9]~feeder_combout\ = \Unit2|tmp_cache~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~37_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][9]~feeder_combout\);

-- Location: FF_X59_Y30_N27
\Unit2|tmp_cache[0][1].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][9]~q\);

-- Location: LCCOMB_X59_Y30_N0
\Unit2|tmp_cache[0][1].words[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][10]~feeder_combout\ = \Unit2|tmp_cache~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~38_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][10]~feeder_combout\);

-- Location: FF_X59_Y30_N1
\Unit2|tmp_cache[0][1].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][10]~q\);

-- Location: LCCOMB_X59_Y30_N2
\Unit2|tmp_cache[0][1].words[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][11]~feeder_combout\ = \Unit2|tmp_cache~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~39_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][11]~feeder_combout\);

-- Location: FF_X59_Y30_N3
\Unit2|tmp_cache[0][1].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][11]~q\);

-- Location: LCCOMB_X59_Y30_N12
\Unit2|tmp_cache[0][1].words[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][12]~feeder_combout\ = \Unit2|tmp_cache~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~40_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][12]~feeder_combout\);

-- Location: FF_X59_Y30_N13
\Unit2|tmp_cache[0][1].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][12]~q\);

-- Location: LCCOMB_X65_Y30_N14
\Unit2|tmp_cache[0][1].words[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[1][15]~feeder_combout\ = \Unit2|tmp_cache~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~43_combout\,
	combout => \Unit2|tmp_cache[0][1].words[1][15]~feeder_combout\);

-- Location: FF_X65_Y30_N15
\Unit2|tmp_cache[0][1].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[1][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[1][15]~q\);

-- Location: LCCOMB_X61_Y23_N24
\Unit2|tmp_cache[0][1].words[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][0]~feeder_combout\ = \Unit2|tmp_cache~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~44_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][0]~feeder_combout\);

-- Location: FF_X61_Y23_N25
\Unit2|tmp_cache[0][1].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][0]~q\);

-- Location: LCCOMB_X61_Y23_N2
\Unit2|tmp_cache[0][1].words[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][1]~feeder_combout\ = \Unit2|tmp_cache~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~45_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][1]~feeder_combout\);

-- Location: FF_X61_Y23_N3
\Unit2|tmp_cache[0][1].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][1]~q\);

-- Location: LCCOMB_X57_Y27_N14
\Unit2|tmp_cache[0][1].words[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][3]~feeder_combout\ = \Unit2|tmp_cache~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~47_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][3]~feeder_combout\);

-- Location: FF_X57_Y27_N15
\Unit2|tmp_cache[0][1].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][3]~q\);

-- Location: LCCOMB_X57_Y27_N28
\Unit2|tmp_cache[0][1].words[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][4]~feeder_combout\ = \Unit2|tmp_cache~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~48_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][4]~feeder_combout\);

-- Location: FF_X57_Y27_N29
\Unit2|tmp_cache[0][1].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][4]~q\);

-- Location: LCCOMB_X57_Y27_N18
\Unit2|tmp_cache[0][1].words[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][5]~feeder_combout\ = \Unit2|tmp_cache~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~49_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][5]~feeder_combout\);

-- Location: FF_X57_Y27_N19
\Unit2|tmp_cache[0][1].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][5]~q\);

-- Location: LCCOMB_X57_Y27_N16
\Unit2|tmp_cache[0][1].words[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][6]~feeder_combout\ = \Unit2|tmp_cache~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~50_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][6]~feeder_combout\);

-- Location: FF_X57_Y27_N17
\Unit2|tmp_cache[0][1].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][6]~q\);

-- Location: LCCOMB_X58_Y26_N20
\Unit2|tmp_cache[0][1].words[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][7]~feeder_combout\ = \Unit2|tmp_cache~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~51_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][7]~feeder_combout\);

-- Location: FF_X58_Y26_N21
\Unit2|tmp_cache[0][1].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][7]~q\);

-- Location: LCCOMB_X58_Y26_N18
\Unit2|tmp_cache[0][1].words[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][8]~feeder_combout\ = \Unit2|tmp_cache~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~52_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][8]~feeder_combout\);

-- Location: FF_X58_Y26_N19
\Unit2|tmp_cache[0][1].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][8]~q\);

-- Location: LCCOMB_X58_Y26_N12
\Unit2|tmp_cache[0][1].words[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][9]~feeder_combout\ = \Unit2|tmp_cache~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~53_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][9]~feeder_combout\);

-- Location: FF_X58_Y26_N13
\Unit2|tmp_cache[0][1].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][9]~q\);

-- Location: LCCOMB_X58_Y26_N8
\Unit2|tmp_cache[0][1].words[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[2][11]~feeder_combout\ = \Unit2|tmp_cache~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~55_combout\,
	combout => \Unit2|tmp_cache[0][1].words[2][11]~feeder_combout\);

-- Location: FF_X58_Y26_N9
\Unit2|tmp_cache[0][1].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[2][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[2][11]~q\);

-- Location: LCCOMB_X61_Y29_N20
\Unit2|tmp_cache[0][1].words[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][0]~feeder_combout\ = \Unit2|tmp_cache~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~60_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][0]~feeder_combout\);

-- Location: FF_X61_Y29_N21
\Unit2|tmp_cache[0][1].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][0]~q\);

-- Location: LCCOMB_X59_Y25_N8
\Unit2|tmp_cache[0][1].words[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][1]~feeder_combout\ = \Unit2|tmp_cache~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~61_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][1]~feeder_combout\);

-- Location: FF_X59_Y25_N9
\Unit2|tmp_cache[0][1].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][1]~q\);

-- Location: LCCOMB_X61_Y25_N24
\Unit2|tmp_cache[0][1].words[3][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][3]~feeder_combout\ = \Unit2|tmp_cache~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~63_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][3]~feeder_combout\);

-- Location: FF_X61_Y25_N25
\Unit2|tmp_cache[0][1].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][3]~q\);

-- Location: LCCOMB_X61_Y29_N0
\Unit2|tmp_cache[0][1].words[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][4]~feeder_combout\ = \Unit2|tmp_cache~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~64_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][4]~feeder_combout\);

-- Location: FF_X61_Y29_N1
\Unit2|tmp_cache[0][1].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][4]~q\);

-- Location: LCCOMB_X59_Y25_N18
\Unit2|tmp_cache[0][1].words[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][5]~feeder_combout\ = \Unit2|tmp_cache~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~65_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][5]~feeder_combout\);

-- Location: FF_X59_Y25_N19
\Unit2|tmp_cache[0][1].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][5]~q\);

-- Location: LCCOMB_X59_Y25_N28
\Unit2|tmp_cache[0][1].words[3][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][7]~feeder_combout\ = \Unit2|tmp_cache~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~67_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][7]~feeder_combout\);

-- Location: FF_X59_Y25_N29
\Unit2|tmp_cache[0][1].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][7]~q\);

-- Location: FF_X56_Y28_N29
\Unit2|tmp_cache[0][1].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~68_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][8]~q\);

-- Location: FF_X56_Y28_N11
\Unit2|tmp_cache[0][1].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~71_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][11]~q\);

-- Location: LCCOMB_X59_Y25_N22
\Unit2|tmp_cache[0][1].words[3][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][13]~feeder_combout\ = \Unit2|tmp_cache~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~73_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][13]~feeder_combout\);

-- Location: FF_X59_Y25_N23
\Unit2|tmp_cache[0][1].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][13]~q\);

-- Location: LCCOMB_X59_Y25_N4
\Unit2|tmp_cache[0][1].words[3][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[0][1].words[3][15]~feeder_combout\ = \Unit2|tmp_cache~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~75_combout\,
	combout => \Unit2|tmp_cache[0][1].words[3][15]~feeder_combout\);

-- Location: FF_X59_Y25_N5
\Unit2|tmp_cache[0][1].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[0][1].words[3][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[0][1].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[0][1].words[3][15]~q\);

-- Location: LCCOMB_X67_Y24_N16
\Unit2|tmp_cache[1][0].tag[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].tag[0]~feeder_combout\ = \Unit2|tmp_cache~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~8_combout\,
	combout => \Unit2|tmp_cache[1][0].tag[0]~feeder_combout\);

-- Location: FF_X67_Y24_N17
\Unit2|tmp_cache[1][0].tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].tag[0]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(0));

-- Location: LCCOMB_X67_Y24_N22
\Unit2|tmp_cache[1][0].tag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].tag[1]~feeder_combout\ = \Unit2|tmp_cache~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~9_combout\,
	combout => \Unit2|tmp_cache[1][0].tag[1]~feeder_combout\);

-- Location: FF_X67_Y24_N23
\Unit2|tmp_cache[1][0].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].tag[1]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(1));

-- Location: LCCOMB_X67_Y24_N0
\Unit2|tmp_cache[1][0].tag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].tag[4]~feeder_combout\ = \Unit2|tmp_cache~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~76_combout\,
	combout => \Unit2|tmp_cache[1][0].tag[4]~feeder_combout\);

-- Location: FF_X67_Y24_N1
\Unit2|tmp_cache[1][0].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].tag[4]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(4));

-- Location: LCCOMB_X67_Y24_N10
\Unit2|tmp_cache[1][0].tag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].tag[5]~feeder_combout\ = \Unit2|tmp_cache~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~77_combout\,
	combout => \Unit2|tmp_cache[1][0].tag[5]~feeder_combout\);

-- Location: FF_X67_Y24_N11
\Unit2|tmp_cache[1][0].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].tag[5]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].tag\(5));

-- Location: LCCOMB_X63_Y28_N8
\Unit2|tmp_cache[1][0].words[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][0]~feeder_combout\ = \Unit2|tmp_cache~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~12_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][0]~feeder_combout\);

-- Location: FF_X63_Y28_N9
\Unit2|tmp_cache[1][0].words[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[0][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][0]~q\);

-- Location: FF_X63_Y28_N23
\Unit2|tmp_cache[1][0].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~13_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][1]~q\);

-- Location: LCCOMB_X63_Y28_N12
\Unit2|tmp_cache[1][0].words[0][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][2]~feeder_combout\ = \Unit2|tmp_cache~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~14_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][2]~feeder_combout\);

-- Location: FF_X63_Y28_N13
\Unit2|tmp_cache[1][0].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[0][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][2]~q\);

-- Location: LCCOMB_X63_Y28_N2
\Unit2|tmp_cache[1][0].words[0][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][3]~feeder_combout\ = \Unit2|tmp_cache~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~15_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][3]~feeder_combout\);

-- Location: FF_X63_Y28_N3
\Unit2|tmp_cache[1][0].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[0][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][3]~q\);

-- Location: FF_X60_Y29_N21
\Unit2|tmp_cache[1][0].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~16_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][4]~q\);

-- Location: FF_X63_Y28_N19
\Unit2|tmp_cache[1][0].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~18_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][6]~q\);

-- Location: LCCOMB_X57_Y26_N12
\Unit2|tmp_cache[1][0].words[0][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][8]~feeder_combout\ = \Unit2|tmp_cache~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~20_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][8]~feeder_combout\);

-- Location: FF_X57_Y26_N13
\Unit2|tmp_cache[1][0].words[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[0][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][8]~q\);

-- Location: LCCOMB_X57_Y26_N18
\Unit2|tmp_cache[1][0].words[0][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[0][9]~feeder_combout\ = \Unit2|tmp_cache~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~21_combout\,
	combout => \Unit2|tmp_cache[1][0].words[0][9]~feeder_combout\);

-- Location: FF_X57_Y26_N19
\Unit2|tmp_cache[1][0].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[0][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][9]~q\);

-- Location: FF_X57_Y26_N3
\Unit2|tmp_cache[1][0].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~23_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][11]~q\);

-- Location: FF_X57_Y26_N17
\Unit2|tmp_cache[1][0].words[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~24_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][12]~q\);

-- Location: FF_X57_Y26_N31
\Unit2|tmp_cache[1][0].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~25_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][13]~q\);

-- Location: FF_X57_Y26_N23
\Unit2|tmp_cache[1][0].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~27_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[0][15]~q\);

-- Location: LCCOMB_X62_Y31_N20
\Unit2|tmp_cache[1][0].words[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][0]~feeder_combout\ = \Unit2|tmp_cache~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~28_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][0]~feeder_combout\);

-- Location: FF_X62_Y31_N21
\Unit2|tmp_cache[1][0].words[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][0]~q\);

-- Location: LCCOMB_X62_Y31_N30
\Unit2|tmp_cache[1][0].words[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][1]~feeder_combout\ = \Unit2|tmp_cache~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~29_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][1]~feeder_combout\);

-- Location: FF_X62_Y31_N31
\Unit2|tmp_cache[1][0].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][1]~q\);

-- Location: LCCOMB_X61_Y30_N24
\Unit2|tmp_cache[1][0].words[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][2]~feeder_combout\ = \Unit2|tmp_cache~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~30_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][2]~feeder_combout\);

-- Location: FF_X61_Y30_N25
\Unit2|tmp_cache[1][0].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][2]~q\);

-- Location: LCCOMB_X61_Y30_N16
\Unit2|tmp_cache[1][0].words[1][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][4]~feeder_combout\ = \Unit2|tmp_cache~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~32_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][4]~feeder_combout\);

-- Location: FF_X61_Y30_N17
\Unit2|tmp_cache[1][0].words[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][4]~q\);

-- Location: LCCOMB_X61_Y30_N30
\Unit2|tmp_cache[1][0].words[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][5]~feeder_combout\ = \Unit2|tmp_cache~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~33_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][5]~feeder_combout\);

-- Location: FF_X61_Y30_N31
\Unit2|tmp_cache[1][0].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][5]~q\);

-- Location: LCCOMB_X62_Y31_N28
\Unit2|tmp_cache[1][0].words[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][6]~feeder_combout\ = \Unit2|tmp_cache~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~34_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][6]~feeder_combout\);

-- Location: FF_X62_Y31_N29
\Unit2|tmp_cache[1][0].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][6]~q\);

-- Location: LCCOMB_X61_Y30_N22
\Unit2|tmp_cache[1][0].words[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][8]~feeder_combout\ = \Unit2|tmp_cache~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~36_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][8]~feeder_combout\);

-- Location: FF_X61_Y30_N23
\Unit2|tmp_cache[1][0].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][8]~q\);

-- Location: LCCOMB_X61_Y30_N0
\Unit2|tmp_cache[1][0].words[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][9]~feeder_combout\ = \Unit2|tmp_cache~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~37_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][9]~feeder_combout\);

-- Location: FF_X61_Y30_N1
\Unit2|tmp_cache[1][0].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][9]~q\);

-- Location: LCCOMB_X61_Y30_N28
\Unit2|tmp_cache[1][0].words[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][11]~feeder_combout\ = \Unit2|tmp_cache~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~39_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][11]~feeder_combout\);

-- Location: FF_X61_Y30_N29
\Unit2|tmp_cache[1][0].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][11]~q\);

-- Location: LCCOMB_X61_Y30_N12
\Unit2|tmp_cache[1][0].words[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][13]~feeder_combout\ = \Unit2|tmp_cache~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~41_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][13]~feeder_combout\);

-- Location: FF_X61_Y30_N13
\Unit2|tmp_cache[1][0].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][13]~q\);

-- Location: LCCOMB_X62_Y31_N18
\Unit2|tmp_cache[1][0].words[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[1][15]~feeder_combout\ = \Unit2|tmp_cache~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~43_combout\,
	combout => \Unit2|tmp_cache[1][0].words[1][15]~feeder_combout\);

-- Location: FF_X62_Y31_N19
\Unit2|tmp_cache[1][0].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[1][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[1][15]~q\);

-- Location: LCCOMB_X58_Y25_N12
\Unit2|tmp_cache[1][0].words[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][0]~feeder_combout\ = \Unit2|tmp_cache~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~44_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][0]~feeder_combout\);

-- Location: FF_X58_Y25_N13
\Unit2|tmp_cache[1][0].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][0]~q\);

-- Location: LCCOMB_X58_Y25_N14
\Unit2|tmp_cache[1][0].words[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][1]~feeder_combout\ = \Unit2|tmp_cache~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~45_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][1]~feeder_combout\);

-- Location: FF_X58_Y25_N15
\Unit2|tmp_cache[1][0].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][1]~q\);

-- Location: FF_X62_Y26_N29
\Unit2|tmp_cache[1][0].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~46_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][2]~q\);

-- Location: LCCOMB_X58_Y25_N8
\Unit2|tmp_cache[1][0].words[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][3]~feeder_combout\ = \Unit2|tmp_cache~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~47_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][3]~feeder_combout\);

-- Location: FF_X58_Y25_N9
\Unit2|tmp_cache[1][0].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][3]~q\);

-- Location: LCCOMB_X58_Y25_N26
\Unit2|tmp_cache[1][0].words[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][4]~feeder_combout\ = \Unit2|tmp_cache~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~48_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][4]~feeder_combout\);

-- Location: FF_X58_Y25_N27
\Unit2|tmp_cache[1][0].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][4]~q\);

-- Location: LCCOMB_X62_Y23_N2
\Unit2|tmp_cache[1][0].words[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][6]~feeder_combout\ = \Unit2|tmp_cache~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~50_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][6]~feeder_combout\);

-- Location: FF_X62_Y23_N3
\Unit2|tmp_cache[1][0].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][6]~q\);

-- Location: LCCOMB_X58_Y25_N16
\Unit2|tmp_cache[1][0].words[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][7]~feeder_combout\ = \Unit2|tmp_cache~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~51_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][7]~feeder_combout\);

-- Location: FF_X58_Y25_N17
\Unit2|tmp_cache[1][0].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][7]~q\);

-- Location: LCCOMB_X58_Y25_N30
\Unit2|tmp_cache[1][0].words[2][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][8]~feeder_combout\ = \Unit2|tmp_cache~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~52_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][8]~feeder_combout\);

-- Location: FF_X58_Y25_N31
\Unit2|tmp_cache[1][0].words[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][8]~q\);

-- Location: LCCOMB_X58_Y25_N4
\Unit2|tmp_cache[1][0].words[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][9]~feeder_combout\ = \Unit2|tmp_cache~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~53_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][9]~feeder_combout\);

-- Location: FF_X58_Y25_N5
\Unit2|tmp_cache[1][0].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][9]~q\);

-- Location: LCCOMB_X58_Y25_N2
\Unit2|tmp_cache[1][0].words[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][10]~feeder_combout\ = \Unit2|tmp_cache~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~54_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][10]~feeder_combout\);

-- Location: FF_X58_Y25_N3
\Unit2|tmp_cache[1][0].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][10]~q\);

-- Location: LCCOMB_X58_Y25_N24
\Unit2|tmp_cache[1][0].words[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][11]~feeder_combout\ = \Unit2|tmp_cache~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~55_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][11]~feeder_combout\);

-- Location: FF_X58_Y25_N25
\Unit2|tmp_cache[1][0].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][11]~q\);

-- Location: LCCOMB_X58_Y25_N6
\Unit2|tmp_cache[1][0].words[2][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][12]~feeder_combout\ = \Unit2|tmp_cache~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~56_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][12]~feeder_combout\);

-- Location: FF_X58_Y25_N7
\Unit2|tmp_cache[1][0].words[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][12]~q\);

-- Location: LCCOMB_X58_Y25_N20
\Unit2|tmp_cache[1][0].words[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][13]~feeder_combout\ = \Unit2|tmp_cache~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~57_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][13]~feeder_combout\);

-- Location: FF_X58_Y25_N21
\Unit2|tmp_cache[1][0].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][13]~q\);

-- Location: LCCOMB_X58_Y25_N0
\Unit2|tmp_cache[1][0].words[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[2][15]~feeder_combout\ = \Unit2|tmp_cache~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~59_combout\,
	combout => \Unit2|tmp_cache[1][0].words[2][15]~feeder_combout\);

-- Location: FF_X58_Y25_N1
\Unit2|tmp_cache[1][0].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[2][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[2][15]~q\);

-- Location: LCCOMB_X61_Y30_N4
\Unit2|tmp_cache[1][0].words[3][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[3][0]~feeder_combout\ = \Unit2|tmp_cache~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~60_combout\,
	combout => \Unit2|tmp_cache[1][0].words[3][0]~feeder_combout\);

-- Location: FF_X61_Y30_N5
\Unit2|tmp_cache[1][0].words[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[3][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][0]~q\);

-- Location: FF_X59_Y25_N7
\Unit2|tmp_cache[1][0].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~61_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][1]~q\);

-- Location: FF_X61_Y30_N15
\Unit2|tmp_cache[1][0].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~62_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][2]~q\);

-- Location: FF_X61_Y30_N19
\Unit2|tmp_cache[1][0].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~64_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][4]~q\);

-- Location: LCCOMB_X62_Y31_N12
\Unit2|tmp_cache[1][0].words[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[3][6]~feeder_combout\ = \Unit2|tmp_cache~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~66_combout\,
	combout => \Unit2|tmp_cache[1][0].words[3][6]~feeder_combout\);

-- Location: FF_X62_Y31_N13
\Unit2|tmp_cache[1][0].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[3][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][6]~q\);

-- Location: FF_X57_Y26_N25
\Unit2|tmp_cache[1][0].words[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~68_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][8]~q\);

-- Location: FF_X57_Y26_N11
\Unit2|tmp_cache[1][0].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~69_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][9]~q\);

-- Location: FF_X57_Y26_N15
\Unit2|tmp_cache[1][0].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~71_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][11]~q\);

-- Location: FF_X59_Y25_N13
\Unit2|tmp_cache[1][0].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~73_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][13]~q\);

-- Location: LCCOMB_X59_Y25_N2
\Unit2|tmp_cache[1][0].words[3][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[1][0].words[3][15]~feeder_combout\ = \Unit2|tmp_cache~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~75_combout\,
	combout => \Unit2|tmp_cache[1][0].words[3][15]~feeder_combout\);

-- Location: FF_X59_Y25_N3
\Unit2|tmp_cache[1][0].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[1][0].words[3][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[1][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[1][0].words[3][15]~q\);

-- Location: LCCOMB_X67_Y24_N2
\Unit2|tmp_cache[2][0].tag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[1]~feeder_combout\ = \Unit2|tmp_cache~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~9_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[1]~feeder_combout\);

-- Location: FF_X67_Y24_N3
\Unit2|tmp_cache[2][0].tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].tag[1]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(1));

-- Location: LCCOMB_X67_Y24_N28
\Unit2|tmp_cache[2][0].tag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[4]~feeder_combout\ = \Unit2|tmp_cache~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~76_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[4]~feeder_combout\);

-- Location: FF_X67_Y24_N29
\Unit2|tmp_cache[2][0].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].tag[4]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(4));

-- Location: LCCOMB_X67_Y24_N26
\Unit2|tmp_cache[2][0].tag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[5]~feeder_combout\ = \Unit2|tmp_cache~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~77_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[5]~feeder_combout\);

-- Location: FF_X67_Y24_N27
\Unit2|tmp_cache[2][0].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].tag[5]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(5));

-- Location: LCCOMB_X67_Y24_N24
\Unit2|tmp_cache[2][0].tag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].tag[6]~feeder_combout\ = \Unit2|tmp_cache~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~78_combout\,
	combout => \Unit2|tmp_cache[2][0].tag[6]~feeder_combout\);

-- Location: FF_X67_Y24_N25
\Unit2|tmp_cache[2][0].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].tag[6]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].tag[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].tag\(6));

-- Location: FF_X61_Y31_N31
\Unit2|tmp_cache[2][0].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~13_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][1]~q\);

-- Location: FF_X61_Y31_N21
\Unit2|tmp_cache[2][0].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~14_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][2]~q\);

-- Location: FF_X61_Y31_N13
\Unit2|tmp_cache[2][0].words[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~18_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][6]~q\);

-- Location: FF_X61_Y31_N19
\Unit2|tmp_cache[2][0].words[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~19_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][7]~q\);

-- Location: FF_X55_Y28_N23
\Unit2|tmp_cache[2][0].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~21_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][9]~q\);

-- Location: FF_X55_Y28_N7
\Unit2|tmp_cache[2][0].words[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~23_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][11]~q\);

-- Location: FF_X55_Y28_N1
\Unit2|tmp_cache[2][0].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~26_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[0][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[0][14]~q\);

-- Location: LCCOMB_X63_Y30_N26
\Unit2|tmp_cache[2][0].words[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][1]~feeder_combout\ = \Unit2|tmp_cache~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~29_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][1]~feeder_combout\);

-- Location: FF_X63_Y30_N27
\Unit2|tmp_cache[2][0].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][1]~q\);

-- Location: LCCOMB_X63_Y30_N12
\Unit2|tmp_cache[2][0].words[1][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][2]~feeder_combout\ = \Unit2|tmp_cache~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~30_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][2]~feeder_combout\);

-- Location: FF_X63_Y30_N13
\Unit2|tmp_cache[2][0].words[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][2]~q\);

-- Location: LCCOMB_X63_Y30_N8
\Unit2|tmp_cache[2][0].words[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][6]~feeder_combout\ = \Unit2|tmp_cache~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~34_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][6]~feeder_combout\);

-- Location: FF_X63_Y30_N9
\Unit2|tmp_cache[2][0].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][6]~q\);

-- Location: LCCOMB_X60_Y30_N8
\Unit2|tmp_cache[2][0].words[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][7]~feeder_combout\ = \Unit2|tmp_cache~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~35_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][7]~feeder_combout\);

-- Location: FF_X60_Y30_N9
\Unit2|tmp_cache[2][0].words[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][7]~q\);

-- Location: LCCOMB_X60_Y30_N18
\Unit2|tmp_cache[2][0].words[1][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][8]~feeder_combout\ = \Unit2|tmp_cache~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~36_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][8]~feeder_combout\);

-- Location: FF_X60_Y30_N19
\Unit2|tmp_cache[2][0].words[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][8]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][8]~q\);

-- Location: LCCOMB_X60_Y30_N0
\Unit2|tmp_cache[2][0].words[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][9]~feeder_combout\ = \Unit2|tmp_cache~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~37_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][9]~feeder_combout\);

-- Location: FF_X60_Y30_N1
\Unit2|tmp_cache[2][0].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][9]~q\);

-- Location: LCCOMB_X60_Y30_N2
\Unit2|tmp_cache[2][0].words[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][10]~feeder_combout\ = \Unit2|tmp_cache~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~38_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][10]~feeder_combout\);

-- Location: FF_X60_Y30_N3
\Unit2|tmp_cache[2][0].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][10]~q\);

-- Location: LCCOMB_X60_Y30_N20
\Unit2|tmp_cache[2][0].words[1][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][11]~feeder_combout\ = \Unit2|tmp_cache~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~39_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][11]~feeder_combout\);

-- Location: FF_X60_Y30_N21
\Unit2|tmp_cache[2][0].words[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][11]~q\);

-- Location: LCCOMB_X63_Y30_N6
\Unit2|tmp_cache[2][0].words[1][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][12]~feeder_combout\ = \Unit2|tmp_cache~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~40_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][12]~feeder_combout\);

-- Location: FF_X63_Y30_N7
\Unit2|tmp_cache[2][0].words[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][12]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][12]~q\);

-- Location: LCCOMB_X60_Y30_N14
\Unit2|tmp_cache[2][0].words[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][13]~feeder_combout\ = \Unit2|tmp_cache~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~41_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][13]~feeder_combout\);

-- Location: FF_X60_Y30_N15
\Unit2|tmp_cache[2][0].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][13]~q\);

-- Location: LCCOMB_X60_Y30_N28
\Unit2|tmp_cache[2][0].words[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][14]~feeder_combout\ = \Unit2|tmp_cache~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~42_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][14]~feeder_combout\);

-- Location: FF_X60_Y30_N29
\Unit2|tmp_cache[2][0].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][14]~q\);

-- Location: LCCOMB_X60_Y30_N10
\Unit2|tmp_cache[2][0].words[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[1][15]~feeder_combout\ = \Unit2|tmp_cache~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~43_combout\,
	combout => \Unit2|tmp_cache[2][0].words[1][15]~feeder_combout\);

-- Location: FF_X60_Y30_N11
\Unit2|tmp_cache[2][0].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[1][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[1][15]~q\);

-- Location: FF_X61_Y29_N9
\Unit2|tmp_cache[2][0].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~46_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][2]~q\);

-- Location: LCCOMB_X61_Y29_N2
\Unit2|tmp_cache[2][0].words[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][3]~feeder_combout\ = \Unit2|tmp_cache~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~47_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][3]~feeder_combout\);

-- Location: FF_X61_Y29_N3
\Unit2|tmp_cache[2][0].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][3]~q\);

-- Location: LCCOMB_X61_Y29_N10
\Unit2|tmp_cache[2][0].words[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][5]~feeder_combout\ = \Unit2|tmp_cache~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~49_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][5]~feeder_combout\);

-- Location: FF_X61_Y29_N11
\Unit2|tmp_cache[2][0].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][5]~q\);

-- Location: FF_X61_Y29_N5
\Unit2|tmp_cache[2][0].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~50_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][6]~q\);

-- Location: LCCOMB_X58_Y28_N18
\Unit2|tmp_cache[2][0].words[2][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][7]~feeder_combout\ = \Unit2|tmp_cache~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~51_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][7]~feeder_combout\);

-- Location: FF_X58_Y28_N19
\Unit2|tmp_cache[2][0].words[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][7]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][7]~q\);

-- Location: LCCOMB_X58_Y28_N26
\Unit2|tmp_cache[2][0].words[2][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][11]~feeder_combout\ = \Unit2|tmp_cache~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~55_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][11]~feeder_combout\);

-- Location: FF_X58_Y28_N27
\Unit2|tmp_cache[2][0].words[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][11]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][11]~q\);

-- Location: LCCOMB_X58_Y28_N14
\Unit2|tmp_cache[2][0].words[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][13]~feeder_combout\ = \Unit2|tmp_cache~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~57_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][13]~feeder_combout\);

-- Location: FF_X58_Y28_N15
\Unit2|tmp_cache[2][0].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][13]~q\);

-- Location: FF_X58_Y28_N13
\Unit2|tmp_cache[2][0].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~58_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][14]~q\);

-- Location: LCCOMB_X58_Y28_N6
\Unit2|tmp_cache[2][0].words[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[2][15]~feeder_combout\ = \Unit2|tmp_cache~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~59_combout\,
	combout => \Unit2|tmp_cache[2][0].words[2][15]~feeder_combout\);

-- Location: FF_X58_Y28_N7
\Unit2|tmp_cache[2][0].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[2][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[2][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[2][15]~q\);

-- Location: LCCOMB_X61_Y31_N16
\Unit2|tmp_cache[2][0].words[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][2]~feeder_combout\ = \Unit2|tmp_cache~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~62_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][2]~feeder_combout\);

-- Location: FF_X61_Y31_N17
\Unit2|tmp_cache[2][0].words[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][2]~q\);

-- Location: LCCOMB_X61_Y31_N4
\Unit2|tmp_cache[2][0].words[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][4]~feeder_combout\ = \Unit2|tmp_cache~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~64_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][4]~feeder_combout\);

-- Location: FF_X61_Y31_N5
\Unit2|tmp_cache[2][0].words[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][4]~q\);

-- Location: LCCOMB_X61_Y31_N24
\Unit2|tmp_cache[2][0].words[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][6]~feeder_combout\ = \Unit2|tmp_cache~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~66_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][6]~feeder_combout\);

-- Location: FF_X61_Y31_N25
\Unit2|tmp_cache[2][0].words[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][6]~q\);

-- Location: FF_X61_Y31_N23
\Unit2|tmp_cache[2][0].words[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~67_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][7]~q\);

-- Location: FF_X55_Y28_N31
\Unit2|tmp_cache[2][0].words[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~71_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][11]~q\);

-- Location: LCCOMB_X55_Y28_N12
\Unit2|tmp_cache[2][0].words[3][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[2][0].words[3][14]~feeder_combout\ = \Unit2|tmp_cache~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~74_combout\,
	combout => \Unit2|tmp_cache[2][0].words[3][14]~feeder_combout\);

-- Location: FF_X55_Y28_N13
\Unit2|tmp_cache[2][0].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[2][0].words[3][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[2][0].words[3][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[2][0].words[3][14]~q\);

-- Location: FF_X66_Y24_N9
\Unit2|tmp_cache[3][0].tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache~10_combout\,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(2));

-- Location: LCCOMB_X66_Y24_N30
\Unit2|tmp_cache[3][0].tag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].tag[3]~feeder_combout\ = \Unit2|tmp_cache~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~11_combout\,
	combout => \Unit2|tmp_cache[3][0].tag[3]~feeder_combout\);

-- Location: FF_X66_Y24_N31
\Unit2|tmp_cache[3][0].tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].tag[3]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(3));

-- Location: FF_X67_Y25_N29
\Unit2|tmp_cache[3][0].tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~76_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(4));

-- Location: FF_X67_Y25_N19
\Unit2|tmp_cache[3][0].tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~77_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(5));

-- Location: FF_X67_Y25_N13
\Unit2|tmp_cache[3][0].tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~78_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].tag[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].tag\(6));

-- Location: LCCOMB_X61_Y26_N22
\Unit2|tmp_cache[3][0].words[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][1]~feeder_combout\ = \Unit2|tmp_cache~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~13_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][1]~feeder_combout\);

-- Location: FF_X61_Y26_N23
\Unit2|tmp_cache[3][0].words[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[0][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][1]~q\);

-- Location: LCCOMB_X61_Y26_N16
\Unit2|tmp_cache[3][0].words[0][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][2]~feeder_combout\ = \Unit2|tmp_cache~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~14_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][2]~feeder_combout\);

-- Location: FF_X61_Y26_N17
\Unit2|tmp_cache[3][0].words[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[0][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][2]~q\);

-- Location: FF_X61_Y26_N11
\Unit2|tmp_cache[3][0].words[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~15_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][3]~q\);

-- Location: FF_X61_Y26_N13
\Unit2|tmp_cache[3][0].words[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~16_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][4]~q\);

-- Location: FF_X61_Y26_N3
\Unit2|tmp_cache[3][0].words[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~17_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][5]~q\);

-- Location: FF_X57_Y29_N29
\Unit2|tmp_cache[3][0].words[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~21_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][9]~q\);

-- Location: FF_X57_Y29_N3
\Unit2|tmp_cache[3][0].words[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~22_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][10]~q\);

-- Location: FF_X57_Y29_N17
\Unit2|tmp_cache[3][0].words[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~25_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][13]~q\);

-- Location: LCCOMB_X60_Y26_N0
\Unit2|tmp_cache[3][0].words[0][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][14]~feeder_combout\ = \Unit2|tmp_cache~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~26_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][14]~feeder_combout\);

-- Location: FF_X60_Y26_N1
\Unit2|tmp_cache[3][0].words[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[0][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][14]~q\);

-- Location: LCCOMB_X60_Y26_N30
\Unit2|tmp_cache[3][0].words[0][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[0][15]~feeder_combout\ = \Unit2|tmp_cache~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~27_combout\,
	combout => \Unit2|tmp_cache[3][0].words[0][15]~feeder_combout\);

-- Location: FF_X60_Y26_N31
\Unit2|tmp_cache[3][0].words[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[0][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[0][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[0][15]~q\);

-- Location: LCCOMB_X63_Y31_N26
\Unit2|tmp_cache[3][0].words[1][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][1]~feeder_combout\ = \Unit2|tmp_cache~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~29_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][1]~feeder_combout\);

-- Location: FF_X63_Y31_N27
\Unit2|tmp_cache[3][0].words[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][1]~q\);

-- Location: LCCOMB_X63_Y31_N10
\Unit2|tmp_cache[3][0].words[1][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][3]~feeder_combout\ = \Unit2|tmp_cache~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~31_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][3]~feeder_combout\);

-- Location: FF_X63_Y31_N11
\Unit2|tmp_cache[3][0].words[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][3]~q\);

-- Location: LCCOMB_X63_Y31_N30
\Unit2|tmp_cache[3][0].words[1][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][5]~feeder_combout\ = \Unit2|tmp_cache~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~33_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][5]~feeder_combout\);

-- Location: FF_X63_Y31_N31
\Unit2|tmp_cache[3][0].words[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][5]~q\);

-- Location: LCCOMB_X63_Y31_N8
\Unit2|tmp_cache[3][0].words[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][6]~feeder_combout\ = \Unit2|tmp_cache~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~34_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][6]~feeder_combout\);

-- Location: FF_X63_Y31_N9
\Unit2|tmp_cache[3][0].words[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][6]~q\);

-- Location: LCCOMB_X59_Y30_N18
\Unit2|tmp_cache[3][0].words[1][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][9]~feeder_combout\ = \Unit2|tmp_cache~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~37_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][9]~feeder_combout\);

-- Location: FF_X59_Y30_N19
\Unit2|tmp_cache[3][0].words[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][9]~q\);

-- Location: LCCOMB_X59_Y30_N20
\Unit2|tmp_cache[3][0].words[1][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][10]~feeder_combout\ = \Unit2|tmp_cache~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~38_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][10]~feeder_combout\);

-- Location: FF_X59_Y30_N21
\Unit2|tmp_cache[3][0].words[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][10]~q\);

-- Location: LCCOMB_X59_Y30_N22
\Unit2|tmp_cache[3][0].words[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][13]~feeder_combout\ = \Unit2|tmp_cache~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~41_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][13]~feeder_combout\);

-- Location: FF_X59_Y30_N23
\Unit2|tmp_cache[3][0].words[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][13]~q\);

-- Location: LCCOMB_X60_Y31_N28
\Unit2|tmp_cache[3][0].words[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][14]~feeder_combout\ = \Unit2|tmp_cache~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~42_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][14]~feeder_combout\);

-- Location: FF_X60_Y31_N29
\Unit2|tmp_cache[3][0].words[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][14]~q\);

-- Location: LCCOMB_X59_Y30_N8
\Unit2|tmp_cache[3][0].words[1][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[1][15]~feeder_combout\ = \Unit2|tmp_cache~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~43_combout\,
	combout => \Unit2|tmp_cache[3][0].words[1][15]~feeder_combout\);

-- Location: FF_X59_Y30_N9
\Unit2|tmp_cache[3][0].words[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[1][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[1][15]~q\);

-- Location: LCCOMB_X58_Y25_N18
\Unit2|tmp_cache[3][0].words[2][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][0]~feeder_combout\ = \Unit2|tmp_cache~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~44_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][0]~feeder_combout\);

-- Location: FF_X58_Y25_N19
\Unit2|tmp_cache[3][0].words[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][0]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][0]~q\);

-- Location: LCCOMB_X63_Y24_N28
\Unit2|tmp_cache[3][0].words[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][1]~feeder_combout\ = \Unit2|tmp_cache~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~45_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][1]~feeder_combout\);

-- Location: FF_X63_Y24_N29
\Unit2|tmp_cache[3][0].words[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][1]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][1]~q\);

-- Location: LCCOMB_X57_Y27_N30
\Unit2|tmp_cache[3][0].words[2][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][2]~feeder_combout\ = \Unit2|tmp_cache~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~46_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][2]~feeder_combout\);

-- Location: FF_X57_Y27_N31
\Unit2|tmp_cache[3][0].words[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][2]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][2]~q\);

-- Location: LCCOMB_X57_Y27_N0
\Unit2|tmp_cache[3][0].words[2][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][3]~feeder_combout\ = \Unit2|tmp_cache~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~47_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][3]~feeder_combout\);

-- Location: FF_X57_Y27_N1
\Unit2|tmp_cache[3][0].words[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][3]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][3]~q\);

-- Location: LCCOMB_X57_Y27_N22
\Unit2|tmp_cache[3][0].words[2][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][4]~feeder_combout\ = \Unit2|tmp_cache~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~48_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][4]~feeder_combout\);

-- Location: FF_X57_Y27_N23
\Unit2|tmp_cache[3][0].words[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][4]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][4]~q\);

-- Location: LCCOMB_X57_Y27_N12
\Unit2|tmp_cache[3][0].words[2][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][5]~feeder_combout\ = \Unit2|tmp_cache~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~49_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][5]~feeder_combout\);

-- Location: FF_X57_Y27_N13
\Unit2|tmp_cache[3][0].words[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][5]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][5]~q\);

-- Location: LCCOMB_X57_Y27_N6
\Unit2|tmp_cache[3][0].words[2][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][6]~feeder_combout\ = \Unit2|tmp_cache~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~50_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][6]~feeder_combout\);

-- Location: FF_X57_Y27_N7
\Unit2|tmp_cache[3][0].words[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][6]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][6]~q\);

-- Location: LCCOMB_X58_Y26_N0
\Unit2|tmp_cache[3][0].words[2][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][9]~feeder_combout\ = \Unit2|tmp_cache~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~53_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][9]~feeder_combout\);

-- Location: FF_X58_Y26_N1
\Unit2|tmp_cache[3][0].words[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][9]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][9]~q\);

-- Location: LCCOMB_X58_Y26_N6
\Unit2|tmp_cache[3][0].words[2][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][10]~feeder_combout\ = \Unit2|tmp_cache~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~54_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][10]~feeder_combout\);

-- Location: FF_X58_Y26_N7
\Unit2|tmp_cache[3][0].words[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][10]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][10]~q\);

-- Location: LCCOMB_X58_Y25_N22
\Unit2|tmp_cache[3][0].words[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][13]~feeder_combout\ = \Unit2|tmp_cache~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~57_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][13]~feeder_combout\);

-- Location: FF_X58_Y25_N23
\Unit2|tmp_cache[3][0].words[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][13]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][13]~q\);

-- Location: LCCOMB_X58_Y26_N10
\Unit2|tmp_cache[3][0].words[2][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][14]~feeder_combout\ = \Unit2|tmp_cache~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~58_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][14]~feeder_combout\);

-- Location: FF_X58_Y26_N11
\Unit2|tmp_cache[3][0].words[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][14]~q\);

-- Location: LCCOMB_X58_Y26_N24
\Unit2|tmp_cache[3][0].words[2][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[2][15]~feeder_combout\ = \Unit2|tmp_cache~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~59_combout\,
	combout => \Unit2|tmp_cache[3][0].words[2][15]~feeder_combout\);

-- Location: FF_X58_Y26_N25
\Unit2|tmp_cache[3][0].words[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[2][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[2][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[2][15]~q\);

-- Location: FF_X61_Y26_N15
\Unit2|tmp_cache[3][0].words[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~61_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][1]~q\);

-- Location: FF_X61_Y26_N27
\Unit2|tmp_cache[3][0].words[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~63_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][3]~q\);

-- Location: FF_X61_Y26_N7
\Unit2|tmp_cache[3][0].words[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~65_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][5]~q\);

-- Location: FF_X57_Y29_N27
\Unit2|tmp_cache[3][0].words[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~69_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][9]~q\);

-- Location: FF_X57_Y29_N5
\Unit2|tmp_cache[3][0].words[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~70_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][10]~q\);

-- Location: FF_X60_Y26_N27
\Unit2|tmp_cache[3][0].words[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	asdata => \Unit2|tmp_cache~73_combout\,
	sload => VCC,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][13]~q\);

-- Location: LCCOMB_X60_Y26_N20
\Unit2|tmp_cache[3][0].words[3][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[3][14]~feeder_combout\ = \Unit2|tmp_cache~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Unit2|tmp_cache~74_combout\,
	combout => \Unit2|tmp_cache[3][0].words[3][14]~feeder_combout\);

-- Location: FF_X60_Y26_N21
\Unit2|tmp_cache[3][0].words[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[3][14]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][14]~q\);

-- Location: LCCOMB_X60_Y26_N14
\Unit2|tmp_cache[3][0].words[3][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Unit2|tmp_cache[3][0].words[3][15]~feeder_combout\ = \Unit2|tmp_cache~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Unit2|tmp_cache~75_combout\,
	combout => \Unit2|tmp_cache[3][0].words[3][15]~feeder_combout\);

-- Location: FF_X60_Y26_N15
\Unit2|tmp_cache[3][0].words[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cpu_clk~inputclkctrl_outclk\,
	d => \Unit2|tmp_cache[3][0].words[3][15]~feeder_combout\,
	ena => \Unit2|tmp_cache[3][0].words[3][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Unit2|tmp_cache[3][0].words[3][15]~q\);

ww_cpu_output(0) <= \cpu_output[0]~output_o\;

ww_cpu_output(1) <= \cpu_output[1]~output_o\;

ww_cpu_output(2) <= \cpu_output[2]~output_o\;

ww_cpu_output(3) <= \cpu_output[3]~output_o\;

ww_cpu_output(4) <= \cpu_output[4]~output_o\;

ww_cpu_output(5) <= \cpu_output[5]~output_o\;

ww_cpu_output(6) <= \cpu_output[6]~output_o\;

ww_cpu_output(7) <= \cpu_output[7]~output_o\;

ww_cpu_output(8) <= \cpu_output[8]~output_o\;

ww_cpu_output(9) <= \cpu_output[9]~output_o\;

ww_cpu_output(10) <= \cpu_output[10]~output_o\;

ww_cpu_output(11) <= \cpu_output[11]~output_o\;

ww_cpu_output(12) <= \cpu_output[12]~output_o\;

ww_cpu_output(13) <= \cpu_output[13]~output_o\;

ww_cpu_output(14) <= \cpu_output[14]~output_o\;

ww_cpu_output(15) <= \cpu_output[15]~output_o\;

ww_D_addr_bus(0) <= \D_addr_bus[0]~output_o\;

ww_D_addr_bus(1) <= \D_addr_bus[1]~output_o\;

ww_D_addr_bus(2) <= \D_addr_bus[2]~output_o\;

ww_D_addr_bus(3) <= \D_addr_bus[3]~output_o\;

ww_D_addr_bus(4) <= \D_addr_bus[4]~output_o\;

ww_D_addr_bus(5) <= \D_addr_bus[5]~output_o\;

ww_D_addr_bus(6) <= \D_addr_bus[6]~output_o\;

ww_D_addr_bus(7) <= \D_addr_bus[7]~output_o\;

ww_D_addr_bus(8) <= \D_addr_bus[8]~output_o\;

ww_D_addr_bus(9) <= \D_addr_bus[9]~output_o\;

ww_D_addr_bus(10) <= \D_addr_bus[10]~output_o\;

ww_D_addr_bus(11) <= \D_addr_bus[11]~output_o\;

ww_D_addr_bus(12) <= \D_addr_bus[12]~output_o\;

ww_D_addr_bus(13) <= \D_addr_bus[13]~output_o\;

ww_D_addr_bus(14) <= \D_addr_bus[14]~output_o\;

ww_D_addr_bus(15) <= \D_addr_bus[15]~output_o\;

ww_D_mdout_bus(0) <= \D_mdout_bus[0]~output_o\;

ww_D_mdout_bus(1) <= \D_mdout_bus[1]~output_o\;

ww_D_mdout_bus(2) <= \D_mdout_bus[2]~output_o\;

ww_D_mdout_bus(3) <= \D_mdout_bus[3]~output_o\;

ww_D_mdout_bus(4) <= \D_mdout_bus[4]~output_o\;

ww_D_mdout_bus(5) <= \D_mdout_bus[5]~output_o\;

ww_D_mdout_bus(6) <= \D_mdout_bus[6]~output_o\;

ww_D_mdout_bus(7) <= \D_mdout_bus[7]~output_o\;

ww_D_mdout_bus(8) <= \D_mdout_bus[8]~output_o\;

ww_D_mdout_bus(9) <= \D_mdout_bus[9]~output_o\;

ww_D_mdout_bus(10) <= \D_mdout_bus[10]~output_o\;

ww_D_mdout_bus(11) <= \D_mdout_bus[11]~output_o\;

ww_D_mdout_bus(12) <= \D_mdout_bus[12]~output_o\;

ww_D_mdout_bus(13) <= \D_mdout_bus[13]~output_o\;

ww_D_mdout_bus(14) <= \D_mdout_bus[14]~output_o\;

ww_D_mdout_bus(15) <= \D_mdout_bus[15]~output_o\;

ww_D_cur_state(0) <= \D_cur_state[0]~output_o\;

ww_D_cur_state(1) <= \D_cur_state[1]~output_o\;

ww_D_cur_state(2) <= \D_cur_state[2]~output_o\;

ww_D_cur_state(3) <= \D_cur_state[3]~output_o\;

ww_D_cur_state(4) <= \D_cur_state[4]~output_o\;

ww_D_cur_state(5) <= \D_cur_state[5]~output_o\;

ww_D_cur_state(6) <= \D_cur_state[6]~output_o\;

ww_D_cur_state(7) <= \D_cur_state[7]~output_o\;

ww_D_main_mem_status <= \D_main_mem_status~output_o\;

ww_D_main_mem_clk <= \D_main_mem_clk~output_o\;

ww_D_main_mem_out(0) <= \D_main_mem_out[0]~output_o\;

ww_D_main_mem_out(1) <= \D_main_mem_out[1]~output_o\;

ww_D_main_mem_out(2) <= \D_main_mem_out[2]~output_o\;

ww_D_main_mem_out(3) <= \D_main_mem_out[3]~output_o\;

ww_D_main_mem_out(4) <= \D_main_mem_out[4]~output_o\;

ww_D_main_mem_out(5) <= \D_main_mem_out[5]~output_o\;

ww_D_main_mem_out(6) <= \D_main_mem_out[6]~output_o\;

ww_D_main_mem_out(7) <= \D_main_mem_out[7]~output_o\;

ww_D_main_mem_out(8) <= \D_main_mem_out[8]~output_o\;

ww_D_main_mem_out(9) <= \D_main_mem_out[9]~output_o\;

ww_D_main_mem_out(10) <= \D_main_mem_out[10]~output_o\;

ww_D_main_mem_out(11) <= \D_main_mem_out[11]~output_o\;

ww_D_main_mem_out(12) <= \D_main_mem_out[12]~output_o\;

ww_D_main_mem_out(13) <= \D_main_mem_out[13]~output_o\;

ww_D_main_mem_out(14) <= \D_main_mem_out[14]~output_o\;

ww_D_main_mem_out(15) <= \D_main_mem_out[15]~output_o\;

ww_D_main_mem_out(16) <= \D_main_mem_out[16]~output_o\;

ww_D_main_mem_out(17) <= \D_main_mem_out[17]~output_o\;

ww_D_main_mem_out(18) <= \D_main_mem_out[18]~output_o\;

ww_D_main_mem_out(19) <= \D_main_mem_out[19]~output_o\;

ww_D_main_mem_out(20) <= \D_main_mem_out[20]~output_o\;

ww_D_main_mem_out(21) <= \D_main_mem_out[21]~output_o\;

ww_D_main_mem_out(22) <= \D_main_mem_out[22]~output_o\;

ww_D_main_mem_out(23) <= \D_main_mem_out[23]~output_o\;

ww_D_main_mem_out(24) <= \D_main_mem_out[24]~output_o\;

ww_D_main_mem_out(25) <= \D_main_mem_out[25]~output_o\;

ww_D_main_mem_out(26) <= \D_main_mem_out[26]~output_o\;

ww_D_main_mem_out(27) <= \D_main_mem_out[27]~output_o\;

ww_D_main_mem_out(28) <= \D_main_mem_out[28]~output_o\;

ww_D_main_mem_out(29) <= \D_main_mem_out[29]~output_o\;

ww_D_main_mem_out(30) <= \D_main_mem_out[30]~output_o\;

ww_D_main_mem_out(31) <= \D_main_mem_out[31]~output_o\;

ww_D_main_mem_out(32) <= \D_main_mem_out[32]~output_o\;

ww_D_main_mem_out(33) <= \D_main_mem_out[33]~output_o\;

ww_D_main_mem_out(34) <= \D_main_mem_out[34]~output_o\;

ww_D_main_mem_out(35) <= \D_main_mem_out[35]~output_o\;

ww_D_main_mem_out(36) <= \D_main_mem_out[36]~output_o\;

ww_D_main_mem_out(37) <= \D_main_mem_out[37]~output_o\;

ww_D_main_mem_out(38) <= \D_main_mem_out[38]~output_o\;

ww_D_main_mem_out(39) <= \D_main_mem_out[39]~output_o\;

ww_D_main_mem_out(40) <= \D_main_mem_out[40]~output_o\;

ww_D_main_mem_out(41) <= \D_main_mem_out[41]~output_o\;

ww_D_main_mem_out(42) <= \D_main_mem_out[42]~output_o\;

ww_D_main_mem_out(43) <= \D_main_mem_out[43]~output_o\;

ww_D_main_mem_out(44) <= \D_main_mem_out[44]~output_o\;

ww_D_main_mem_out(45) <= \D_main_mem_out[45]~output_o\;

ww_D_main_mem_out(46) <= \D_main_mem_out[46]~output_o\;

ww_D_main_mem_out(47) <= \D_main_mem_out[47]~output_o\;

ww_D_main_mem_out(48) <= \D_main_mem_out[48]~output_o\;

ww_D_main_mem_out(49) <= \D_main_mem_out[49]~output_o\;

ww_D_main_mem_out(50) <= \D_main_mem_out[50]~output_o\;

ww_D_main_mem_out(51) <= \D_main_mem_out[51]~output_o\;

ww_D_main_mem_out(52) <= \D_main_mem_out[52]~output_o\;

ww_D_main_mem_out(53) <= \D_main_mem_out[53]~output_o\;

ww_D_main_mem_out(54) <= \D_main_mem_out[54]~output_o\;

ww_D_main_mem_out(55) <= \D_main_mem_out[55]~output_o\;

ww_D_main_mem_out(56) <= \D_main_mem_out[56]~output_o\;

ww_D_main_mem_out(57) <= \D_main_mem_out[57]~output_o\;

ww_D_main_mem_out(58) <= \D_main_mem_out[58]~output_o\;

ww_D_main_mem_out(59) <= \D_main_mem_out[59]~output_o\;

ww_D_main_mem_out(60) <= \D_main_mem_out[60]~output_o\;

ww_D_main_mem_out(61) <= \D_main_mem_out[61]~output_o\;

ww_D_main_mem_out(62) <= \D_main_mem_out[62]~output_o\;

ww_D_main_mem_out(63) <= \D_main_mem_out[63]~output_o\;

ww_D_cache_set0_line0_tag(0) <= \D_cache_set0_line0_tag[0]~output_o\;

ww_D_cache_set0_line0_tag(1) <= \D_cache_set0_line0_tag[1]~output_o\;

ww_D_cache_set0_line0_tag(2) <= \D_cache_set0_line0_tag[2]~output_o\;

ww_D_cache_set0_line0_tag(3) <= \D_cache_set0_line0_tag[3]~output_o\;

ww_D_cache_set0_line0_tag(4) <= \D_cache_set0_line0_tag[4]~output_o\;

ww_D_cache_set0_line0_tag(5) <= \D_cache_set0_line0_tag[5]~output_o\;

ww_D_cache_set0_line0_tag(6) <= \D_cache_set0_line0_tag[6]~output_o\;

ww_D_cache_set0_line0_tag(7) <= \D_cache_set0_line0_tag[7]~output_o\;

ww_D_cache_set0_line0_word0(0) <= \D_cache_set0_line0_word0[0]~output_o\;

ww_D_cache_set0_line0_word0(1) <= \D_cache_set0_line0_word0[1]~output_o\;

ww_D_cache_set0_line0_word0(2) <= \D_cache_set0_line0_word0[2]~output_o\;

ww_D_cache_set0_line0_word0(3) <= \D_cache_set0_line0_word0[3]~output_o\;

ww_D_cache_set0_line0_word0(4) <= \D_cache_set0_line0_word0[4]~output_o\;

ww_D_cache_set0_line0_word0(5) <= \D_cache_set0_line0_word0[5]~output_o\;

ww_D_cache_set0_line0_word0(6) <= \D_cache_set0_line0_word0[6]~output_o\;

ww_D_cache_set0_line0_word0(7) <= \D_cache_set0_line0_word0[7]~output_o\;

ww_D_cache_set0_line0_word0(8) <= \D_cache_set0_line0_word0[8]~output_o\;

ww_D_cache_set0_line0_word0(9) <= \D_cache_set0_line0_word0[9]~output_o\;

ww_D_cache_set0_line0_word0(10) <= \D_cache_set0_line0_word0[10]~output_o\;

ww_D_cache_set0_line0_word0(11) <= \D_cache_set0_line0_word0[11]~output_o\;

ww_D_cache_set0_line0_word0(12) <= \D_cache_set0_line0_word0[12]~output_o\;

ww_D_cache_set0_line0_word0(13) <= \D_cache_set0_line0_word0[13]~output_o\;

ww_D_cache_set0_line0_word0(14) <= \D_cache_set0_line0_word0[14]~output_o\;

ww_D_cache_set0_line0_word0(15) <= \D_cache_set0_line0_word0[15]~output_o\;

ww_D_cache_set0_line0_word1(0) <= \D_cache_set0_line0_word1[0]~output_o\;

ww_D_cache_set0_line0_word1(1) <= \D_cache_set0_line0_word1[1]~output_o\;

ww_D_cache_set0_line0_word1(2) <= \D_cache_set0_line0_word1[2]~output_o\;

ww_D_cache_set0_line0_word1(3) <= \D_cache_set0_line0_word1[3]~output_o\;

ww_D_cache_set0_line0_word1(4) <= \D_cache_set0_line0_word1[4]~output_o\;

ww_D_cache_set0_line0_word1(5) <= \D_cache_set0_line0_word1[5]~output_o\;

ww_D_cache_set0_line0_word1(6) <= \D_cache_set0_line0_word1[6]~output_o\;

ww_D_cache_set0_line0_word1(7) <= \D_cache_set0_line0_word1[7]~output_o\;

ww_D_cache_set0_line0_word1(8) <= \D_cache_set0_line0_word1[8]~output_o\;

ww_D_cache_set0_line0_word1(9) <= \D_cache_set0_line0_word1[9]~output_o\;

ww_D_cache_set0_line0_word1(10) <= \D_cache_set0_line0_word1[10]~output_o\;

ww_D_cache_set0_line0_word1(11) <= \D_cache_set0_line0_word1[11]~output_o\;

ww_D_cache_set0_line0_word1(12) <= \D_cache_set0_line0_word1[12]~output_o\;

ww_D_cache_set0_line0_word1(13) <= \D_cache_set0_line0_word1[13]~output_o\;

ww_D_cache_set0_line0_word1(14) <= \D_cache_set0_line0_word1[14]~output_o\;

ww_D_cache_set0_line0_word1(15) <= \D_cache_set0_line0_word1[15]~output_o\;

ww_D_cache_set0_line0_word2(0) <= \D_cache_set0_line0_word2[0]~output_o\;

ww_D_cache_set0_line0_word2(1) <= \D_cache_set0_line0_word2[1]~output_o\;

ww_D_cache_set0_line0_word2(2) <= \D_cache_set0_line0_word2[2]~output_o\;

ww_D_cache_set0_line0_word2(3) <= \D_cache_set0_line0_word2[3]~output_o\;

ww_D_cache_set0_line0_word2(4) <= \D_cache_set0_line0_word2[4]~output_o\;

ww_D_cache_set0_line0_word2(5) <= \D_cache_set0_line0_word2[5]~output_o\;

ww_D_cache_set0_line0_word2(6) <= \D_cache_set0_line0_word2[6]~output_o\;

ww_D_cache_set0_line0_word2(7) <= \D_cache_set0_line0_word2[7]~output_o\;

ww_D_cache_set0_line0_word2(8) <= \D_cache_set0_line0_word2[8]~output_o\;

ww_D_cache_set0_line0_word2(9) <= \D_cache_set0_line0_word2[9]~output_o\;

ww_D_cache_set0_line0_word2(10) <= \D_cache_set0_line0_word2[10]~output_o\;

ww_D_cache_set0_line0_word2(11) <= \D_cache_set0_line0_word2[11]~output_o\;

ww_D_cache_set0_line0_word2(12) <= \D_cache_set0_line0_word2[12]~output_o\;

ww_D_cache_set0_line0_word2(13) <= \D_cache_set0_line0_word2[13]~output_o\;

ww_D_cache_set0_line0_word2(14) <= \D_cache_set0_line0_word2[14]~output_o\;

ww_D_cache_set0_line0_word2(15) <= \D_cache_set0_line0_word2[15]~output_o\;

ww_D_cache_set0_line0_word3(0) <= \D_cache_set0_line0_word3[0]~output_o\;

ww_D_cache_set0_line0_word3(1) <= \D_cache_set0_line0_word3[1]~output_o\;

ww_D_cache_set0_line0_word3(2) <= \D_cache_set0_line0_word3[2]~output_o\;

ww_D_cache_set0_line0_word3(3) <= \D_cache_set0_line0_word3[3]~output_o\;

ww_D_cache_set0_line0_word3(4) <= \D_cache_set0_line0_word3[4]~output_o\;

ww_D_cache_set0_line0_word3(5) <= \D_cache_set0_line0_word3[5]~output_o\;

ww_D_cache_set0_line0_word3(6) <= \D_cache_set0_line0_word3[6]~output_o\;

ww_D_cache_set0_line0_word3(7) <= \D_cache_set0_line0_word3[7]~output_o\;

ww_D_cache_set0_line0_word3(8) <= \D_cache_set0_line0_word3[8]~output_o\;

ww_D_cache_set0_line0_word3(9) <= \D_cache_set0_line0_word3[9]~output_o\;

ww_D_cache_set0_line0_word3(10) <= \D_cache_set0_line0_word3[10]~output_o\;

ww_D_cache_set0_line0_word3(11) <= \D_cache_set0_line0_word3[11]~output_o\;

ww_D_cache_set0_line0_word3(12) <= \D_cache_set0_line0_word3[12]~output_o\;

ww_D_cache_set0_line0_word3(13) <= \D_cache_set0_line0_word3[13]~output_o\;

ww_D_cache_set0_line0_word3(14) <= \D_cache_set0_line0_word3[14]~output_o\;

ww_D_cache_set0_line0_word3(15) <= \D_cache_set0_line0_word3[15]~output_o\;

ww_D_cache_set0_line1_tag(0) <= \D_cache_set0_line1_tag[0]~output_o\;

ww_D_cache_set0_line1_tag(1) <= \D_cache_set0_line1_tag[1]~output_o\;

ww_D_cache_set0_line1_tag(2) <= \D_cache_set0_line1_tag[2]~output_o\;

ww_D_cache_set0_line1_tag(3) <= \D_cache_set0_line1_tag[3]~output_o\;

ww_D_cache_set0_line1_tag(4) <= \D_cache_set0_line1_tag[4]~output_o\;

ww_D_cache_set0_line1_tag(5) <= \D_cache_set0_line1_tag[5]~output_o\;

ww_D_cache_set0_line1_tag(6) <= \D_cache_set0_line1_tag[6]~output_o\;

ww_D_cache_set0_line1_tag(7) <= \D_cache_set0_line1_tag[7]~output_o\;

ww_D_cache_set0_line1_word0(0) <= \D_cache_set0_line1_word0[0]~output_o\;

ww_D_cache_set0_line1_word0(1) <= \D_cache_set0_line1_word0[1]~output_o\;

ww_D_cache_set0_line1_word0(2) <= \D_cache_set0_line1_word0[2]~output_o\;

ww_D_cache_set0_line1_word0(3) <= \D_cache_set0_line1_word0[3]~output_o\;

ww_D_cache_set0_line1_word0(4) <= \D_cache_set0_line1_word0[4]~output_o\;

ww_D_cache_set0_line1_word0(5) <= \D_cache_set0_line1_word0[5]~output_o\;

ww_D_cache_set0_line1_word0(6) <= \D_cache_set0_line1_word0[6]~output_o\;

ww_D_cache_set0_line1_word0(7) <= \D_cache_set0_line1_word0[7]~output_o\;

ww_D_cache_set0_line1_word0(8) <= \D_cache_set0_line1_word0[8]~output_o\;

ww_D_cache_set0_line1_word0(9) <= \D_cache_set0_line1_word0[9]~output_o\;

ww_D_cache_set0_line1_word0(10) <= \D_cache_set0_line1_word0[10]~output_o\;

ww_D_cache_set0_line1_word0(11) <= \D_cache_set0_line1_word0[11]~output_o\;

ww_D_cache_set0_line1_word0(12) <= \D_cache_set0_line1_word0[12]~output_o\;

ww_D_cache_set0_line1_word0(13) <= \D_cache_set0_line1_word0[13]~output_o\;

ww_D_cache_set0_line1_word0(14) <= \D_cache_set0_line1_word0[14]~output_o\;

ww_D_cache_set0_line1_word0(15) <= \D_cache_set0_line1_word0[15]~output_o\;

ww_D_cache_set0_line1_word1(0) <= \D_cache_set0_line1_word1[0]~output_o\;

ww_D_cache_set0_line1_word1(1) <= \D_cache_set0_line1_word1[1]~output_o\;

ww_D_cache_set0_line1_word1(2) <= \D_cache_set0_line1_word1[2]~output_o\;

ww_D_cache_set0_line1_word1(3) <= \D_cache_set0_line1_word1[3]~output_o\;

ww_D_cache_set0_line1_word1(4) <= \D_cache_set0_line1_word1[4]~output_o\;

ww_D_cache_set0_line1_word1(5) <= \D_cache_set0_line1_word1[5]~output_o\;

ww_D_cache_set0_line1_word1(6) <= \D_cache_set0_line1_word1[6]~output_o\;

ww_D_cache_set0_line1_word1(7) <= \D_cache_set0_line1_word1[7]~output_o\;

ww_D_cache_set0_line1_word1(8) <= \D_cache_set0_line1_word1[8]~output_o\;

ww_D_cache_set0_line1_word1(9) <= \D_cache_set0_line1_word1[9]~output_o\;

ww_D_cache_set0_line1_word1(10) <= \D_cache_set0_line1_word1[10]~output_o\;

ww_D_cache_set0_line1_word1(11) <= \D_cache_set0_line1_word1[11]~output_o\;

ww_D_cache_set0_line1_word1(12) <= \D_cache_set0_line1_word1[12]~output_o\;

ww_D_cache_set0_line1_word1(13) <= \D_cache_set0_line1_word1[13]~output_o\;

ww_D_cache_set0_line1_word1(14) <= \D_cache_set0_line1_word1[14]~output_o\;

ww_D_cache_set0_line1_word1(15) <= \D_cache_set0_line1_word1[15]~output_o\;

ww_D_cache_set0_line1_word2(0) <= \D_cache_set0_line1_word2[0]~output_o\;

ww_D_cache_set0_line1_word2(1) <= \D_cache_set0_line1_word2[1]~output_o\;

ww_D_cache_set0_line1_word2(2) <= \D_cache_set0_line1_word2[2]~output_o\;

ww_D_cache_set0_line1_word2(3) <= \D_cache_set0_line1_word2[3]~output_o\;

ww_D_cache_set0_line1_word2(4) <= \D_cache_set0_line1_word2[4]~output_o\;

ww_D_cache_set0_line1_word2(5) <= \D_cache_set0_line1_word2[5]~output_o\;

ww_D_cache_set0_line1_word2(6) <= \D_cache_set0_line1_word2[6]~output_o\;

ww_D_cache_set0_line1_word2(7) <= \D_cache_set0_line1_word2[7]~output_o\;

ww_D_cache_set0_line1_word2(8) <= \D_cache_set0_line1_word2[8]~output_o\;

ww_D_cache_set0_line1_word2(9) <= \D_cache_set0_line1_word2[9]~output_o\;

ww_D_cache_set0_line1_word2(10) <= \D_cache_set0_line1_word2[10]~output_o\;

ww_D_cache_set0_line1_word2(11) <= \D_cache_set0_line1_word2[11]~output_o\;

ww_D_cache_set0_line1_word2(12) <= \D_cache_set0_line1_word2[12]~output_o\;

ww_D_cache_set0_line1_word2(13) <= \D_cache_set0_line1_word2[13]~output_o\;

ww_D_cache_set0_line1_word2(14) <= \D_cache_set0_line1_word2[14]~output_o\;

ww_D_cache_set0_line1_word2(15) <= \D_cache_set0_line1_word2[15]~output_o\;

ww_D_cache_set0_line1_word3(0) <= \D_cache_set0_line1_word3[0]~output_o\;

ww_D_cache_set0_line1_word3(1) <= \D_cache_set0_line1_word3[1]~output_o\;

ww_D_cache_set0_line1_word3(2) <= \D_cache_set0_line1_word3[2]~output_o\;

ww_D_cache_set0_line1_word3(3) <= \D_cache_set0_line1_word3[3]~output_o\;

ww_D_cache_set0_line1_word3(4) <= \D_cache_set0_line1_word3[4]~output_o\;

ww_D_cache_set0_line1_word3(5) <= \D_cache_set0_line1_word3[5]~output_o\;

ww_D_cache_set0_line1_word3(6) <= \D_cache_set0_line1_word3[6]~output_o\;

ww_D_cache_set0_line1_word3(7) <= \D_cache_set0_line1_word3[7]~output_o\;

ww_D_cache_set0_line1_word3(8) <= \D_cache_set0_line1_word3[8]~output_o\;

ww_D_cache_set0_line1_word3(9) <= \D_cache_set0_line1_word3[9]~output_o\;

ww_D_cache_set0_line1_word3(10) <= \D_cache_set0_line1_word3[10]~output_o\;

ww_D_cache_set0_line1_word3(11) <= \D_cache_set0_line1_word3[11]~output_o\;

ww_D_cache_set0_line1_word3(12) <= \D_cache_set0_line1_word3[12]~output_o\;

ww_D_cache_set0_line1_word3(13) <= \D_cache_set0_line1_word3[13]~output_o\;

ww_D_cache_set0_line1_word3(14) <= \D_cache_set0_line1_word3[14]~output_o\;

ww_D_cache_set0_line1_word3(15) <= \D_cache_set0_line1_word3[15]~output_o\;

ww_D_cache_set1_line0_tag(0) <= \D_cache_set1_line0_tag[0]~output_o\;

ww_D_cache_set1_line0_tag(1) <= \D_cache_set1_line0_tag[1]~output_o\;

ww_D_cache_set1_line0_tag(2) <= \D_cache_set1_line0_tag[2]~output_o\;

ww_D_cache_set1_line0_tag(3) <= \D_cache_set1_line0_tag[3]~output_o\;

ww_D_cache_set1_line0_tag(4) <= \D_cache_set1_line0_tag[4]~output_o\;

ww_D_cache_set1_line0_tag(5) <= \D_cache_set1_line0_tag[5]~output_o\;

ww_D_cache_set1_line0_tag(6) <= \D_cache_set1_line0_tag[6]~output_o\;

ww_D_cache_set1_line0_tag(7) <= \D_cache_set1_line0_tag[7]~output_o\;

ww_D_cache_set1_line0_word0(0) <= \D_cache_set1_line0_word0[0]~output_o\;

ww_D_cache_set1_line0_word0(1) <= \D_cache_set1_line0_word0[1]~output_o\;

ww_D_cache_set1_line0_word0(2) <= \D_cache_set1_line0_word0[2]~output_o\;

ww_D_cache_set1_line0_word0(3) <= \D_cache_set1_line0_word0[3]~output_o\;

ww_D_cache_set1_line0_word0(4) <= \D_cache_set1_line0_word0[4]~output_o\;

ww_D_cache_set1_line0_word0(5) <= \D_cache_set1_line0_word0[5]~output_o\;

ww_D_cache_set1_line0_word0(6) <= \D_cache_set1_line0_word0[6]~output_o\;

ww_D_cache_set1_line0_word0(7) <= \D_cache_set1_line0_word0[7]~output_o\;

ww_D_cache_set1_line0_word0(8) <= \D_cache_set1_line0_word0[8]~output_o\;

ww_D_cache_set1_line0_word0(9) <= \D_cache_set1_line0_word0[9]~output_o\;

ww_D_cache_set1_line0_word0(10) <= \D_cache_set1_line0_word0[10]~output_o\;

ww_D_cache_set1_line0_word0(11) <= \D_cache_set1_line0_word0[11]~output_o\;

ww_D_cache_set1_line0_word0(12) <= \D_cache_set1_line0_word0[12]~output_o\;

ww_D_cache_set1_line0_word0(13) <= \D_cache_set1_line0_word0[13]~output_o\;

ww_D_cache_set1_line0_word0(14) <= \D_cache_set1_line0_word0[14]~output_o\;

ww_D_cache_set1_line0_word0(15) <= \D_cache_set1_line0_word0[15]~output_o\;

ww_D_cache_set1_line0_word1(0) <= \D_cache_set1_line0_word1[0]~output_o\;

ww_D_cache_set1_line0_word1(1) <= \D_cache_set1_line0_word1[1]~output_o\;

ww_D_cache_set1_line0_word1(2) <= \D_cache_set1_line0_word1[2]~output_o\;

ww_D_cache_set1_line0_word1(3) <= \D_cache_set1_line0_word1[3]~output_o\;

ww_D_cache_set1_line0_word1(4) <= \D_cache_set1_line0_word1[4]~output_o\;

ww_D_cache_set1_line0_word1(5) <= \D_cache_set1_line0_word1[5]~output_o\;

ww_D_cache_set1_line0_word1(6) <= \D_cache_set1_line0_word1[6]~output_o\;

ww_D_cache_set1_line0_word1(7) <= \D_cache_set1_line0_word1[7]~output_o\;

ww_D_cache_set1_line0_word1(8) <= \D_cache_set1_line0_word1[8]~output_o\;

ww_D_cache_set1_line0_word1(9) <= \D_cache_set1_line0_word1[9]~output_o\;

ww_D_cache_set1_line0_word1(10) <= \D_cache_set1_line0_word1[10]~output_o\;

ww_D_cache_set1_line0_word1(11) <= \D_cache_set1_line0_word1[11]~output_o\;

ww_D_cache_set1_line0_word1(12) <= \D_cache_set1_line0_word1[12]~output_o\;

ww_D_cache_set1_line0_word1(13) <= \D_cache_set1_line0_word1[13]~output_o\;

ww_D_cache_set1_line0_word1(14) <= \D_cache_set1_line0_word1[14]~output_o\;

ww_D_cache_set1_line0_word1(15) <= \D_cache_set1_line0_word1[15]~output_o\;

ww_D_cache_set1_line0_word2(0) <= \D_cache_set1_line0_word2[0]~output_o\;

ww_D_cache_set1_line0_word2(1) <= \D_cache_set1_line0_word2[1]~output_o\;

ww_D_cache_set1_line0_word2(2) <= \D_cache_set1_line0_word2[2]~output_o\;

ww_D_cache_set1_line0_word2(3) <= \D_cache_set1_line0_word2[3]~output_o\;

ww_D_cache_set1_line0_word2(4) <= \D_cache_set1_line0_word2[4]~output_o\;

ww_D_cache_set1_line0_word2(5) <= \D_cache_set1_line0_word2[5]~output_o\;

ww_D_cache_set1_line0_word2(6) <= \D_cache_set1_line0_word2[6]~output_o\;

ww_D_cache_set1_line0_word2(7) <= \D_cache_set1_line0_word2[7]~output_o\;

ww_D_cache_set1_line0_word2(8) <= \D_cache_set1_line0_word2[8]~output_o\;

ww_D_cache_set1_line0_word2(9) <= \D_cache_set1_line0_word2[9]~output_o\;

ww_D_cache_set1_line0_word2(10) <= \D_cache_set1_line0_word2[10]~output_o\;

ww_D_cache_set1_line0_word2(11) <= \D_cache_set1_line0_word2[11]~output_o\;

ww_D_cache_set1_line0_word2(12) <= \D_cache_set1_line0_word2[12]~output_o\;

ww_D_cache_set1_line0_word2(13) <= \D_cache_set1_line0_word2[13]~output_o\;

ww_D_cache_set1_line0_word2(14) <= \D_cache_set1_line0_word2[14]~output_o\;

ww_D_cache_set1_line0_word2(15) <= \D_cache_set1_line0_word2[15]~output_o\;

ww_D_cache_set1_line0_word3(0) <= \D_cache_set1_line0_word3[0]~output_o\;

ww_D_cache_set1_line0_word3(1) <= \D_cache_set1_line0_word3[1]~output_o\;

ww_D_cache_set1_line0_word3(2) <= \D_cache_set1_line0_word3[2]~output_o\;

ww_D_cache_set1_line0_word3(3) <= \D_cache_set1_line0_word3[3]~output_o\;

ww_D_cache_set1_line0_word3(4) <= \D_cache_set1_line0_word3[4]~output_o\;

ww_D_cache_set1_line0_word3(5) <= \D_cache_set1_line0_word3[5]~output_o\;

ww_D_cache_set1_line0_word3(6) <= \D_cache_set1_line0_word3[6]~output_o\;

ww_D_cache_set1_line0_word3(7) <= \D_cache_set1_line0_word3[7]~output_o\;

ww_D_cache_set1_line0_word3(8) <= \D_cache_set1_line0_word3[8]~output_o\;

ww_D_cache_set1_line0_word3(9) <= \D_cache_set1_line0_word3[9]~output_o\;

ww_D_cache_set1_line0_word3(10) <= \D_cache_set1_line0_word3[10]~output_o\;

ww_D_cache_set1_line0_word3(11) <= \D_cache_set1_line0_word3[11]~output_o\;

ww_D_cache_set1_line0_word3(12) <= \D_cache_set1_line0_word3[12]~output_o\;

ww_D_cache_set1_line0_word3(13) <= \D_cache_set1_line0_word3[13]~output_o\;

ww_D_cache_set1_line0_word3(14) <= \D_cache_set1_line0_word3[14]~output_o\;

ww_D_cache_set1_line0_word3(15) <= \D_cache_set1_line0_word3[15]~output_o\;

ww_D_cache_set2_line0_tag(0) <= \D_cache_set2_line0_tag[0]~output_o\;

ww_D_cache_set2_line0_tag(1) <= \D_cache_set2_line0_tag[1]~output_o\;

ww_D_cache_set2_line0_tag(2) <= \D_cache_set2_line0_tag[2]~output_o\;

ww_D_cache_set2_line0_tag(3) <= \D_cache_set2_line0_tag[3]~output_o\;

ww_D_cache_set2_line0_tag(4) <= \D_cache_set2_line0_tag[4]~output_o\;

ww_D_cache_set2_line0_tag(5) <= \D_cache_set2_line0_tag[5]~output_o\;

ww_D_cache_set2_line0_tag(6) <= \D_cache_set2_line0_tag[6]~output_o\;

ww_D_cache_set2_line0_tag(7) <= \D_cache_set2_line0_tag[7]~output_o\;

ww_D_cache_set2_line0_word0(0) <= \D_cache_set2_line0_word0[0]~output_o\;

ww_D_cache_set2_line0_word0(1) <= \D_cache_set2_line0_word0[1]~output_o\;

ww_D_cache_set2_line0_word0(2) <= \D_cache_set2_line0_word0[2]~output_o\;

ww_D_cache_set2_line0_word0(3) <= \D_cache_set2_line0_word0[3]~output_o\;

ww_D_cache_set2_line0_word0(4) <= \D_cache_set2_line0_word0[4]~output_o\;

ww_D_cache_set2_line0_word0(5) <= \D_cache_set2_line0_word0[5]~output_o\;

ww_D_cache_set2_line0_word0(6) <= \D_cache_set2_line0_word0[6]~output_o\;

ww_D_cache_set2_line0_word0(7) <= \D_cache_set2_line0_word0[7]~output_o\;

ww_D_cache_set2_line0_word0(8) <= \D_cache_set2_line0_word0[8]~output_o\;

ww_D_cache_set2_line0_word0(9) <= \D_cache_set2_line0_word0[9]~output_o\;

ww_D_cache_set2_line0_word0(10) <= \D_cache_set2_line0_word0[10]~output_o\;

ww_D_cache_set2_line0_word0(11) <= \D_cache_set2_line0_word0[11]~output_o\;

ww_D_cache_set2_line0_word0(12) <= \D_cache_set2_line0_word0[12]~output_o\;

ww_D_cache_set2_line0_word0(13) <= \D_cache_set2_line0_word0[13]~output_o\;

ww_D_cache_set2_line0_word0(14) <= \D_cache_set2_line0_word0[14]~output_o\;

ww_D_cache_set2_line0_word0(15) <= \D_cache_set2_line0_word0[15]~output_o\;

ww_D_cache_set2_line0_word1(0) <= \D_cache_set2_line0_word1[0]~output_o\;

ww_D_cache_set2_line0_word1(1) <= \D_cache_set2_line0_word1[1]~output_o\;

ww_D_cache_set2_line0_word1(2) <= \D_cache_set2_line0_word1[2]~output_o\;

ww_D_cache_set2_line0_word1(3) <= \D_cache_set2_line0_word1[3]~output_o\;

ww_D_cache_set2_line0_word1(4) <= \D_cache_set2_line0_word1[4]~output_o\;

ww_D_cache_set2_line0_word1(5) <= \D_cache_set2_line0_word1[5]~output_o\;

ww_D_cache_set2_line0_word1(6) <= \D_cache_set2_line0_word1[6]~output_o\;

ww_D_cache_set2_line0_word1(7) <= \D_cache_set2_line0_word1[7]~output_o\;

ww_D_cache_set2_line0_word1(8) <= \D_cache_set2_line0_word1[8]~output_o\;

ww_D_cache_set2_line0_word1(9) <= \D_cache_set2_line0_word1[9]~output_o\;

ww_D_cache_set2_line0_word1(10) <= \D_cache_set2_line0_word1[10]~output_o\;

ww_D_cache_set2_line0_word1(11) <= \D_cache_set2_line0_word1[11]~output_o\;

ww_D_cache_set2_line0_word1(12) <= \D_cache_set2_line0_word1[12]~output_o\;

ww_D_cache_set2_line0_word1(13) <= \D_cache_set2_line0_word1[13]~output_o\;

ww_D_cache_set2_line0_word1(14) <= \D_cache_set2_line0_word1[14]~output_o\;

ww_D_cache_set2_line0_word1(15) <= \D_cache_set2_line0_word1[15]~output_o\;

ww_D_cache_set2_line0_word2(0) <= \D_cache_set2_line0_word2[0]~output_o\;

ww_D_cache_set2_line0_word2(1) <= \D_cache_set2_line0_word2[1]~output_o\;

ww_D_cache_set2_line0_word2(2) <= \D_cache_set2_line0_word2[2]~output_o\;

ww_D_cache_set2_line0_word2(3) <= \D_cache_set2_line0_word2[3]~output_o\;

ww_D_cache_set2_line0_word2(4) <= \D_cache_set2_line0_word2[4]~output_o\;

ww_D_cache_set2_line0_word2(5) <= \D_cache_set2_line0_word2[5]~output_o\;

ww_D_cache_set2_line0_word2(6) <= \D_cache_set2_line0_word2[6]~output_o\;

ww_D_cache_set2_line0_word2(7) <= \D_cache_set2_line0_word2[7]~output_o\;

ww_D_cache_set2_line0_word2(8) <= \D_cache_set2_line0_word2[8]~output_o\;

ww_D_cache_set2_line0_word2(9) <= \D_cache_set2_line0_word2[9]~output_o\;

ww_D_cache_set2_line0_word2(10) <= \D_cache_set2_line0_word2[10]~output_o\;

ww_D_cache_set2_line0_word2(11) <= \D_cache_set2_line0_word2[11]~output_o\;

ww_D_cache_set2_line0_word2(12) <= \D_cache_set2_line0_word2[12]~output_o\;

ww_D_cache_set2_line0_word2(13) <= \D_cache_set2_line0_word2[13]~output_o\;

ww_D_cache_set2_line0_word2(14) <= \D_cache_set2_line0_word2[14]~output_o\;

ww_D_cache_set2_line0_word2(15) <= \D_cache_set2_line0_word2[15]~output_o\;

ww_D_cache_set2_line0_word3(0) <= \D_cache_set2_line0_word3[0]~output_o\;

ww_D_cache_set2_line0_word3(1) <= \D_cache_set2_line0_word3[1]~output_o\;

ww_D_cache_set2_line0_word3(2) <= \D_cache_set2_line0_word3[2]~output_o\;

ww_D_cache_set2_line0_word3(3) <= \D_cache_set2_line0_word3[3]~output_o\;

ww_D_cache_set2_line0_word3(4) <= \D_cache_set2_line0_word3[4]~output_o\;

ww_D_cache_set2_line0_word3(5) <= \D_cache_set2_line0_word3[5]~output_o\;

ww_D_cache_set2_line0_word3(6) <= \D_cache_set2_line0_word3[6]~output_o\;

ww_D_cache_set2_line0_word3(7) <= \D_cache_set2_line0_word3[7]~output_o\;

ww_D_cache_set2_line0_word3(8) <= \D_cache_set2_line0_word3[8]~output_o\;

ww_D_cache_set2_line0_word3(9) <= \D_cache_set2_line0_word3[9]~output_o\;

ww_D_cache_set2_line0_word3(10) <= \D_cache_set2_line0_word3[10]~output_o\;

ww_D_cache_set2_line0_word3(11) <= \D_cache_set2_line0_word3[11]~output_o\;

ww_D_cache_set2_line0_word3(12) <= \D_cache_set2_line0_word3[12]~output_o\;

ww_D_cache_set2_line0_word3(13) <= \D_cache_set2_line0_word3[13]~output_o\;

ww_D_cache_set2_line0_word3(14) <= \D_cache_set2_line0_word3[14]~output_o\;

ww_D_cache_set2_line0_word3(15) <= \D_cache_set2_line0_word3[15]~output_o\;

ww_D_cache_set3_line0_tag(0) <= \D_cache_set3_line0_tag[0]~output_o\;

ww_D_cache_set3_line0_tag(1) <= \D_cache_set3_line0_tag[1]~output_o\;

ww_D_cache_set3_line0_tag(2) <= \D_cache_set3_line0_tag[2]~output_o\;

ww_D_cache_set3_line0_tag(3) <= \D_cache_set3_line0_tag[3]~output_o\;

ww_D_cache_set3_line0_tag(4) <= \D_cache_set3_line0_tag[4]~output_o\;

ww_D_cache_set3_line0_tag(5) <= \D_cache_set3_line0_tag[5]~output_o\;

ww_D_cache_set3_line0_tag(6) <= \D_cache_set3_line0_tag[6]~output_o\;

ww_D_cache_set3_line0_tag(7) <= \D_cache_set3_line0_tag[7]~output_o\;

ww_D_cache_set3_line0_word0(0) <= \D_cache_set3_line0_word0[0]~output_o\;

ww_D_cache_set3_line0_word0(1) <= \D_cache_set3_line0_word0[1]~output_o\;

ww_D_cache_set3_line0_word0(2) <= \D_cache_set3_line0_word0[2]~output_o\;

ww_D_cache_set3_line0_word0(3) <= \D_cache_set3_line0_word0[3]~output_o\;

ww_D_cache_set3_line0_word0(4) <= \D_cache_set3_line0_word0[4]~output_o\;

ww_D_cache_set3_line0_word0(5) <= \D_cache_set3_line0_word0[5]~output_o\;

ww_D_cache_set3_line0_word0(6) <= \D_cache_set3_line0_word0[6]~output_o\;

ww_D_cache_set3_line0_word0(7) <= \D_cache_set3_line0_word0[7]~output_o\;

ww_D_cache_set3_line0_word0(8) <= \D_cache_set3_line0_word0[8]~output_o\;

ww_D_cache_set3_line0_word0(9) <= \D_cache_set3_line0_word0[9]~output_o\;

ww_D_cache_set3_line0_word0(10) <= \D_cache_set3_line0_word0[10]~output_o\;

ww_D_cache_set3_line0_word0(11) <= \D_cache_set3_line0_word0[11]~output_o\;

ww_D_cache_set3_line0_word0(12) <= \D_cache_set3_line0_word0[12]~output_o\;

ww_D_cache_set3_line0_word0(13) <= \D_cache_set3_line0_word0[13]~output_o\;

ww_D_cache_set3_line0_word0(14) <= \D_cache_set3_line0_word0[14]~output_o\;

ww_D_cache_set3_line0_word0(15) <= \D_cache_set3_line0_word0[15]~output_o\;

ww_D_cache_set3_line0_word1(0) <= \D_cache_set3_line0_word1[0]~output_o\;

ww_D_cache_set3_line0_word1(1) <= \D_cache_set3_line0_word1[1]~output_o\;

ww_D_cache_set3_line0_word1(2) <= \D_cache_set3_line0_word1[2]~output_o\;

ww_D_cache_set3_line0_word1(3) <= \D_cache_set3_line0_word1[3]~output_o\;

ww_D_cache_set3_line0_word1(4) <= \D_cache_set3_line0_word1[4]~output_o\;

ww_D_cache_set3_line0_word1(5) <= \D_cache_set3_line0_word1[5]~output_o\;

ww_D_cache_set3_line0_word1(6) <= \D_cache_set3_line0_word1[6]~output_o\;

ww_D_cache_set3_line0_word1(7) <= \D_cache_set3_line0_word1[7]~output_o\;

ww_D_cache_set3_line0_word1(8) <= \D_cache_set3_line0_word1[8]~output_o\;

ww_D_cache_set3_line0_word1(9) <= \D_cache_set3_line0_word1[9]~output_o\;

ww_D_cache_set3_line0_word1(10) <= \D_cache_set3_line0_word1[10]~output_o\;

ww_D_cache_set3_line0_word1(11) <= \D_cache_set3_line0_word1[11]~output_o\;

ww_D_cache_set3_line0_word1(12) <= \D_cache_set3_line0_word1[12]~output_o\;

ww_D_cache_set3_line0_word1(13) <= \D_cache_set3_line0_word1[13]~output_o\;

ww_D_cache_set3_line0_word1(14) <= \D_cache_set3_line0_word1[14]~output_o\;

ww_D_cache_set3_line0_word1(15) <= \D_cache_set3_line0_word1[15]~output_o\;

ww_D_cache_set3_line0_word2(0) <= \D_cache_set3_line0_word2[0]~output_o\;

ww_D_cache_set3_line0_word2(1) <= \D_cache_set3_line0_word2[1]~output_o\;

ww_D_cache_set3_line0_word2(2) <= \D_cache_set3_line0_word2[2]~output_o\;

ww_D_cache_set3_line0_word2(3) <= \D_cache_set3_line0_word2[3]~output_o\;

ww_D_cache_set3_line0_word2(4) <= \D_cache_set3_line0_word2[4]~output_o\;

ww_D_cache_set3_line0_word2(5) <= \D_cache_set3_line0_word2[5]~output_o\;

ww_D_cache_set3_line0_word2(6) <= \D_cache_set3_line0_word2[6]~output_o\;

ww_D_cache_set3_line0_word2(7) <= \D_cache_set3_line0_word2[7]~output_o\;

ww_D_cache_set3_line0_word2(8) <= \D_cache_set3_line0_word2[8]~output_o\;

ww_D_cache_set3_line0_word2(9) <= \D_cache_set3_line0_word2[9]~output_o\;

ww_D_cache_set3_line0_word2(10) <= \D_cache_set3_line0_word2[10]~output_o\;

ww_D_cache_set3_line0_word2(11) <= \D_cache_set3_line0_word2[11]~output_o\;

ww_D_cache_set3_line0_word2(12) <= \D_cache_set3_line0_word2[12]~output_o\;

ww_D_cache_set3_line0_word2(13) <= \D_cache_set3_line0_word2[13]~output_o\;

ww_D_cache_set3_line0_word2(14) <= \D_cache_set3_line0_word2[14]~output_o\;

ww_D_cache_set3_line0_word2(15) <= \D_cache_set3_line0_word2[15]~output_o\;

ww_D_cache_set3_line0_word3(0) <= \D_cache_set3_line0_word3[0]~output_o\;

ww_D_cache_set3_line0_word3(1) <= \D_cache_set3_line0_word3[1]~output_o\;

ww_D_cache_set3_line0_word3(2) <= \D_cache_set3_line0_word3[2]~output_o\;

ww_D_cache_set3_line0_word3(3) <= \D_cache_set3_line0_word3[3]~output_o\;

ww_D_cache_set3_line0_word3(4) <= \D_cache_set3_line0_word3[4]~output_o\;

ww_D_cache_set3_line0_word3(5) <= \D_cache_set3_line0_word3[5]~output_o\;

ww_D_cache_set3_line0_word3(6) <= \D_cache_set3_line0_word3[6]~output_o\;

ww_D_cache_set3_line0_word3(7) <= \D_cache_set3_line0_word3[7]~output_o\;

ww_D_cache_set3_line0_word3(8) <= \D_cache_set3_line0_word3[8]~output_o\;

ww_D_cache_set3_line0_word3(9) <= \D_cache_set3_line0_word3[9]~output_o\;

ww_D_cache_set3_line0_word3(10) <= \D_cache_set3_line0_word3[10]~output_o\;

ww_D_cache_set3_line0_word3(11) <= \D_cache_set3_line0_word3[11]~output_o\;

ww_D_cache_set3_line0_word3(12) <= \D_cache_set3_line0_word3[12]~output_o\;

ww_D_cache_set3_line0_word3(13) <= \D_cache_set3_line0_word3[13]~output_o\;

ww_D_cache_set3_line0_word3(14) <= \D_cache_set3_line0_word3[14]~output_o\;

ww_D_cache_set3_line0_word3(15) <= \D_cache_set3_line0_word3[15]~output_o\;

ww_D_tagIn(0) <= \D_tagIn[0]~output_o\;

ww_D_tagIn(1) <= \D_tagIn[1]~output_o\;

ww_D_tagIn(2) <= \D_tagIn[2]~output_o\;

ww_D_tagIn(3) <= \D_tagIn[3]~output_o\;

ww_D_tagIn(4) <= \D_tagIn[4]~output_o\;

ww_D_tagIn(5) <= \D_tagIn[5]~output_o\;

ww_D_tagIn(6) <= \D_tagIn[6]~output_o\;

ww_D_tagIn(7) <= \D_tagIn[7]~output_o\;
END structure;


