// (c) 1992-2021 Intel Corporation.                            
// Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack words    
// and logos are trademarks of Intel Corporation or its subsidiaries in the U.S.  
// and/or other countries. Other marks and brands may be claimed as the property  
// of others. See Trademarks on intel.com for full list of Intel trademarks or    
// the Trademarks & Brands Names Database (if Intel) or See www.Intel.com/legal (if Altera) 
// Your use of Intel Corporation's design tools, logic functions and other        
// software and tools, and its AMPP partner logic functions, and any output       
// files any of the foregoing (including device programming or simulation         
// files), and any associated documentation or information are expressly subject  
// to the terms and conditions of the Altera Program License Subscription         
// Agreement, Intel MegaCore Function License Agreement, or other applicable      
// license agreement, including, without limitation, that your use is for the     
// sole purpose of programming logic devices manufactured by Intel and sold by    
// Intel or its authorized distributors.  Please refer to the applicable          
// agreement for further details.                                                 
// Generated by Intel(R) FPGA SDK for OpenCL(TM), Version 2022.1.0 Build 96.2 Pro Edition, Copyright (c) 2021 Intel Corporation

/////////////////////////////////////////////////////////////////
// MODULE io_streaming_77f859_cf19df_sys
/////////////////////////////////////////////////////////////////
module io_streaming_77f859_cf19df_sys
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic [63:0] device_exception_bus,
   output logic kernel_irq,
   // AVM avm_mem_gmem_0_DDR_port_0_0_rw
   output logic avm_mem_gmem_0_DDR_port_0_0_rw_enable,
   output logic avm_mem_gmem_0_DDR_port_0_0_rw_read,
   output logic avm_mem_gmem_0_DDR_port_0_0_rw_write,
   output logic [31:0] avm_mem_gmem_0_DDR_port_0_0_rw_address,
   output logic [511:0] avm_mem_gmem_0_DDR_port_0_0_rw_writedata,
   output logic [63:0] avm_mem_gmem_0_DDR_port_0_0_rw_byteenable,
   input logic avm_mem_gmem_0_DDR_port_0_0_rw_waitrequest,
   input logic [511:0] avm_mem_gmem_0_DDR_port_0_0_rw_readdata,
   input logic avm_mem_gmem_0_DDR_port_0_0_rw_readdatavalid,
   output logic [4:0] avm_mem_gmem_0_DDR_port_0_0_rw_burstcount,
   input logic avm_mem_gmem_0_DDR_port_0_0_rw_writeack,
   // AVM avm_mem_gmem_0_DDR_port_1_0_rw
   output logic avm_mem_gmem_0_DDR_port_1_0_rw_enable,
   output logic avm_mem_gmem_0_DDR_port_1_0_rw_read,
   output logic avm_mem_gmem_0_DDR_port_1_0_rw_write,
   output logic [31:0] avm_mem_gmem_0_DDR_port_1_0_rw_address,
   output logic [511:0] avm_mem_gmem_0_DDR_port_1_0_rw_writedata,
   output logic [63:0] avm_mem_gmem_0_DDR_port_1_0_rw_byteenable,
   input logic avm_mem_gmem_0_DDR_port_1_0_rw_waitrequest,
   input logic [511:0] avm_mem_gmem_0_DDR_port_1_0_rw_readdata,
   input logic avm_mem_gmem_0_DDR_port_1_0_rw_readdatavalid,
   output logic [4:0] avm_mem_gmem_0_DDR_port_1_0_rw_burstcount,
   input logic avm_mem_gmem_0_DDR_port_1_0_rw_writeack,
   // AVS cra_ring_root_avs
   input logic cra_ring_root_avs_enable,
   input logic cra_ring_root_avs_read,
   input logic cra_ring_root_avs_write,
   input logic [9:0] cra_ring_root_avs_address,
   input logic [63:0] cra_ring_root_avs_writedata,
   input logic [7:0] cra_ring_root_avs_byteenable,
   output logic cra_ring_root_avs_waitrequest,
   output logic [63:0] cra_ring_root_avs_readdata,
   output logic cra_ring_root_avs_readdatavalid
);
   logic cra_ring_node_avm_wire_0_enable;
   logic cra_ring_node_avm_wire_0_read;
   logic cra_ring_node_avm_wire_0_write;
   logic [4:0] cra_ring_node_avm_wire_0_address;
   logic [63:0] cra_ring_node_avm_wire_0_writedata;
   logic [7:0] cra_ring_node_avm_wire_0_byteenable;
   logic [63:0] cra_ring_node_avm_wire_0_readdata;
   logic cra_ring_node_avm_wire_0_readdatavalid;
   logic cra_ring_node_avm_wire_0_burstcount;
   logic cra_ring_node_avm_wire_1_enable;
   logic cra_ring_node_avm_wire_1_read;
   logic cra_ring_node_avm_wire_1_write;
   logic [4:0] cra_ring_node_avm_wire_1_address;
   logic [63:0] cra_ring_node_avm_wire_1_writedata;
   logic [7:0] cra_ring_node_avm_wire_1_byteenable;
   logic [63:0] cra_ring_node_avm_wire_1_readdata;
   logic cra_ring_node_avm_wire_1_readdatavalid;
   logic cra_ring_node_avm_wire_1_burstcount;
   logic cra_ring_node_avm_wire_2_enable;
   logic cra_ring_node_avm_wire_2_read;
   logic cra_ring_node_avm_wire_2_write;
   logic [4:0] cra_ring_node_avm_wire_2_address;
   logic [63:0] cra_ring_node_avm_wire_2_writedata;
   logic [7:0] cra_ring_node_avm_wire_2_byteenable;
   logic [63:0] cra_ring_node_avm_wire_2_readdata;
   logic cra_ring_node_avm_wire_2_readdatavalid;
   logic cra_ring_node_avm_wire_2_burstcount;
   logic cra_ring_node_avm_wire_3_enable;
   logic cra_ring_node_avm_wire_3_read;
   logic cra_ring_node_avm_wire_3_write;
   logic [4:0] cra_ring_node_avm_wire_3_address;
   logic [63:0] cra_ring_node_avm_wire_3_writedata;
   logic [7:0] cra_ring_node_avm_wire_3_byteenable;
   logic [63:0] cra_ring_node_avm_wire_3_readdata;
   logic cra_ring_node_avm_wire_3_readdatavalid;
   logic cra_ring_node_avm_wire_3_burstcount;
   logic cra_ring_node_avm_wire_4_enable;
   logic cra_ring_node_avm_wire_4_read;
   logic cra_ring_node_avm_wire_4_write;
   logic [4:0] cra_ring_node_avm_wire_4_address;
   logic [63:0] cra_ring_node_avm_wire_4_writedata;
   logic [7:0] cra_ring_node_avm_wire_4_byteenable;
   logic [63:0] cra_ring_node_avm_wire_4_readdata;
   logic cra_ring_node_avm_wire_4_readdatavalid;
   logic cra_ring_node_avm_wire_4_burstcount;
   logic cra_ring_node_avm_wire_5_enable;
   logic cra_ring_node_avm_wire_5_read;
   logic cra_ring_node_avm_wire_5_write;
   logic [4:0] cra_ring_node_avm_wire_5_address;
   logic [63:0] cra_ring_node_avm_wire_5_writedata;
   logic [7:0] cra_ring_node_avm_wire_5_byteenable;
   logic [63:0] cra_ring_node_avm_wire_5_readdata;
   logic cra_ring_node_avm_wire_5_readdatavalid;
   logic cra_ring_node_avm_wire_5_burstcount;
   logic cra_ring_node_avm_wire_6_enable;
   logic cra_ring_node_avm_wire_6_read;
   logic cra_ring_node_avm_wire_6_write;
   logic [4:0] cra_ring_node_avm_wire_6_address;
   logic [63:0] cra_ring_node_avm_wire_6_writedata;
   logic [7:0] cra_ring_node_avm_wire_6_byteenable;
   logic [63:0] cra_ring_node_avm_wire_6_readdata;
   logic cra_ring_node_avm_wire_6_readdatavalid;
   logic cra_ring_node_avm_wire_6_burstcount;
   logic cra_ring_node_avm_wire_7_enable;
   logic cra_ring_node_avm_wire_7_read;
   logic cra_ring_node_avm_wire_7_write;
   logic [4:0] cra_ring_node_avm_wire_7_address;
   logic [63:0] cra_ring_node_avm_wire_7_writedata;
   logic [7:0] cra_ring_node_avm_wire_7_byteenable;
   logic [63:0] cra_ring_node_avm_wire_7_readdata;
   logic cra_ring_node_avm_wire_7_readdatavalid;
   logic cra_ring_node_avm_wire_7_burstcount;
   logic cra_ring_node_avm_wire_8_enable;
   logic cra_ring_node_avm_wire_8_read;
   logic cra_ring_node_avm_wire_8_write;
   logic [4:0] cra_ring_node_avm_wire_8_address;
   logic [63:0] cra_ring_node_avm_wire_8_writedata;
   logic [7:0] cra_ring_node_avm_wire_8_byteenable;
   logic [63:0] cra_ring_node_avm_wire_8_readdata;
   logic cra_ring_node_avm_wire_8_readdatavalid;
   logic cra_ring_node_avm_wire_8_burstcount;
   logic cra_ring_node_avm_wire_9_enable;
   logic cra_ring_node_avm_wire_9_read;
   logic cra_ring_node_avm_wire_9_write;
   logic [4:0] cra_ring_node_avm_wire_9_address;
   logic [63:0] cra_ring_node_avm_wire_9_writedata;
   logic [7:0] cra_ring_node_avm_wire_9_byteenable;
   logic [63:0] cra_ring_node_avm_wire_9_readdata;
   logic cra_ring_node_avm_wire_9_readdatavalid;
   logic cra_ring_node_avm_wire_9_burstcount;
   logic cra_ring_node_avm_wire_10_enable;
   logic cra_ring_node_avm_wire_10_read;
   logic cra_ring_node_avm_wire_10_write;
   logic [4:0] cra_ring_node_avm_wire_10_address;
   logic [63:0] cra_ring_node_avm_wire_10_writedata;
   logic [7:0] cra_ring_node_avm_wire_10_byteenable;
   logic [63:0] cra_ring_node_avm_wire_10_readdata;
   logic cra_ring_node_avm_wire_10_readdatavalid;
   logic cra_ring_node_avm_wire_10_burstcount;
   logic cra_ring_node_avm_wire_11_enable;
   logic cra_ring_node_avm_wire_11_read;
   logic cra_ring_node_avm_wire_11_write;
   logic [4:0] cra_ring_node_avm_wire_11_address;
   logic [63:0] cra_ring_node_avm_wire_11_writedata;
   logic [7:0] cra_ring_node_avm_wire_11_byteenable;
   logic [63:0] cra_ring_node_avm_wire_11_readdata;
   logic cra_ring_node_avm_wire_11_readdatavalid;
   logic cra_ring_node_avm_wire_11_burstcount;
   logic [11:0] kernel_irqs;
   logic gmem_avm_kernel_rd_enable [5];
   logic gmem_avm_kernel_rd_read [5];
   logic gmem_avm_kernel_rd_write [5];
   logic [32:0] gmem_avm_kernel_rd_address [5];
   logic [511:0] gmem_avm_kernel_rd_writedata [5];
   logic [63:0] gmem_avm_kernel_rd_byteenable [5];
   logic gmem_avm_kernel_rd_waitrequest [5];
   logic [511:0] gmem_avm_kernel_rd_readdata [5];
   logic gmem_avm_kernel_rd_readdatavalid [5];
   logic [4:0] gmem_avm_kernel_rd_burstcount [5];
   logic gmem_avm_kernel_rd_writeack [5];
   logic gmem_avm_kernel_wr_enable [5];
   logic gmem_avm_kernel_wr_read [5];
   logic gmem_avm_kernel_wr_write [5];
   logic [32:0] gmem_avm_kernel_wr_address [5];
   logic [511:0] gmem_avm_kernel_wr_writedata [5];
   logic [63:0] gmem_avm_kernel_wr_byteenable [5];
   logic gmem_avm_kernel_wr_waitrequest [5];
   logic [511:0] gmem_avm_kernel_wr_readdata [5];
   logic gmem_avm_kernel_wr_readdatavalid [5];
   logic [4:0] gmem_avm_kernel_wr_burstcount [5];
   logic gmem_avm_kernel_wr_writeack [5];
   logic gmem_ic_avm_enable [2];
   logic gmem_ic_avm_read [2];
   logic gmem_ic_avm_write [2];
   logic [31:0] gmem_ic_avm_address [2];
   logic [511:0] gmem_ic_avm_writedata [2];
   logic [63:0] gmem_ic_avm_byteenable [2];
   logic gmem_ic_avm_waitrequest [2];
   logic [511:0] gmem_ic_avm_readdata [2];
   logic gmem_ic_avm_readdatavalid [2];
   logic [4:0] gmem_ic_avm_burstcount [2];
   logic gmem_ic_avm_writeack [2];
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready;
   logic [7:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready;
   logic [7:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready;
   logic [7:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready;
   logic [7:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_in_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic [31:0] avst_out_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifosize;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;

   // INST k0_ZTS18LoopBackMainKernel_std_ic_inst of k0_ZTS18LoopBackMainKernel_std_ic_partition_wrapper
   k0_ZTS18LoopBackMainKernel_std_ic_partition_wrapper k0_ZTS18LoopBackMainKernel_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k0_ZTS18LoopBackMainKernel(kernel_irqs[0]),
      // AVS avs_k0_ZTS18LoopBackMainKernel_cra
      .avs_k0_ZTS18LoopBackMainKernel_cra_enable(cra_ring_node_avm_wire_0_enable),
      .avs_k0_ZTS18LoopBackMainKernel_cra_read(cra_ring_node_avm_wire_0_read),
      .avs_k0_ZTS18LoopBackMainKernel_cra_write(cra_ring_node_avm_wire_0_write),
      .avs_k0_ZTS18LoopBackMainKernel_cra_address(cra_ring_node_avm_wire_0_address),
      .avs_k0_ZTS18LoopBackMainKernel_cra_writedata(cra_ring_node_avm_wire_0_writedata),
      .avs_k0_ZTS18LoopBackMainKernel_cra_byteenable(cra_ring_node_avm_wire_0_byteenable),
      .avs_k0_ZTS18LoopBackMainKernel_cra_readdata(cra_ring_node_avm_wire_0_readdata),
      .avs_k0_ZTS18LoopBackMainKernel_cra_readdatavalid(cra_ring_node_avm_wire_0_readdatavalid),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k1_ZTS20LoopBackReadIOPipeID_std_ic_inst of k1_ZTS20LoopBackReadIOPipeID_std_ic_partition_wrapper
   k1_ZTS20LoopBackReadIOPipeID_std_ic_partition_wrapper k1_ZTS20LoopBackReadIOPipeID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k1_ZTS20LoopBackReadIOPipeID(kernel_irqs[1]),
      // AVS avs_k1_ZTS20LoopBackReadIOPipeID_cra
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_enable(cra_ring_node_avm_wire_1_enable),
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_read(cra_ring_node_avm_wire_1_read),
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_write(cra_ring_node_avm_wire_1_write),
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_address(cra_ring_node_avm_wire_1_address),
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_writedata(cra_ring_node_avm_wire_1_writedata),
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_byteenable(cra_ring_node_avm_wire_1_byteenable),
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_readdata(cra_ring_node_avm_wire_1_readdata),
      .avs_k1_ZTS20LoopBackReadIOPipeID_cra_readdatavalid(cra_ring_node_avm_wire_1_readdatavalid),
      // AVM k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_enable(gmem_avm_kernel_rd_enable[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_read(gmem_avm_kernel_rd_read[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_write(gmem_avm_kernel_rd_write[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_address(gmem_avm_kernel_rd_address[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_writedata(gmem_avm_kernel_rd_writedata[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_byteenable(gmem_avm_kernel_rd_byteenable[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_waitrequest(gmem_avm_kernel_rd_waitrequest[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdata(gmem_avm_kernel_rd_readdata[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdatavalid(gmem_avm_kernel_rd_readdatavalid[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_burstcount(gmem_avm_kernel_rd_burstcount[0]),
      .k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_writeack(gmem_avm_kernel_rd_writeack[0]),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k2_ZTS21LoopBackWriteIOPipeID_std_ic_inst of k2_ZTS21LoopBackWriteIOPipeID_std_ic_partition_wrapper
   k2_ZTS21LoopBackWriteIOPipeID_std_ic_partition_wrapper k2_ZTS21LoopBackWriteIOPipeID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k2_ZTS21LoopBackWriteIOPipeID(kernel_irqs[2]),
      // AVS avs_k2_ZTS21LoopBackWriteIOPipeID_cra
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_enable(cra_ring_node_avm_wire_2_enable),
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_read(cra_ring_node_avm_wire_2_read),
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_write(cra_ring_node_avm_wire_2_write),
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_address(cra_ring_node_avm_wire_2_address),
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_writedata(cra_ring_node_avm_wire_2_writedata),
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_byteenable(cra_ring_node_avm_wire_2_byteenable),
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_readdata(cra_ring_node_avm_wire_2_readdata),
      .avs_k2_ZTS21LoopBackWriteIOPipeID_cra_readdatavalid(cra_ring_node_avm_wire_2_readdatavalid),
      // AVM k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_enable(gmem_avm_kernel_wr_enable[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_read(gmem_avm_kernel_wr_read[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_write(gmem_avm_kernel_wr_write[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_address(gmem_avm_kernel_wr_address[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writedata(gmem_avm_kernel_wr_writedata[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_byteenable(gmem_avm_kernel_wr_byteenable[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_waitrequest(gmem_avm_kernel_wr_waitrequest[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdata(gmem_avm_kernel_wr_readdata[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdatavalid(gmem_avm_kernel_wr_readdatavalid[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_burstcount(gmem_avm_kernel_wr_burstcount[0]),
      .k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writeack(gmem_avm_kernel_wr_writeack[0]),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k3_ZTS21SideChannelMainKernel_std_ic_inst of k3_ZTS21SideChannelMainKernel_std_ic_partition_wrapper
   k3_ZTS21SideChannelMainKernel_std_ic_partition_wrapper k3_ZTS21SideChannelMainKernel_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k3_ZTS21SideChannelMainKernel(kernel_irqs[3]),
      // AVS avs_k3_ZTS21SideChannelMainKernel_cra
      .avs_k3_ZTS21SideChannelMainKernel_cra_enable(cra_ring_node_avm_wire_3_enable),
      .avs_k3_ZTS21SideChannelMainKernel_cra_read(cra_ring_node_avm_wire_3_read),
      .avs_k3_ZTS21SideChannelMainKernel_cra_write(cra_ring_node_avm_wire_3_write),
      .avs_k3_ZTS21SideChannelMainKernel_cra_address(cra_ring_node_avm_wire_3_address),
      .avs_k3_ZTS21SideChannelMainKernel_cra_writedata(cra_ring_node_avm_wire_3_writedata),
      .avs_k3_ZTS21SideChannelMainKernel_cra_byteenable(cra_ring_node_avm_wire_3_byteenable),
      .avs_k3_ZTS21SideChannelMainKernel_cra_readdata(cra_ring_node_avm_wire_3_readdata),
      .avs_k3_ZTS21SideChannelMainKernel_cra_readdatavalid(cra_ring_node_avm_wire_3_readdatavalid),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k5_ZTS23SideChannelReadIOPipeID_std_ic_inst of k5_ZTS23SideChannelReadIOPipeID_std_ic_partition_wrapper
   k5_ZTS23SideChannelReadIOPipeID_std_ic_partition_wrapper k5_ZTS23SideChannelReadIOPipeID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k5_ZTS23SideChannelReadIOPipeID(kernel_irqs[4]),
      // AVS avs_k5_ZTS23SideChannelReadIOPipeID_cra
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_enable(cra_ring_node_avm_wire_4_enable),
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_read(cra_ring_node_avm_wire_4_read),
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_write(cra_ring_node_avm_wire_4_write),
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_address(cra_ring_node_avm_wire_4_address),
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_writedata(cra_ring_node_avm_wire_4_writedata),
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_byteenable(cra_ring_node_avm_wire_4_byteenable),
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_readdata(cra_ring_node_avm_wire_4_readdata),
      .avs_k5_ZTS23SideChannelReadIOPipeID_cra_readdatavalid(cra_ring_node_avm_wire_4_readdatavalid),
      // AVM k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_enable(gmem_avm_kernel_rd_enable[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_read(gmem_avm_kernel_rd_read[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_write(gmem_avm_kernel_rd_write[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_address(gmem_avm_kernel_rd_address[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_writedata(gmem_avm_kernel_rd_writedata[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_byteenable(gmem_avm_kernel_rd_byteenable[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_waitrequest(gmem_avm_kernel_rd_waitrequest[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdata(gmem_avm_kernel_rd_readdata[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdatavalid(gmem_avm_kernel_rd_readdatavalid[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_burstcount(gmem_avm_kernel_rd_burstcount[1]),
      .k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_writeack(gmem_avm_kernel_rd_writeack[1]),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k6_ZTS24SideChannelWriteIOPipeID_std_ic_inst of k6_ZTS24SideChannelWriteIOPipeID_std_ic_partition_wrapper
   k6_ZTS24SideChannelWriteIOPipeID_std_ic_partition_wrapper k6_ZTS24SideChannelWriteIOPipeID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k6_ZTS24SideChannelWriteIOPipeID(kernel_irqs[5]),
      // AVS avs_k6_ZTS24SideChannelWriteIOPipeID_cra
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_enable(cra_ring_node_avm_wire_5_enable),
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_read(cra_ring_node_avm_wire_5_read),
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_write(cra_ring_node_avm_wire_5_write),
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_address(cra_ring_node_avm_wire_5_address),
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_writedata(cra_ring_node_avm_wire_5_writedata),
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_byteenable(cra_ring_node_avm_wire_5_byteenable),
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_readdata(cra_ring_node_avm_wire_5_readdata),
      .avs_k6_ZTS24SideChannelWriteIOPipeID_cra_readdatavalid(cra_ring_node_avm_wire_5_readdatavalid),
      // AVM k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_enable(gmem_avm_kernel_wr_enable[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_read(gmem_avm_kernel_wr_read[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_write(gmem_avm_kernel_wr_write[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_address(gmem_avm_kernel_wr_address[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writedata(gmem_avm_kernel_wr_writedata[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_byteenable(gmem_avm_kernel_wr_byteenable[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_waitrequest(gmem_avm_kernel_wr_waitrequest[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdata(gmem_avm_kernel_wr_readdata[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdatavalid(gmem_avm_kernel_wr_readdatavalid[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_burstcount(gmem_avm_kernel_wr_burstcount[1]),
      .k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writeack(gmem_avm_kernel_wr_writeack[1]),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k7_ZTS25DeviceToHostSideChannelID_std_ic_inst of k7_ZTS25DeviceToHostSideChannelID_std_ic_partition_wrapper
   k7_ZTS25DeviceToHostSideChannelID_std_ic_partition_wrapper k7_ZTS25DeviceToHostSideChannelID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k7_ZTS25DeviceToHostSideChannelID(kernel_irqs[6]),
      // AVS avs_k7_ZTS25DeviceToHostSideChannelID_cra
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_enable(cra_ring_node_avm_wire_6_enable),
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_read(cra_ring_node_avm_wire_6_read),
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_write(cra_ring_node_avm_wire_6_write),
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_address(cra_ring_node_avm_wire_6_address),
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_writedata(cra_ring_node_avm_wire_6_writedata),
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_byteenable(cra_ring_node_avm_wire_6_byteenable),
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_readdata(cra_ring_node_avm_wire_6_readdata),
      .avs_k7_ZTS25DeviceToHostSideChannelID_cra_readdatavalid(cra_ring_node_avm_wire_6_readdatavalid),
      // AVM k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_enable(gmem_avm_kernel_wr_enable[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_read(gmem_avm_kernel_wr_read[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_write(gmem_avm_kernel_wr_write[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_address(gmem_avm_kernel_wr_address[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writedata(gmem_avm_kernel_wr_writedata[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_byteenable(gmem_avm_kernel_wr_byteenable[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_waitrequest(gmem_avm_kernel_wr_waitrequest[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdata(gmem_avm_kernel_wr_readdata[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdatavalid(gmem_avm_kernel_wr_readdatavalid[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_burstcount(gmem_avm_kernel_wr_burstcount[2]),
      .k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writeack(gmem_avm_kernel_wr_writeack[2]),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k4_ZTS25HostToDeviceSideChannelID_std_ic_inst of k4_ZTS25HostToDeviceSideChannelID_std_ic_partition_wrapper
   k4_ZTS25HostToDeviceSideChannelID_std_ic_partition_wrapper k4_ZTS25HostToDeviceSideChannelID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k4_ZTS25HostToDeviceSideChannelID(kernel_irqs[7]),
      // AVS avs_k4_ZTS25HostToDeviceSideChannelID_cra
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_enable(cra_ring_node_avm_wire_7_enable),
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_read(cra_ring_node_avm_wire_7_read),
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_write(cra_ring_node_avm_wire_7_write),
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_address(cra_ring_node_avm_wire_7_address),
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_writedata(cra_ring_node_avm_wire_7_writedata),
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_byteenable(cra_ring_node_avm_wire_7_byteenable),
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_readdata(cra_ring_node_avm_wire_7_readdata),
      .avs_k4_ZTS25HostToDeviceSideChannelID_cra_readdatavalid(cra_ring_node_avm_wire_7_readdatavalid),
      // AVM k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_enable(gmem_avm_kernel_rd_enable[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_read(gmem_avm_kernel_rd_read[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_write(gmem_avm_kernel_rd_write[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_address(gmem_avm_kernel_rd_address[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_writedata(gmem_avm_kernel_rd_writedata[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_byteenable(gmem_avm_kernel_rd_byteenable[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_waitrequest(gmem_avm_kernel_rd_waitrequest[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdata(gmem_avm_kernel_rd_readdata[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdatavalid(gmem_avm_kernel_rd_readdatavalid[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_burstcount(gmem_avm_kernel_rd_burstcount[2]),
      .k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_writeack(gmem_avm_kernel_rd_writeack[2]),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k8_ZTS26DeviceToHostDSideChannelID_std_ic_inst of k8_ZTS26DeviceToHostDSideChannelID_std_ic_partition_wrapper
   k8_ZTS26DeviceToHostDSideChannelID_std_ic_partition_wrapper k8_ZTS26DeviceToHostDSideChannelID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k8_ZTS26DeviceToHostDSideChannelID(kernel_irqs[8]),
      // AVS avs_k8_ZTS26DeviceToHostDSideChannelID_cra
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_enable(cra_ring_node_avm_wire_8_enable),
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_read(cra_ring_node_avm_wire_8_read),
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_write(cra_ring_node_avm_wire_8_write),
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_address(cra_ring_node_avm_wire_8_address),
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_writedata(cra_ring_node_avm_wire_8_writedata),
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_byteenable(cra_ring_node_avm_wire_8_byteenable),
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_readdata(cra_ring_node_avm_wire_8_readdata),
      .avs_k8_ZTS26DeviceToHostDSideChannelID_cra_readdatavalid(cra_ring_node_avm_wire_8_readdatavalid),
      // AVM k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_enable(gmem_avm_kernel_wr_enable[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_read(gmem_avm_kernel_wr_read[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_write(gmem_avm_kernel_wr_write[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_address(gmem_avm_kernel_wr_address[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writedata(gmem_avm_kernel_wr_writedata[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_byteenable(gmem_avm_kernel_wr_byteenable[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_waitrequest(gmem_avm_kernel_wr_waitrequest[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdata(gmem_avm_kernel_wr_readdata[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdatavalid(gmem_avm_kernel_wr_readdatavalid[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_burstcount(gmem_avm_kernel_wr_burstcount[3]),
      .k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writeack(gmem_avm_kernel_wr_writeack[3]),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k9_ZTS26DeviceToHostTSideChannelID_std_ic_inst of k9_ZTS26DeviceToHostTSideChannelID_std_ic_partition_wrapper
   k9_ZTS26DeviceToHostTSideChannelID_std_ic_partition_wrapper k9_ZTS26DeviceToHostTSideChannelID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k9_ZTS26DeviceToHostTSideChannelID(kernel_irqs[9]),
      // AVS avs_k9_ZTS26DeviceToHostTSideChannelID_cra
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_enable(cra_ring_node_avm_wire_9_enable),
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_read(cra_ring_node_avm_wire_9_read),
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_write(cra_ring_node_avm_wire_9_write),
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_address(cra_ring_node_avm_wire_9_address),
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_writedata(cra_ring_node_avm_wire_9_writedata),
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_byteenable(cra_ring_node_avm_wire_9_byteenable),
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_readdata(cra_ring_node_avm_wire_9_readdata),
      .avs_k9_ZTS26DeviceToHostTSideChannelID_cra_readdatavalid(cra_ring_node_avm_wire_9_readdatavalid),
      // AVM k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_enable(gmem_avm_kernel_wr_enable[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_read(gmem_avm_kernel_wr_read[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_write(gmem_avm_kernel_wr_write[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_address(gmem_avm_kernel_wr_address[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writedata(gmem_avm_kernel_wr_writedata[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_byteenable(gmem_avm_kernel_wr_byteenable[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_waitrequest(gmem_avm_kernel_wr_waitrequest[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdata(gmem_avm_kernel_wr_readdata[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdatavalid(gmem_avm_kernel_wr_readdatavalid[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_burstcount(gmem_avm_kernel_wr_burstcount[4]),
      .k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writeack(gmem_avm_kernel_wr_writeack[4]),
      // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k10_ZTS29HostToDeviceTermSideChannelID_std_ic_inst of k10_ZTS29HostToDeviceTermSideChannelID_std_ic_partition_wrapper
   k10_ZTS29HostToDeviceTermSideChannelID_std_ic_partition_wrapper k10_ZTS29HostToDeviceTermSideChannelID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k10_ZTS29HostToDeviceTermSideChannelID(kernel_irqs[10]),
      // AVS avs_k10_ZTS29HostToDeviceTermSideChannelID_cra
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_enable(cra_ring_node_avm_wire_10_enable),
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_read(cra_ring_node_avm_wire_10_read),
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_write(cra_ring_node_avm_wire_10_write),
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_address(cra_ring_node_avm_wire_10_address),
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_writedata(cra_ring_node_avm_wire_10_writedata),
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_byteenable(cra_ring_node_avm_wire_10_byteenable),
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_readdata(cra_ring_node_avm_wire_10_readdata),
      .avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_readdatavalid(cra_ring_node_avm_wire_10_readdatavalid),
      // AVM k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_enable(gmem_avm_kernel_rd_enable[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_read(gmem_avm_kernel_rd_read[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_write(gmem_avm_kernel_rd_write[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_address(gmem_avm_kernel_rd_address[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writedata(gmem_avm_kernel_rd_writedata[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_byteenable(gmem_avm_kernel_rd_byteenable[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_waitrequest(gmem_avm_kernel_rd_waitrequest[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdata(gmem_avm_kernel_rd_readdata[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdatavalid(gmem_avm_kernel_rd_readdatavalid[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_burstcount(gmem_avm_kernel_rd_burstcount[3]),
      .k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writeack(gmem_avm_kernel_rd_writeack[3]),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k11_ZTS30HostToDeviceDTermSideChannelID_std_ic_inst of k11_ZTS30HostToDeviceDTermSideChannelID_std_ic_partition_wrapper
   k11_ZTS30HostToDeviceDTermSideChannelID_std_ic_partition_wrapper k11_ZTS30HostToDeviceDTermSideChannelID_std_ic_inst
   (
      .clock(clock),
      .clock2x(clock2x),
      .resetn(resetn),
      .cra_irq_k11_ZTS30HostToDeviceDTermSideChannelID(kernel_irqs[11]),
      // AVS avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_enable(cra_ring_node_avm_wire_11_enable),
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_read(cra_ring_node_avm_wire_11_read),
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_write(cra_ring_node_avm_wire_11_write),
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_address(cra_ring_node_avm_wire_11_address),
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_writedata(cra_ring_node_avm_wire_11_writedata),
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_byteenable(cra_ring_node_avm_wire_11_byteenable),
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_readdata(cra_ring_node_avm_wire_11_readdata),
      .avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_readdatavalid(cra_ring_node_avm_wire_11_readdatavalid),
      // AVM k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_enable(gmem_avm_kernel_rd_enable[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_read(gmem_avm_kernel_rd_read[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_write(gmem_avm_kernel_rd_write[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_address(gmem_avm_kernel_rd_address[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writedata(gmem_avm_kernel_rd_writedata[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_byteenable(gmem_avm_kernel_rd_byteenable[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_waitrequest(gmem_avm_kernel_rd_waitrequest[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdata(gmem_avm_kernel_rd_readdata[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdatavalid(gmem_avm_kernel_rd_readdatavalid[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_burstcount(gmem_avm_kernel_rd_burstcount[4]),
      .k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writeack(gmem_avm_kernel_rd_writeack[4]),
      // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign kernel_irq = |kernel_irqs;
   // INST lsu_ic_top_gmem of lsu_ic_top
   lsu_ic_top
   #(
      .AWIDTH(33),
      .MWIDTH_BYTES(64),
      .BURST_CNT_W(5),
      .NUM_RD_PORT(5),
      .NUM_WR_PORT(5),
      .NUM_DIMM(2),
      .ENABLE_MULTIPLE_WR_RING(1),
      .ENABLE_LAST_WAIT(0),
      .HYPER_PIPELINE(0),
      .ENABLE_BSP_WAITREQUEST_ALLOWANCE(0),
      .ENABLE_BSP_AVMM_WRITE_ACK(0),
      .WRITE_ACK_FIFO_DEPTH(1024),
      .AVM_WRITE_DATA_LATENESS(0),
      .AVM_READ_DATA_LATENESS(0),
      .WIDE_DATA_SLICING(0),
      .ROOT_FIFO_STALL_IN_EARLINESS(0),
      .ROOT_WFIFO_VALID_IN_EARLINESS(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .PIPELINE_RD_RETURN(0),
      .NUM_AVM_OUTPUT_PIPE_STAGES(1),
      .ROOT_FIFO_DEPTH(512),
      .RETURN_DATA_FIFO_DEPTH(512),
      .MAX_REQUESTS_PER_LSU(4),
      .NUM_MEM_SYSTEMS(1),
      .NUM_BANKS_PER_MEM_SYSTEM({2}),
      .NUM_BANKS_W_PER_MEM_SYSTEM({1}),
      .PERMUTE_BIT_LSB_PER_MEM_SYSTEM({10}),
      .BANK_BIT_LSB_PER_MEM_SYSTEM({32}),
      .ENABLE_BANK_INTERLEAVING({1}),
      .NUM_REORDER_PER_MEM_SYSTEM({2}),
      .ENABLE_SWDIMM(0),
      .ROOT_PORT_MAP('{'{1,0}}),
      .ROOT_ARB_BALANCED_RW(0),
      .PENDING_RESPONSE_COUNTER_WIDTH(10),
      .SYNCHRONIZE_RESET(1)
   )
   lsu_ic_top_gmem
   (
      .clk(clock),
      .resetn(resetn),
      .i_rd_request(gmem_avm_kernel_rd_read),
      .i_rd_address(gmem_avm_kernel_rd_address),
      .i_rd_burstcount(gmem_avm_kernel_rd_burstcount),
      .o_rd_waitrequest(gmem_avm_kernel_rd_waitrequest),
      .o_avm_readdata(gmem_avm_kernel_rd_readdata),
      .o_avm_readdatavalid(gmem_avm_kernel_rd_readdatavalid),
      .i_wr_byteenable(gmem_avm_kernel_wr_byteenable),
      .i_wr_address(gmem_avm_kernel_wr_address),
      .i_wr_request(gmem_avm_kernel_wr_write),
      .i_wr_burstcount(gmem_avm_kernel_wr_burstcount),
      .i_wr_writedata(gmem_avm_kernel_wr_writedata),
      .o_wr_waitrequest(gmem_avm_kernel_wr_waitrequest),
      .o_avm_writeack(gmem_avm_kernel_wr_writeack),
      .i_avm_waitrequest(gmem_ic_avm_waitrequest),
      .i_avm_write_ack(gmem_ic_avm_writeack),
      .i_avm_readdata(gmem_ic_avm_readdata),
      .i_avm_readdatavalid(gmem_ic_avm_readdatavalid),
      .o_avm_byteenable(gmem_ic_avm_byteenable),
      .o_avm_address(gmem_ic_avm_address),
      .o_avm_read(gmem_ic_avm_read),
      .o_avm_write(gmem_ic_avm_write),
      .o_avm_burstcount(gmem_ic_avm_burstcount),
      .o_avm_writedata(gmem_ic_avm_writedata)
   );

   assign avm_mem_gmem_0_DDR_port_0_0_rw_read = gmem_ic_avm_read[0];
   assign avm_mem_gmem_0_DDR_port_0_0_rw_write = gmem_ic_avm_write[0];
   assign avm_mem_gmem_0_DDR_port_0_0_rw_burstcount = gmem_ic_avm_burstcount[0];
   assign avm_mem_gmem_0_DDR_port_0_0_rw_address = gmem_ic_avm_address[0];
   assign avm_mem_gmem_0_DDR_port_0_0_rw_writedata = gmem_ic_avm_writedata[0];
   assign avm_mem_gmem_0_DDR_port_0_0_rw_byteenable = gmem_ic_avm_byteenable[0];
   assign gmem_ic_avm_waitrequest[0] = avm_mem_gmem_0_DDR_port_0_0_rw_waitrequest;
   assign gmem_ic_avm_readdata[0] = avm_mem_gmem_0_DDR_port_0_0_rw_readdata;
   assign gmem_ic_avm_readdatavalid[0] = avm_mem_gmem_0_DDR_port_0_0_rw_readdatavalid;
   assign avm_mem_gmem_0_DDR_port_1_0_rw_read = gmem_ic_avm_read[1];
   assign avm_mem_gmem_0_DDR_port_1_0_rw_write = gmem_ic_avm_write[1];
   assign avm_mem_gmem_0_DDR_port_1_0_rw_burstcount = gmem_ic_avm_burstcount[1];
   assign avm_mem_gmem_0_DDR_port_1_0_rw_address = gmem_ic_avm_address[1];
   assign avm_mem_gmem_0_DDR_port_1_0_rw_writedata = gmem_ic_avm_writedata[1];
   assign avm_mem_gmem_0_DDR_port_1_0_rw_byteenable = gmem_ic_avm_byteenable[1];
   assign gmem_ic_avm_waitrequest[1] = avm_mem_gmem_0_DDR_port_1_0_rw_waitrequest;
   assign gmem_ic_avm_readdata[1] = avm_mem_gmem_0_DDR_port_1_0_rw_readdata;
   assign gmem_ic_avm_readdatavalid[1] = avm_mem_gmem_0_DDR_port_1_0_rw_readdatavalid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull;
   // INST cra_ring_wrapper_inst of cra_ring_wrapper
   cra_ring_wrapper cra_ring_wrapper_inst
   (
      .clock(clock),
      .resetn(resetn),
      // AVS cra_ring_root_avs
      .cra_ring_root_avs_enable(cra_ring_root_avs_enable),
      .cra_ring_root_avs_read(cra_ring_root_avs_read),
      .cra_ring_root_avs_write(cra_ring_root_avs_write),
      .cra_ring_root_avs_address(cra_ring_root_avs_address),
      .cra_ring_root_avs_writedata(cra_ring_root_avs_writedata),
      .cra_ring_root_avs_byteenable(cra_ring_root_avs_byteenable),
      .cra_ring_root_avs_waitrequest(cra_ring_root_avs_waitrequest),
      .cra_ring_root_avs_readdata(cra_ring_root_avs_readdata),
      .cra_ring_root_avs_readdatavalid(cra_ring_root_avs_readdatavalid),
      // AVM cra_ring_avm_0
      .cra_ring_avm_0_enable(cra_ring_node_avm_wire_0_enable),
      .cra_ring_avm_0_read(cra_ring_node_avm_wire_0_read),
      .cra_ring_avm_0_write(cra_ring_node_avm_wire_0_write),
      .cra_ring_avm_0_address(cra_ring_node_avm_wire_0_address),
      .cra_ring_avm_0_writedata(cra_ring_node_avm_wire_0_writedata),
      .cra_ring_avm_0_byteenable(cra_ring_node_avm_wire_0_byteenable),
      .cra_ring_avm_0_readdata(cra_ring_node_avm_wire_0_readdata),
      .cra_ring_avm_0_readdatavalid(cra_ring_node_avm_wire_0_readdatavalid),
      .cra_ring_avm_0_burstcount(cra_ring_node_avm_wire_0_burstcount),
      // AVM cra_ring_avm_1
      .cra_ring_avm_1_enable(cra_ring_node_avm_wire_1_enable),
      .cra_ring_avm_1_read(cra_ring_node_avm_wire_1_read),
      .cra_ring_avm_1_write(cra_ring_node_avm_wire_1_write),
      .cra_ring_avm_1_address(cra_ring_node_avm_wire_1_address),
      .cra_ring_avm_1_writedata(cra_ring_node_avm_wire_1_writedata),
      .cra_ring_avm_1_byteenable(cra_ring_node_avm_wire_1_byteenable),
      .cra_ring_avm_1_readdata(cra_ring_node_avm_wire_1_readdata),
      .cra_ring_avm_1_readdatavalid(cra_ring_node_avm_wire_1_readdatavalid),
      .cra_ring_avm_1_burstcount(cra_ring_node_avm_wire_1_burstcount),
      // AVM cra_ring_avm_2
      .cra_ring_avm_2_enable(cra_ring_node_avm_wire_2_enable),
      .cra_ring_avm_2_read(cra_ring_node_avm_wire_2_read),
      .cra_ring_avm_2_write(cra_ring_node_avm_wire_2_write),
      .cra_ring_avm_2_address(cra_ring_node_avm_wire_2_address),
      .cra_ring_avm_2_writedata(cra_ring_node_avm_wire_2_writedata),
      .cra_ring_avm_2_byteenable(cra_ring_node_avm_wire_2_byteenable),
      .cra_ring_avm_2_readdata(cra_ring_node_avm_wire_2_readdata),
      .cra_ring_avm_2_readdatavalid(cra_ring_node_avm_wire_2_readdatavalid),
      .cra_ring_avm_2_burstcount(cra_ring_node_avm_wire_2_burstcount),
      // AVM cra_ring_avm_3
      .cra_ring_avm_3_enable(cra_ring_node_avm_wire_3_enable),
      .cra_ring_avm_3_read(cra_ring_node_avm_wire_3_read),
      .cra_ring_avm_3_write(cra_ring_node_avm_wire_3_write),
      .cra_ring_avm_3_address(cra_ring_node_avm_wire_3_address),
      .cra_ring_avm_3_writedata(cra_ring_node_avm_wire_3_writedata),
      .cra_ring_avm_3_byteenable(cra_ring_node_avm_wire_3_byteenable),
      .cra_ring_avm_3_readdata(cra_ring_node_avm_wire_3_readdata),
      .cra_ring_avm_3_readdatavalid(cra_ring_node_avm_wire_3_readdatavalid),
      .cra_ring_avm_3_burstcount(cra_ring_node_avm_wire_3_burstcount),
      // AVM cra_ring_avm_4
      .cra_ring_avm_4_enable(cra_ring_node_avm_wire_4_enable),
      .cra_ring_avm_4_read(cra_ring_node_avm_wire_4_read),
      .cra_ring_avm_4_write(cra_ring_node_avm_wire_4_write),
      .cra_ring_avm_4_address(cra_ring_node_avm_wire_4_address),
      .cra_ring_avm_4_writedata(cra_ring_node_avm_wire_4_writedata),
      .cra_ring_avm_4_byteenable(cra_ring_node_avm_wire_4_byteenable),
      .cra_ring_avm_4_readdata(cra_ring_node_avm_wire_4_readdata),
      .cra_ring_avm_4_readdatavalid(cra_ring_node_avm_wire_4_readdatavalid),
      .cra_ring_avm_4_burstcount(cra_ring_node_avm_wire_4_burstcount),
      // AVM cra_ring_avm_5
      .cra_ring_avm_5_enable(cra_ring_node_avm_wire_5_enable),
      .cra_ring_avm_5_read(cra_ring_node_avm_wire_5_read),
      .cra_ring_avm_5_write(cra_ring_node_avm_wire_5_write),
      .cra_ring_avm_5_address(cra_ring_node_avm_wire_5_address),
      .cra_ring_avm_5_writedata(cra_ring_node_avm_wire_5_writedata),
      .cra_ring_avm_5_byteenable(cra_ring_node_avm_wire_5_byteenable),
      .cra_ring_avm_5_readdata(cra_ring_node_avm_wire_5_readdata),
      .cra_ring_avm_5_readdatavalid(cra_ring_node_avm_wire_5_readdatavalid),
      .cra_ring_avm_5_burstcount(cra_ring_node_avm_wire_5_burstcount),
      // AVM cra_ring_avm_6
      .cra_ring_avm_6_enable(cra_ring_node_avm_wire_6_enable),
      .cra_ring_avm_6_read(cra_ring_node_avm_wire_6_read),
      .cra_ring_avm_6_write(cra_ring_node_avm_wire_6_write),
      .cra_ring_avm_6_address(cra_ring_node_avm_wire_6_address),
      .cra_ring_avm_6_writedata(cra_ring_node_avm_wire_6_writedata),
      .cra_ring_avm_6_byteenable(cra_ring_node_avm_wire_6_byteenable),
      .cra_ring_avm_6_readdata(cra_ring_node_avm_wire_6_readdata),
      .cra_ring_avm_6_readdatavalid(cra_ring_node_avm_wire_6_readdatavalid),
      .cra_ring_avm_6_burstcount(cra_ring_node_avm_wire_6_burstcount),
      // AVM cra_ring_avm_7
      .cra_ring_avm_7_enable(cra_ring_node_avm_wire_7_enable),
      .cra_ring_avm_7_read(cra_ring_node_avm_wire_7_read),
      .cra_ring_avm_7_write(cra_ring_node_avm_wire_7_write),
      .cra_ring_avm_7_address(cra_ring_node_avm_wire_7_address),
      .cra_ring_avm_7_writedata(cra_ring_node_avm_wire_7_writedata),
      .cra_ring_avm_7_byteenable(cra_ring_node_avm_wire_7_byteenable),
      .cra_ring_avm_7_readdata(cra_ring_node_avm_wire_7_readdata),
      .cra_ring_avm_7_readdatavalid(cra_ring_node_avm_wire_7_readdatavalid),
      .cra_ring_avm_7_burstcount(cra_ring_node_avm_wire_7_burstcount),
      // AVM cra_ring_avm_8
      .cra_ring_avm_8_enable(cra_ring_node_avm_wire_8_enable),
      .cra_ring_avm_8_read(cra_ring_node_avm_wire_8_read),
      .cra_ring_avm_8_write(cra_ring_node_avm_wire_8_write),
      .cra_ring_avm_8_address(cra_ring_node_avm_wire_8_address),
      .cra_ring_avm_8_writedata(cra_ring_node_avm_wire_8_writedata),
      .cra_ring_avm_8_byteenable(cra_ring_node_avm_wire_8_byteenable),
      .cra_ring_avm_8_readdata(cra_ring_node_avm_wire_8_readdata),
      .cra_ring_avm_8_readdatavalid(cra_ring_node_avm_wire_8_readdatavalid),
      .cra_ring_avm_8_burstcount(cra_ring_node_avm_wire_8_burstcount),
      // AVM cra_ring_avm_9
      .cra_ring_avm_9_enable(cra_ring_node_avm_wire_9_enable),
      .cra_ring_avm_9_read(cra_ring_node_avm_wire_9_read),
      .cra_ring_avm_9_write(cra_ring_node_avm_wire_9_write),
      .cra_ring_avm_9_address(cra_ring_node_avm_wire_9_address),
      .cra_ring_avm_9_writedata(cra_ring_node_avm_wire_9_writedata),
      .cra_ring_avm_9_byteenable(cra_ring_node_avm_wire_9_byteenable),
      .cra_ring_avm_9_readdata(cra_ring_node_avm_wire_9_readdata),
      .cra_ring_avm_9_readdatavalid(cra_ring_node_avm_wire_9_readdatavalid),
      .cra_ring_avm_9_burstcount(cra_ring_node_avm_wire_9_burstcount),
      // AVM cra_ring_avm_10
      .cra_ring_avm_10_enable(cra_ring_node_avm_wire_10_enable),
      .cra_ring_avm_10_read(cra_ring_node_avm_wire_10_read),
      .cra_ring_avm_10_write(cra_ring_node_avm_wire_10_write),
      .cra_ring_avm_10_address(cra_ring_node_avm_wire_10_address),
      .cra_ring_avm_10_writedata(cra_ring_node_avm_wire_10_writedata),
      .cra_ring_avm_10_byteenable(cra_ring_node_avm_wire_10_byteenable),
      .cra_ring_avm_10_readdata(cra_ring_node_avm_wire_10_readdata),
      .cra_ring_avm_10_readdatavalid(cra_ring_node_avm_wire_10_readdatavalid),
      .cra_ring_avm_10_burstcount(cra_ring_node_avm_wire_10_burstcount),
      // AVM cra_ring_avm_11
      .cra_ring_avm_11_enable(cra_ring_node_avm_wire_11_enable),
      .cra_ring_avm_11_read(cra_ring_node_avm_wire_11_read),
      .cra_ring_avm_11_write(cra_ring_node_avm_wire_11_write),
      .cra_ring_avm_11_address(cra_ring_node_avm_wire_11_address),
      .cra_ring_avm_11_writedata(cra_ring_node_avm_wire_11_writedata),
      .cra_ring_avm_11_byteenable(cra_ring_node_avm_wire_11_byteenable),
      .cra_ring_avm_11_readdata(cra_ring_node_avm_wire_11_readdata),
      .cra_ring_avm_11_readdatavalid(cra_ring_node_avm_wire_11_readdatavalid),
      .cra_ring_avm_11_burstcount(cra_ring_node_avm_wire_11_burstcount)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k0_ZTS18LoopBackMainKernel_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k0_ZTS18LoopBackMainKernel_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k0_ZTS18LoopBackMainKernel,
   // AVS avs_k0_ZTS18LoopBackMainKernel_cra
   input logic avs_k0_ZTS18LoopBackMainKernel_cra_enable,
   input logic avs_k0_ZTS18LoopBackMainKernel_cra_read,
   input logic avs_k0_ZTS18LoopBackMainKernel_cra_write,
   input logic [4:0] avs_k0_ZTS18LoopBackMainKernel_cra_address,
   input logic [63:0] avs_k0_ZTS18LoopBackMainKernel_cra_writedata,
   input logic [7:0] avs_k0_ZTS18LoopBackMainKernel_cra_byteenable,
   output logic [63:0] avs_k0_ZTS18LoopBackMainKernel_cra_readdata,
   output logic avs_k0_ZTS18LoopBackMainKernel_cra_readdatavalid,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k0_ZTS18LoopBackMainKernel_start;
   logic [0:0] k0_ZTS18LoopBackMainKernel_start_chain;
   logic [0:0] k0_ZTS18LoopBackMainKernel_start_kernel_copy;
   logic [0:0] k0_ZTS18LoopBackMainKernel_start_task_fd;
   logic [0:0] k0_ZTS18LoopBackMainKernel_start_finish_element;
   logic k0_ZTS18LoopBackMainKernel_finish_sig;
   logic [0:0] k0_ZTS18LoopBackMainKernel_finish_kernel_copy;
   logic [0:0] k0_ZTS18LoopBackMainKernel_finish_chain;
   logic [63:0] k0_ZTS18LoopBackMainKernel_global_size [2:0];
   logic [31:0] k0_ZTS18LoopBackMainKernel_num_groups [2:0];
   logic [31:0] k0_ZTS18LoopBackMainKernel_local_size [2:0];
   logic [63:0] k0_ZTS18LoopBackMainKernel_global_offset [2:0];
   logic [31:0] k0_ZTS18LoopBackMainKernel_work_dim;
   logic [31:0] k0_ZTS18LoopBackMainKernel_wg_size;
   logic [0:0] k0_ZTS18LoopBackMainKernel_wg_disp_stall_in;
   logic [0:0] k0_ZTS18LoopBackMainKernel_wg_disp_stall_in_lookahead;
   logic [0:0] k0_ZTS18LoopBackMainKernel_wg_disp_valid_out;
   logic k0_ZTS18LoopBackMainKernel_wg_disp_start_out;
   logic [31:0] k0_ZTS18LoopBackMainKernel_wg_disp_group_id_out [2:0];
   logic [31:0] k0_ZTS18LoopBackMainKernel_wg_disp_global_id_base_out [2:0];
   logic k0_ZTS18LoopBackMainKernel_wg_disp_dispatched_all_groups;
   logic [63:0] k0_ZTS18LoopBackMainKernel_global_id [1][2:0];
   logic [31:0] k0_ZTS18LoopBackMainKernel_local_id [1][2:0];
   logic [31:0] k0_ZTS18LoopBackMainKernel_group_id [1][2:0];
   logic [0:0] k0_ZTS18LoopBackMainKernel_pending_write;
   logic [0:0] k0_ZTS18LoopBackMainKernel_lsu_active;
   logic [0:0] k0_ZTS18LoopBackMainKernel_valid_in;
   logic [0:0] k0_ZTS18LoopBackMainKernel_valid_out;
   logic [0:0] k0_ZTS18LoopBackMainKernel_stall_in;
   logic [0:0] k0_ZTS18LoopBackMainKernel_stall_out;
   logic k0_ZTS18LoopBackMainKernel_cra_pending_write;
   logic k0_ZTS18LoopBackMainKernel_cra_lsu_active;
   logic k0_ZTS18LoopBackMainKernel_cra_valid_in;
   logic [63:0] k0_ZTS18LoopBackMainKernel_kernel_arguments;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_almost_full;

   assign k0_ZTS18LoopBackMainKernel_start_chain[0] = k0_ZTS18LoopBackMainKernel_start;
   assign k0_ZTS18LoopBackMainKernel_finish_chain[0] = 1'b1;
   assign k0_ZTS18LoopBackMainKernel_cra_pending_write = |k0_ZTS18LoopBackMainKernel_pending_write;
   assign k0_ZTS18LoopBackMainKernel_cra_lsu_active = |k0_ZTS18LoopBackMainKernel_lsu_active;
   assign k0_ZTS18LoopBackMainKernel_cra_valid_in = |k0_ZTS18LoopBackMainKernel_valid_in;
   assign k0_ZTS18LoopBackMainKernel_stall_in = 0;
   // INST k0_ZTS18LoopBackMainKernel_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k0_ZTS18LoopBackMainKernel_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k0_ZTS18LoopBackMainKernel_start),
      .num_groups(k0_ZTS18LoopBackMainKernel_num_groups),
      .local_size(k0_ZTS18LoopBackMainKernel_local_size),
      .stall_in(k0_ZTS18LoopBackMainKernel_wg_disp_stall_in),
      .stall_in_lookahead(k0_ZTS18LoopBackMainKernel_wg_disp_stall_in_lookahead),
      .valid_out(k0_ZTS18LoopBackMainKernel_wg_disp_valid_out),
      .group_id_out(k0_ZTS18LoopBackMainKernel_wg_disp_group_id_out),
      .global_id_base_out(k0_ZTS18LoopBackMainKernel_wg_disp_global_id_base_out),
      .start_out(k0_ZTS18LoopBackMainKernel_wg_disp_start_out),
      .dispatched_all_groups(k0_ZTS18LoopBackMainKernel_wg_disp_dispatched_all_groups)
   );

   // INST k0_ZTS18LoopBackMainKernel_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k0_ZTS18LoopBackMainKernel_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k0_ZTS18LoopBackMainKernel_start),
      .wg_size(k0_ZTS18LoopBackMainKernel_wg_size),
      .wg_dispatch_valid_out(k0_ZTS18LoopBackMainKernel_wg_disp_valid_out),
      .wg_dispatch_stall_in(k0_ZTS18LoopBackMainKernel_wg_disp_stall_in),
      .dispatched_all_groups(k0_ZTS18LoopBackMainKernel_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k0_ZTS18LoopBackMainKernel_valid_out),
      .kernel_copy_stall_in(k0_ZTS18LoopBackMainKernel_stall_in),
      .pending_writes(k0_ZTS18LoopBackMainKernel_cra_pending_write),
      .finish(k0_ZTS18LoopBackMainKernel_finish_sig)
   );

   // INST k0_ZTS18LoopBackMainKernel_cra_agent_inst of k0_ZTS18LoopBackMainKernel_function_cra_agent
   k0_ZTS18LoopBackMainKernel_function_cra_agent k0_ZTS18LoopBackMainKernel_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k0_ZTS18LoopBackMainKernel_start),
      .finish(k0_ZTS18LoopBackMainKernel_finish_sig),
      .global_offset_0(k0_ZTS18LoopBackMainKernel_global_offset[0]),
      .global_offset_1(k0_ZTS18LoopBackMainKernel_global_offset[1]),
      .global_offset_2(k0_ZTS18LoopBackMainKernel_global_offset[2]),
      .work_dim(k0_ZTS18LoopBackMainKernel_work_dim),
      .has_a_lsu_active(k0_ZTS18LoopBackMainKernel_cra_lsu_active),
      .has_a_write_pending(k0_ZTS18LoopBackMainKernel_cra_pending_write),
      .valid_in(k0_ZTS18LoopBackMainKernel_cra_valid_in),
      .global_size_0(k0_ZTS18LoopBackMainKernel_global_size[0]),
      .global_size_1(k0_ZTS18LoopBackMainKernel_global_size[1]),
      .global_size_2(k0_ZTS18LoopBackMainKernel_global_size[2]),
      .num_groups_0(k0_ZTS18LoopBackMainKernel_num_groups[0]),
      .num_groups_1(k0_ZTS18LoopBackMainKernel_num_groups[1]),
      .num_groups_2(k0_ZTS18LoopBackMainKernel_num_groups[2]),
      .local_size_0(k0_ZTS18LoopBackMainKernel_local_size[0]),
      .local_size_1(k0_ZTS18LoopBackMainKernel_local_size[1]),
      .local_size_2(k0_ZTS18LoopBackMainKernel_local_size[2]),
      .workgroup_size(k0_ZTS18LoopBackMainKernel_wg_size),
      .kernel_arguments(k0_ZTS18LoopBackMainKernel_kernel_arguments),
      .cra_irq(cra_irq_k0_ZTS18LoopBackMainKernel),
      // AVS avs_cra
      .avs_cra_enable(avs_k0_ZTS18LoopBackMainKernel_cra_enable),
      .avs_cra_read(avs_k0_ZTS18LoopBackMainKernel_cra_read),
      .avs_cra_write(avs_k0_ZTS18LoopBackMainKernel_cra_write),
      .avs_cra_address(avs_k0_ZTS18LoopBackMainKernel_cra_address),
      .avs_cra_writedata(avs_k0_ZTS18LoopBackMainKernel_cra_writedata),
      .avs_cra_byteenable(avs_k0_ZTS18LoopBackMainKernel_cra_byteenable),
      .avs_cra_readdata(avs_k0_ZTS18LoopBackMainKernel_cra_readdata),
      .avs_cra_readdatavalid(avs_k0_ZTS18LoopBackMainKernel_cra_readdatavalid)
   );

   // INST k0_ZTS18LoopBackMainKernel_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k0_ZTS18LoopBackMainKernel_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k0_ZTS18LoopBackMainKernel_wg_disp_start_out),
      .valid_in(k0_ZTS18LoopBackMainKernel_wg_disp_valid_out[0]),
      .stall_out(k0_ZTS18LoopBackMainKernel_wg_disp_stall_in[0]),
      .stall_out_lookahead(k0_ZTS18LoopBackMainKernel_wg_disp_stall_in_lookahead[0]),
      .stall_in(k0_ZTS18LoopBackMainKernel_stall_out[0]),
      .valid_out(k0_ZTS18LoopBackMainKernel_valid_in[0]),
      .group_id_in(k0_ZTS18LoopBackMainKernel_wg_disp_group_id_out),
      .global_id_base_in(k0_ZTS18LoopBackMainKernel_wg_disp_global_id_base_out),
      .local_size(k0_ZTS18LoopBackMainKernel_local_size),
      .global_size(k0_ZTS18LoopBackMainKernel_global_size),
      .global_work_offset(k0_ZTS18LoopBackMainKernel_global_offset),
      .local_id(k0_ZTS18LoopBackMainKernel_local_id[0]),
      .global_id(k0_ZTS18LoopBackMainKernel_global_id[0]),
      .group_id(k0_ZTS18LoopBackMainKernel_group_id[0])
   );

   // INST k0_ZTS18LoopBackMainKernel_inst_0 of k0_ZTS18LoopBackMainKernel_top_wrapper_0
   k0_ZTS18LoopBackMainKernel_top_wrapper_0 k0_ZTS18LoopBackMainKernel_inst_0
   (
      .start(k0_ZTS18LoopBackMainKernel_start_kernel_copy[0]),
      .kernel_arguments(k0_ZTS18LoopBackMainKernel_kernel_arguments),
      .work_dim(k0_ZTS18LoopBackMainKernel_work_dim),
      .global_offset(k0_ZTS18LoopBackMainKernel_global_offset),
      .kernel_valid_out(k0_ZTS18LoopBackMainKernel_valid_out[0]),
      .has_a_write_pending(k0_ZTS18LoopBackMainKernel_pending_write[0]),
      .has_a_lsu_active(k0_ZTS18LoopBackMainKernel_lsu_active[0]),
      .global_id(k0_ZTS18LoopBackMainKernel_global_id[0]),
      .local_id(k0_ZTS18LoopBackMainKernel_local_id[0]),
      .group_id(k0_ZTS18LoopBackMainKernel_group_id[0]),
      .global_size(k0_ZTS18LoopBackMainKernel_global_size),
      .local_size(k0_ZTS18LoopBackMainKernel_local_size),
      .num_groups(k0_ZTS18LoopBackMainKernel_num_groups),
      .workgroup_size(k0_ZTS18LoopBackMainKernel_wg_size),
      .kernel_stall_out(k0_ZTS18LoopBackMainKernel_stall_out[0]),
      .kernel_valid_in(k0_ZTS18LoopBackMainKernel_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_almost_full),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k0_ZTS18LoopBackMainKernel_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k0_ZTS18LoopBackMainKernel_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k0_ZTS18LoopBackMainKernel_start_chain[0]),
      .start_kernel(k0_ZTS18LoopBackMainKernel_start_kernel_copy[0]),
      .start_finish_detector(k0_ZTS18LoopBackMainKernel_start_task_fd[0]),
      .start_finish_chain_element(k0_ZTS18LoopBackMainKernel_start_finish_element[0]),
      .start_chain()
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(4),
      .DATA_W(32),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k1_ZTS20LoopBackReadIOPipeID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k1_ZTS20LoopBackReadIOPipeID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k1_ZTS20LoopBackReadIOPipeID,
   // AVS avs_k1_ZTS20LoopBackReadIOPipeID_cra
   input logic avs_k1_ZTS20LoopBackReadIOPipeID_cra_enable,
   input logic avs_k1_ZTS20LoopBackReadIOPipeID_cra_read,
   input logic avs_k1_ZTS20LoopBackReadIOPipeID_cra_write,
   input logic [4:0] avs_k1_ZTS20LoopBackReadIOPipeID_cra_address,
   input logic [63:0] avs_k1_ZTS20LoopBackReadIOPipeID_cra_writedata,
   input logic [7:0] avs_k1_ZTS20LoopBackReadIOPipeID_cra_byteenable,
   output logic [63:0] avs_k1_ZTS20LoopBackReadIOPipeID_cra_readdata,
   output logic avs_k1_ZTS20LoopBackReadIOPipeID_cra_readdatavalid,
   // AVM k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID
   output logic k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_enable,
   output logic k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_read,
   output logic k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_write,
   output logic [32:0] k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_address,
   output logic [511:0] k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_writedata,
   output logic [63:0] k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_byteenable,
   input logic k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_waitrequest,
   input logic [511:0] k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdata,
   input logic k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdatavalid,
   output logic [4:0] k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_burstcount,
   input logic k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_writeack,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k1_ZTS20LoopBackReadIOPipeID_start;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_start_chain;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_start_kernel_copy;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_start_task_fd;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_start_finish_element;
   logic k1_ZTS20LoopBackReadIOPipeID_finish_sig;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_finish_kernel_copy;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_finish_chain;
   logic [63:0] k1_ZTS20LoopBackReadIOPipeID_global_size [2:0];
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_num_groups [2:0];
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_local_size [2:0];
   logic [63:0] k1_ZTS20LoopBackReadIOPipeID_global_offset [2:0];
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_work_dim;
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_wg_size;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_wg_disp_stall_in;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_wg_disp_stall_in_lookahead;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_wg_disp_valid_out;
   logic k1_ZTS20LoopBackReadIOPipeID_wg_disp_start_out;
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_wg_disp_group_id_out [2:0];
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_wg_disp_global_id_base_out [2:0];
   logic k1_ZTS20LoopBackReadIOPipeID_wg_disp_dispatched_all_groups;
   logic [63:0] k1_ZTS20LoopBackReadIOPipeID_global_id [1][2:0];
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_local_id [1][2:0];
   logic [31:0] k1_ZTS20LoopBackReadIOPipeID_group_id [1][2:0];
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_pending_write;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_lsu_active;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_valid_in;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_valid_out;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_stall_in;
   logic [0:0] k1_ZTS20LoopBackReadIOPipeID_stall_out;
   logic k1_ZTS20LoopBackReadIOPipeID_cra_pending_write;
   logic k1_ZTS20LoopBackReadIOPipeID_cra_lsu_active;
   logic k1_ZTS20LoopBackReadIOPipeID_cra_valid_in;
   logic [127:0] k1_ZTS20LoopBackReadIOPipeID_kernel_arguments;

   assign k1_ZTS20LoopBackReadIOPipeID_start_chain[0] = k1_ZTS20LoopBackReadIOPipeID_start;
   assign k1_ZTS20LoopBackReadIOPipeID_finish_chain[0] = 1'b1;
   assign k1_ZTS20LoopBackReadIOPipeID_cra_pending_write = |k1_ZTS20LoopBackReadIOPipeID_pending_write;
   assign k1_ZTS20LoopBackReadIOPipeID_cra_lsu_active = |k1_ZTS20LoopBackReadIOPipeID_lsu_active;
   assign k1_ZTS20LoopBackReadIOPipeID_cra_valid_in = |k1_ZTS20LoopBackReadIOPipeID_valid_in;
   assign k1_ZTS20LoopBackReadIOPipeID_stall_in = 0;
   // INST k1_ZTS20LoopBackReadIOPipeID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k1_ZTS20LoopBackReadIOPipeID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k1_ZTS20LoopBackReadIOPipeID_start),
      .num_groups(k1_ZTS20LoopBackReadIOPipeID_num_groups),
      .local_size(k1_ZTS20LoopBackReadIOPipeID_local_size),
      .stall_in(k1_ZTS20LoopBackReadIOPipeID_wg_disp_stall_in),
      .stall_in_lookahead(k1_ZTS20LoopBackReadIOPipeID_wg_disp_stall_in_lookahead),
      .valid_out(k1_ZTS20LoopBackReadIOPipeID_wg_disp_valid_out),
      .group_id_out(k1_ZTS20LoopBackReadIOPipeID_wg_disp_group_id_out),
      .global_id_base_out(k1_ZTS20LoopBackReadIOPipeID_wg_disp_global_id_base_out),
      .start_out(k1_ZTS20LoopBackReadIOPipeID_wg_disp_start_out),
      .dispatched_all_groups(k1_ZTS20LoopBackReadIOPipeID_wg_disp_dispatched_all_groups)
   );

   // INST k1_ZTS20LoopBackReadIOPipeID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k1_ZTS20LoopBackReadIOPipeID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k1_ZTS20LoopBackReadIOPipeID_start),
      .wg_size(k1_ZTS20LoopBackReadIOPipeID_wg_size),
      .wg_dispatch_valid_out(k1_ZTS20LoopBackReadIOPipeID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k1_ZTS20LoopBackReadIOPipeID_wg_disp_stall_in),
      .dispatched_all_groups(k1_ZTS20LoopBackReadIOPipeID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k1_ZTS20LoopBackReadIOPipeID_valid_out),
      .kernel_copy_stall_in(k1_ZTS20LoopBackReadIOPipeID_stall_in),
      .pending_writes(k1_ZTS20LoopBackReadIOPipeID_cra_pending_write),
      .finish(k1_ZTS20LoopBackReadIOPipeID_finish_sig)
   );

   // INST k1_ZTS20LoopBackReadIOPipeID_cra_agent_inst of k1_ZTS20LoopBackReadIOPipeID_function_cra_agent
   k1_ZTS20LoopBackReadIOPipeID_function_cra_agent k1_ZTS20LoopBackReadIOPipeID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k1_ZTS20LoopBackReadIOPipeID_start),
      .finish(k1_ZTS20LoopBackReadIOPipeID_finish_sig),
      .global_offset_0(k1_ZTS20LoopBackReadIOPipeID_global_offset[0]),
      .global_offset_1(k1_ZTS20LoopBackReadIOPipeID_global_offset[1]),
      .global_offset_2(k1_ZTS20LoopBackReadIOPipeID_global_offset[2]),
      .work_dim(k1_ZTS20LoopBackReadIOPipeID_work_dim),
      .has_a_lsu_active(k1_ZTS20LoopBackReadIOPipeID_cra_lsu_active),
      .has_a_write_pending(k1_ZTS20LoopBackReadIOPipeID_cra_pending_write),
      .valid_in(k1_ZTS20LoopBackReadIOPipeID_cra_valid_in),
      .global_size_0(k1_ZTS20LoopBackReadIOPipeID_global_size[0]),
      .global_size_1(k1_ZTS20LoopBackReadIOPipeID_global_size[1]),
      .global_size_2(k1_ZTS20LoopBackReadIOPipeID_global_size[2]),
      .num_groups_0(k1_ZTS20LoopBackReadIOPipeID_num_groups[0]),
      .num_groups_1(k1_ZTS20LoopBackReadIOPipeID_num_groups[1]),
      .num_groups_2(k1_ZTS20LoopBackReadIOPipeID_num_groups[2]),
      .local_size_0(k1_ZTS20LoopBackReadIOPipeID_local_size[0]),
      .local_size_1(k1_ZTS20LoopBackReadIOPipeID_local_size[1]),
      .local_size_2(k1_ZTS20LoopBackReadIOPipeID_local_size[2]),
      .workgroup_size(k1_ZTS20LoopBackReadIOPipeID_wg_size),
      .kernel_arguments(k1_ZTS20LoopBackReadIOPipeID_kernel_arguments),
      .cra_irq(cra_irq_k1_ZTS20LoopBackReadIOPipeID),
      // AVS avs_cra
      .avs_cra_enable(avs_k1_ZTS20LoopBackReadIOPipeID_cra_enable),
      .avs_cra_read(avs_k1_ZTS20LoopBackReadIOPipeID_cra_read),
      .avs_cra_write(avs_k1_ZTS20LoopBackReadIOPipeID_cra_write),
      .avs_cra_address(avs_k1_ZTS20LoopBackReadIOPipeID_cra_address),
      .avs_cra_writedata(avs_k1_ZTS20LoopBackReadIOPipeID_cra_writedata),
      .avs_cra_byteenable(avs_k1_ZTS20LoopBackReadIOPipeID_cra_byteenable),
      .avs_cra_readdata(avs_k1_ZTS20LoopBackReadIOPipeID_cra_readdata),
      .avs_cra_readdatavalid(avs_k1_ZTS20LoopBackReadIOPipeID_cra_readdatavalid)
   );

   // INST k1_ZTS20LoopBackReadIOPipeID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k1_ZTS20LoopBackReadIOPipeID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k1_ZTS20LoopBackReadIOPipeID_wg_disp_start_out),
      .valid_in(k1_ZTS20LoopBackReadIOPipeID_wg_disp_valid_out[0]),
      .stall_out(k1_ZTS20LoopBackReadIOPipeID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k1_ZTS20LoopBackReadIOPipeID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k1_ZTS20LoopBackReadIOPipeID_stall_out[0]),
      .valid_out(k1_ZTS20LoopBackReadIOPipeID_valid_in[0]),
      .group_id_in(k1_ZTS20LoopBackReadIOPipeID_wg_disp_group_id_out),
      .global_id_base_in(k1_ZTS20LoopBackReadIOPipeID_wg_disp_global_id_base_out),
      .local_size(k1_ZTS20LoopBackReadIOPipeID_local_size),
      .global_size(k1_ZTS20LoopBackReadIOPipeID_global_size),
      .global_work_offset(k1_ZTS20LoopBackReadIOPipeID_global_offset),
      .local_id(k1_ZTS20LoopBackReadIOPipeID_local_id[0]),
      .global_id(k1_ZTS20LoopBackReadIOPipeID_global_id[0]),
      .group_id(k1_ZTS20LoopBackReadIOPipeID_group_id[0])
   );

   // INST k1_ZTS20LoopBackReadIOPipeID_inst_0 of k1_ZTS20LoopBackReadIOPipeID_top_wrapper_0
   k1_ZTS20LoopBackReadIOPipeID_top_wrapper_0 k1_ZTS20LoopBackReadIOPipeID_inst_0
   (
      .start(k1_ZTS20LoopBackReadIOPipeID_start_kernel_copy[0]),
      .kernel_arguments(k1_ZTS20LoopBackReadIOPipeID_kernel_arguments),
      .work_dim(k1_ZTS20LoopBackReadIOPipeID_work_dim),
      .global_offset(k1_ZTS20LoopBackReadIOPipeID_global_offset),
      .kernel_valid_out(k1_ZTS20LoopBackReadIOPipeID_valid_out[0]),
      .has_a_write_pending(k1_ZTS20LoopBackReadIOPipeID_pending_write[0]),
      .has_a_lsu_active(k1_ZTS20LoopBackReadIOPipeID_lsu_active[0]),
      .global_id(k1_ZTS20LoopBackReadIOPipeID_global_id[0]),
      .local_id(k1_ZTS20LoopBackReadIOPipeID_local_id[0]),
      .group_id(k1_ZTS20LoopBackReadIOPipeID_group_id[0]),
      .global_size(k1_ZTS20LoopBackReadIOPipeID_global_size),
      .local_size(k1_ZTS20LoopBackReadIOPipeID_local_size),
      .num_groups(k1_ZTS20LoopBackReadIOPipeID_num_groups),
      .workgroup_size(k1_ZTS20LoopBackReadIOPipeID_wg_size),
      .kernel_stall_out(k1_ZTS20LoopBackReadIOPipeID_stall_out[0]),
      .kernel_valid_in(k1_ZTS20LoopBackReadIOPipeID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k1_ZTS20LoopBackReadIOPipeID
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_enable(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_enable),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_read(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_read),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_write(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_write),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_address(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_address),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_writedata(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_writedata),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_byteenable(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_byteenable),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_waitrequest(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_waitrequest),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdata(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdata),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdatavalid(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdatavalid),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_burstcount(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_burstcount),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_writeack(k1_ZTS20LoopBackReadIOPipeID_0_avm_lm_k1_ZTS20LoopBackReadIOPipeID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k1_ZTS20LoopBackReadIOPipeID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k1_ZTS20LoopBackReadIOPipeID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k1_ZTS20LoopBackReadIOPipeID_start_chain[0]),
      .start_kernel(k1_ZTS20LoopBackReadIOPipeID_start_kernel_copy[0]),
      .start_finish_detector(k1_ZTS20LoopBackReadIOPipeID_start_task_fd[0]),
      .start_finish_chain_element(k1_ZTS20LoopBackReadIOPipeID_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k2_ZTS21LoopBackWriteIOPipeID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k2_ZTS21LoopBackWriteIOPipeID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k2_ZTS21LoopBackWriteIOPipeID,
   // AVS avs_k2_ZTS21LoopBackWriteIOPipeID_cra
   input logic avs_k2_ZTS21LoopBackWriteIOPipeID_cra_enable,
   input logic avs_k2_ZTS21LoopBackWriteIOPipeID_cra_read,
   input logic avs_k2_ZTS21LoopBackWriteIOPipeID_cra_write,
   input logic [4:0] avs_k2_ZTS21LoopBackWriteIOPipeID_cra_address,
   input logic [63:0] avs_k2_ZTS21LoopBackWriteIOPipeID_cra_writedata,
   input logic [7:0] avs_k2_ZTS21LoopBackWriteIOPipeID_cra_byteenable,
   output logic [63:0] avs_k2_ZTS21LoopBackWriteIOPipeID_cra_readdata,
   output logic avs_k2_ZTS21LoopBackWriteIOPipeID_cra_readdatavalid,
   // AVM k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID
   output logic k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_enable,
   output logic k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_read,
   output logic k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_write,
   output logic [32:0] k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_address,
   output logic [511:0] k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writedata,
   output logic [63:0] k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_byteenable,
   input logic k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_waitrequest,
   input logic [511:0] k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdata,
   input logic k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdatavalid,
   output logic [4:0] k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_burstcount,
   input logic k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writeack,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k2_ZTS21LoopBackWriteIOPipeID_start;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_start_chain;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_start_kernel_copy;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_start_task_fd;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_start_finish_element;
   logic k2_ZTS21LoopBackWriteIOPipeID_finish_sig;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_finish_kernel_copy;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_finish_chain;
   logic [63:0] k2_ZTS21LoopBackWriteIOPipeID_global_size [2:0];
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_num_groups [2:0];
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_local_size [2:0];
   logic [63:0] k2_ZTS21LoopBackWriteIOPipeID_global_offset [2:0];
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_work_dim;
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_wg_size;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_wg_disp_stall_in;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_wg_disp_stall_in_lookahead;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_wg_disp_valid_out;
   logic k2_ZTS21LoopBackWriteIOPipeID_wg_disp_start_out;
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_wg_disp_group_id_out [2:0];
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_wg_disp_global_id_base_out [2:0];
   logic k2_ZTS21LoopBackWriteIOPipeID_wg_disp_dispatched_all_groups;
   logic [63:0] k2_ZTS21LoopBackWriteIOPipeID_global_id [1][2:0];
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_local_id [1][2:0];
   logic [31:0] k2_ZTS21LoopBackWriteIOPipeID_group_id [1][2:0];
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_pending_write;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_lsu_active;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_valid_in;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_valid_out;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_stall_in;
   logic [0:0] k2_ZTS21LoopBackWriteIOPipeID_stall_out;
   logic k2_ZTS21LoopBackWriteIOPipeID_cra_pending_write;
   logic k2_ZTS21LoopBackWriteIOPipeID_cra_lsu_active;
   logic k2_ZTS21LoopBackWriteIOPipeID_cra_valid_in;
   logic [127:0] k2_ZTS21LoopBackWriteIOPipeID_kernel_arguments;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_almost_full;

   assign k2_ZTS21LoopBackWriteIOPipeID_start_chain[0] = k2_ZTS21LoopBackWriteIOPipeID_start;
   assign k2_ZTS21LoopBackWriteIOPipeID_finish_chain[0] = 1'b1;
   assign k2_ZTS21LoopBackWriteIOPipeID_cra_pending_write = |k2_ZTS21LoopBackWriteIOPipeID_pending_write;
   assign k2_ZTS21LoopBackWriteIOPipeID_cra_lsu_active = |k2_ZTS21LoopBackWriteIOPipeID_lsu_active;
   assign k2_ZTS21LoopBackWriteIOPipeID_cra_valid_in = |k2_ZTS21LoopBackWriteIOPipeID_valid_in;
   assign k2_ZTS21LoopBackWriteIOPipeID_stall_in = 0;
   // INST k2_ZTS21LoopBackWriteIOPipeID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k2_ZTS21LoopBackWriteIOPipeID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k2_ZTS21LoopBackWriteIOPipeID_start),
      .num_groups(k2_ZTS21LoopBackWriteIOPipeID_num_groups),
      .local_size(k2_ZTS21LoopBackWriteIOPipeID_local_size),
      .stall_in(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_stall_in),
      .stall_in_lookahead(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_stall_in_lookahead),
      .valid_out(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_valid_out),
      .group_id_out(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_group_id_out),
      .global_id_base_out(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_global_id_base_out),
      .start_out(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_start_out),
      .dispatched_all_groups(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_dispatched_all_groups)
   );

   // INST k2_ZTS21LoopBackWriteIOPipeID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k2_ZTS21LoopBackWriteIOPipeID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k2_ZTS21LoopBackWriteIOPipeID_start),
      .wg_size(k2_ZTS21LoopBackWriteIOPipeID_wg_size),
      .wg_dispatch_valid_out(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_stall_in),
      .dispatched_all_groups(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k2_ZTS21LoopBackWriteIOPipeID_valid_out),
      .kernel_copy_stall_in(k2_ZTS21LoopBackWriteIOPipeID_stall_in),
      .pending_writes(k2_ZTS21LoopBackWriteIOPipeID_cra_pending_write),
      .finish(k2_ZTS21LoopBackWriteIOPipeID_finish_sig)
   );

   // INST k2_ZTS21LoopBackWriteIOPipeID_cra_agent_inst of k2_ZTS21LoopBackWriteIOPipeID_function_cra_agent
   k2_ZTS21LoopBackWriteIOPipeID_function_cra_agent k2_ZTS21LoopBackWriteIOPipeID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k2_ZTS21LoopBackWriteIOPipeID_start),
      .finish(k2_ZTS21LoopBackWriteIOPipeID_finish_sig),
      .global_offset_0(k2_ZTS21LoopBackWriteIOPipeID_global_offset[0]),
      .global_offset_1(k2_ZTS21LoopBackWriteIOPipeID_global_offset[1]),
      .global_offset_2(k2_ZTS21LoopBackWriteIOPipeID_global_offset[2]),
      .work_dim(k2_ZTS21LoopBackWriteIOPipeID_work_dim),
      .has_a_lsu_active(k2_ZTS21LoopBackWriteIOPipeID_cra_lsu_active),
      .has_a_write_pending(k2_ZTS21LoopBackWriteIOPipeID_cra_pending_write),
      .valid_in(k2_ZTS21LoopBackWriteIOPipeID_cra_valid_in),
      .global_size_0(k2_ZTS21LoopBackWriteIOPipeID_global_size[0]),
      .global_size_1(k2_ZTS21LoopBackWriteIOPipeID_global_size[1]),
      .global_size_2(k2_ZTS21LoopBackWriteIOPipeID_global_size[2]),
      .num_groups_0(k2_ZTS21LoopBackWriteIOPipeID_num_groups[0]),
      .num_groups_1(k2_ZTS21LoopBackWriteIOPipeID_num_groups[1]),
      .num_groups_2(k2_ZTS21LoopBackWriteIOPipeID_num_groups[2]),
      .local_size_0(k2_ZTS21LoopBackWriteIOPipeID_local_size[0]),
      .local_size_1(k2_ZTS21LoopBackWriteIOPipeID_local_size[1]),
      .local_size_2(k2_ZTS21LoopBackWriteIOPipeID_local_size[2]),
      .workgroup_size(k2_ZTS21LoopBackWriteIOPipeID_wg_size),
      .kernel_arguments(k2_ZTS21LoopBackWriteIOPipeID_kernel_arguments),
      .cra_irq(cra_irq_k2_ZTS21LoopBackWriteIOPipeID),
      // AVS avs_cra
      .avs_cra_enable(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_enable),
      .avs_cra_read(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_read),
      .avs_cra_write(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_write),
      .avs_cra_address(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_address),
      .avs_cra_writedata(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_writedata),
      .avs_cra_byteenable(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_byteenable),
      .avs_cra_readdata(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_readdata),
      .avs_cra_readdatavalid(avs_k2_ZTS21LoopBackWriteIOPipeID_cra_readdatavalid)
   );

   // INST k2_ZTS21LoopBackWriteIOPipeID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k2_ZTS21LoopBackWriteIOPipeID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_start_out),
      .valid_in(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_valid_out[0]),
      .stall_out(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k2_ZTS21LoopBackWriteIOPipeID_stall_out[0]),
      .valid_out(k2_ZTS21LoopBackWriteIOPipeID_valid_in[0]),
      .group_id_in(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_group_id_out),
      .global_id_base_in(k2_ZTS21LoopBackWriteIOPipeID_wg_disp_global_id_base_out),
      .local_size(k2_ZTS21LoopBackWriteIOPipeID_local_size),
      .global_size(k2_ZTS21LoopBackWriteIOPipeID_global_size),
      .global_work_offset(k2_ZTS21LoopBackWriteIOPipeID_global_offset),
      .local_id(k2_ZTS21LoopBackWriteIOPipeID_local_id[0]),
      .global_id(k2_ZTS21LoopBackWriteIOPipeID_global_id[0]),
      .group_id(k2_ZTS21LoopBackWriteIOPipeID_group_id[0])
   );

   // INST k2_ZTS21LoopBackWriteIOPipeID_inst_0 of k2_ZTS21LoopBackWriteIOPipeID_top_wrapper_0
   k2_ZTS21LoopBackWriteIOPipeID_top_wrapper_0 k2_ZTS21LoopBackWriteIOPipeID_inst_0
   (
      .start(k2_ZTS21LoopBackWriteIOPipeID_start_kernel_copy[0]),
      .kernel_arguments(k2_ZTS21LoopBackWriteIOPipeID_kernel_arguments),
      .work_dim(k2_ZTS21LoopBackWriteIOPipeID_work_dim),
      .global_offset(k2_ZTS21LoopBackWriteIOPipeID_global_offset),
      .kernel_valid_out(k2_ZTS21LoopBackWriteIOPipeID_valid_out[0]),
      .has_a_write_pending(k2_ZTS21LoopBackWriteIOPipeID_pending_write[0]),
      .has_a_lsu_active(k2_ZTS21LoopBackWriteIOPipeID_lsu_active[0]),
      .global_id(k2_ZTS21LoopBackWriteIOPipeID_global_id[0]),
      .local_id(k2_ZTS21LoopBackWriteIOPipeID_local_id[0]),
      .group_id(k2_ZTS21LoopBackWriteIOPipeID_group_id[0]),
      .global_size(k2_ZTS21LoopBackWriteIOPipeID_global_size),
      .local_size(k2_ZTS21LoopBackWriteIOPipeID_local_size),
      .num_groups(k2_ZTS21LoopBackWriteIOPipeID_num_groups),
      .workgroup_size(k2_ZTS21LoopBackWriteIOPipeID_wg_size),
      .kernel_stall_out(k2_ZTS21LoopBackWriteIOPipeID_stall_out[0]),
      .kernel_valid_in(k2_ZTS21LoopBackWriteIOPipeID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_enable(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_enable),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_read(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_read),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_write(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_write),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_address(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_address),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writedata(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writedata),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_byteenable(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_byteenable),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_waitrequest(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_waitrequest),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdata(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdata),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdatavalid(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdatavalid),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_burstcount(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_burstcount),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writeack(k2_ZTS21LoopBackWriteIOPipeID_0_avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_almost_full)
   );

   // INST k2_ZTS21LoopBackWriteIOPipeID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k2_ZTS21LoopBackWriteIOPipeID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k2_ZTS21LoopBackWriteIOPipeID_start_chain[0]),
      .start_kernel(k2_ZTS21LoopBackWriteIOPipeID_start_kernel_copy[0]),
      .start_finish_detector(k2_ZTS21LoopBackWriteIOPipeID_start_task_fd[0]),
      .start_finish_chain_element(k2_ZTS21LoopBackWriteIOPipeID_start_finish_element[0]),
      .start_chain()
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(4),
      .DATA_W(32),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k3_ZTS21SideChannelMainKernel_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k3_ZTS21SideChannelMainKernel_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k3_ZTS21SideChannelMainKernel,
   // AVS avs_k3_ZTS21SideChannelMainKernel_cra
   input logic avs_k3_ZTS21SideChannelMainKernel_cra_enable,
   input logic avs_k3_ZTS21SideChannelMainKernel_cra_read,
   input logic avs_k3_ZTS21SideChannelMainKernel_cra_write,
   input logic [4:0] avs_k3_ZTS21SideChannelMainKernel_cra_address,
   input logic [63:0] avs_k3_ZTS21SideChannelMainKernel_cra_writedata,
   input logic [7:0] avs_k3_ZTS21SideChannelMainKernel_cra_byteenable,
   output logic [63:0] avs_k3_ZTS21SideChannelMainKernel_cra_readdata,
   output logic avs_k3_ZTS21SideChannelMainKernel_cra_readdatavalid,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready,
   input logic [7:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready,
   input logic [7:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k3_ZTS21SideChannelMainKernel_start;
   logic [0:0] k3_ZTS21SideChannelMainKernel_start_chain;
   logic [0:0] k3_ZTS21SideChannelMainKernel_start_kernel_copy;
   logic [0:0] k3_ZTS21SideChannelMainKernel_start_task_fd;
   logic [0:0] k3_ZTS21SideChannelMainKernel_start_finish_element;
   logic k3_ZTS21SideChannelMainKernel_finish_sig;
   logic [0:0] k3_ZTS21SideChannelMainKernel_finish_kernel_copy;
   logic [0:0] k3_ZTS21SideChannelMainKernel_finish_chain;
   logic [63:0] k3_ZTS21SideChannelMainKernel_global_size [2:0];
   logic [31:0] k3_ZTS21SideChannelMainKernel_num_groups [2:0];
   logic [31:0] k3_ZTS21SideChannelMainKernel_local_size [2:0];
   logic [63:0] k3_ZTS21SideChannelMainKernel_global_offset [2:0];
   logic [31:0] k3_ZTS21SideChannelMainKernel_work_dim;
   logic [31:0] k3_ZTS21SideChannelMainKernel_wg_size;
   logic [0:0] k3_ZTS21SideChannelMainKernel_wg_disp_stall_in;
   logic [0:0] k3_ZTS21SideChannelMainKernel_wg_disp_stall_in_lookahead;
   logic [0:0] k3_ZTS21SideChannelMainKernel_wg_disp_valid_out;
   logic k3_ZTS21SideChannelMainKernel_wg_disp_start_out;
   logic [31:0] k3_ZTS21SideChannelMainKernel_wg_disp_group_id_out [2:0];
   logic [31:0] k3_ZTS21SideChannelMainKernel_wg_disp_global_id_base_out [2:0];
   logic k3_ZTS21SideChannelMainKernel_wg_disp_dispatched_all_groups;
   logic [63:0] k3_ZTS21SideChannelMainKernel_global_id [1][2:0];
   logic [31:0] k3_ZTS21SideChannelMainKernel_local_id [1][2:0];
   logic [31:0] k3_ZTS21SideChannelMainKernel_group_id [1][2:0];
   logic [0:0] k3_ZTS21SideChannelMainKernel_pending_write;
   logic [0:0] k3_ZTS21SideChannelMainKernel_lsu_active;
   logic [0:0] k3_ZTS21SideChannelMainKernel_valid_in;
   logic [0:0] k3_ZTS21SideChannelMainKernel_valid_out;
   logic [0:0] k3_ZTS21SideChannelMainKernel_stall_in;
   logic [0:0] k3_ZTS21SideChannelMainKernel_stall_out;
   logic k3_ZTS21SideChannelMainKernel_cra_pending_write;
   logic k3_ZTS21SideChannelMainKernel_cra_lsu_active;
   logic k3_ZTS21SideChannelMainKernel_cra_valid_in;
   logic [95:0] k3_ZTS21SideChannelMainKernel_kernel_arguments;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_almost_full;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_almost_full;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready;
   logic [7:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready;
   logic [7:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_almost_full;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready;
   logic [7:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready;
   logic [7:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_almost_full;

   assign k3_ZTS21SideChannelMainKernel_start_chain[0] = k3_ZTS21SideChannelMainKernel_start;
   assign k3_ZTS21SideChannelMainKernel_finish_chain[0] = 1'b1;
   assign k3_ZTS21SideChannelMainKernel_cra_pending_write = |k3_ZTS21SideChannelMainKernel_pending_write;
   assign k3_ZTS21SideChannelMainKernel_cra_lsu_active = |k3_ZTS21SideChannelMainKernel_lsu_active;
   assign k3_ZTS21SideChannelMainKernel_cra_valid_in = |k3_ZTS21SideChannelMainKernel_valid_in;
   assign k3_ZTS21SideChannelMainKernel_stall_in = 0;
   // INST k3_ZTS21SideChannelMainKernel_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k3_ZTS21SideChannelMainKernel_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k3_ZTS21SideChannelMainKernel_start),
      .num_groups(k3_ZTS21SideChannelMainKernel_num_groups),
      .local_size(k3_ZTS21SideChannelMainKernel_local_size),
      .stall_in(k3_ZTS21SideChannelMainKernel_wg_disp_stall_in),
      .stall_in_lookahead(k3_ZTS21SideChannelMainKernel_wg_disp_stall_in_lookahead),
      .valid_out(k3_ZTS21SideChannelMainKernel_wg_disp_valid_out),
      .group_id_out(k3_ZTS21SideChannelMainKernel_wg_disp_group_id_out),
      .global_id_base_out(k3_ZTS21SideChannelMainKernel_wg_disp_global_id_base_out),
      .start_out(k3_ZTS21SideChannelMainKernel_wg_disp_start_out),
      .dispatched_all_groups(k3_ZTS21SideChannelMainKernel_wg_disp_dispatched_all_groups)
   );

   // INST k3_ZTS21SideChannelMainKernel_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k3_ZTS21SideChannelMainKernel_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k3_ZTS21SideChannelMainKernel_start),
      .wg_size(k3_ZTS21SideChannelMainKernel_wg_size),
      .wg_dispatch_valid_out(k3_ZTS21SideChannelMainKernel_wg_disp_valid_out),
      .wg_dispatch_stall_in(k3_ZTS21SideChannelMainKernel_wg_disp_stall_in),
      .dispatched_all_groups(k3_ZTS21SideChannelMainKernel_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k3_ZTS21SideChannelMainKernel_valid_out),
      .kernel_copy_stall_in(k3_ZTS21SideChannelMainKernel_stall_in),
      .pending_writes(k3_ZTS21SideChannelMainKernel_cra_pending_write),
      .finish(k3_ZTS21SideChannelMainKernel_finish_sig)
   );

   // INST k3_ZTS21SideChannelMainKernel_cra_agent_inst of k3_ZTS21SideChannelMainKernel_function_cra_agent
   k3_ZTS21SideChannelMainKernel_function_cra_agent k3_ZTS21SideChannelMainKernel_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k3_ZTS21SideChannelMainKernel_start),
      .finish(k3_ZTS21SideChannelMainKernel_finish_sig),
      .global_offset_0(k3_ZTS21SideChannelMainKernel_global_offset[0]),
      .global_offset_1(k3_ZTS21SideChannelMainKernel_global_offset[1]),
      .global_offset_2(k3_ZTS21SideChannelMainKernel_global_offset[2]),
      .work_dim(k3_ZTS21SideChannelMainKernel_work_dim),
      .has_a_lsu_active(k3_ZTS21SideChannelMainKernel_cra_lsu_active),
      .has_a_write_pending(k3_ZTS21SideChannelMainKernel_cra_pending_write),
      .valid_in(k3_ZTS21SideChannelMainKernel_cra_valid_in),
      .global_size_0(k3_ZTS21SideChannelMainKernel_global_size[0]),
      .global_size_1(k3_ZTS21SideChannelMainKernel_global_size[1]),
      .global_size_2(k3_ZTS21SideChannelMainKernel_global_size[2]),
      .num_groups_0(k3_ZTS21SideChannelMainKernel_num_groups[0]),
      .num_groups_1(k3_ZTS21SideChannelMainKernel_num_groups[1]),
      .num_groups_2(k3_ZTS21SideChannelMainKernel_num_groups[2]),
      .local_size_0(k3_ZTS21SideChannelMainKernel_local_size[0]),
      .local_size_1(k3_ZTS21SideChannelMainKernel_local_size[1]),
      .local_size_2(k3_ZTS21SideChannelMainKernel_local_size[2]),
      .workgroup_size(k3_ZTS21SideChannelMainKernel_wg_size),
      .kernel_arguments(k3_ZTS21SideChannelMainKernel_kernel_arguments),
      .cra_irq(cra_irq_k3_ZTS21SideChannelMainKernel),
      // AVS avs_cra
      .avs_cra_enable(avs_k3_ZTS21SideChannelMainKernel_cra_enable),
      .avs_cra_read(avs_k3_ZTS21SideChannelMainKernel_cra_read),
      .avs_cra_write(avs_k3_ZTS21SideChannelMainKernel_cra_write),
      .avs_cra_address(avs_k3_ZTS21SideChannelMainKernel_cra_address),
      .avs_cra_writedata(avs_k3_ZTS21SideChannelMainKernel_cra_writedata),
      .avs_cra_byteenable(avs_k3_ZTS21SideChannelMainKernel_cra_byteenable),
      .avs_cra_readdata(avs_k3_ZTS21SideChannelMainKernel_cra_readdata),
      .avs_cra_readdatavalid(avs_k3_ZTS21SideChannelMainKernel_cra_readdatavalid)
   );

   // INST k3_ZTS21SideChannelMainKernel_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k3_ZTS21SideChannelMainKernel_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k3_ZTS21SideChannelMainKernel_wg_disp_start_out),
      .valid_in(k3_ZTS21SideChannelMainKernel_wg_disp_valid_out[0]),
      .stall_out(k3_ZTS21SideChannelMainKernel_wg_disp_stall_in[0]),
      .stall_out_lookahead(k3_ZTS21SideChannelMainKernel_wg_disp_stall_in_lookahead[0]),
      .stall_in(k3_ZTS21SideChannelMainKernel_stall_out[0]),
      .valid_out(k3_ZTS21SideChannelMainKernel_valid_in[0]),
      .group_id_in(k3_ZTS21SideChannelMainKernel_wg_disp_group_id_out),
      .global_id_base_in(k3_ZTS21SideChannelMainKernel_wg_disp_global_id_base_out),
      .local_size(k3_ZTS21SideChannelMainKernel_local_size),
      .global_size(k3_ZTS21SideChannelMainKernel_global_size),
      .global_work_offset(k3_ZTS21SideChannelMainKernel_global_offset),
      .local_id(k3_ZTS21SideChannelMainKernel_local_id[0]),
      .global_id(k3_ZTS21SideChannelMainKernel_global_id[0]),
      .group_id(k3_ZTS21SideChannelMainKernel_group_id[0])
   );

   // INST k3_ZTS21SideChannelMainKernel_inst_0 of k3_ZTS21SideChannelMainKernel_top_wrapper_0
   k3_ZTS21SideChannelMainKernel_top_wrapper_0 k3_ZTS21SideChannelMainKernel_inst_0
   (
      .start(k3_ZTS21SideChannelMainKernel_start_kernel_copy[0]),
      .kernel_arguments(k3_ZTS21SideChannelMainKernel_kernel_arguments),
      .work_dim(k3_ZTS21SideChannelMainKernel_work_dim),
      .global_offset(k3_ZTS21SideChannelMainKernel_global_offset),
      .kernel_valid_out(k3_ZTS21SideChannelMainKernel_valid_out[0]),
      .has_a_write_pending(k3_ZTS21SideChannelMainKernel_pending_write[0]),
      .has_a_lsu_active(k3_ZTS21SideChannelMainKernel_lsu_active[0]),
      .global_id(k3_ZTS21SideChannelMainKernel_global_id[0]),
      .local_id(k3_ZTS21SideChannelMainKernel_local_id[0]),
      .group_id(k3_ZTS21SideChannelMainKernel_group_id[0]),
      .global_size(k3_ZTS21SideChannelMainKernel_global_size),
      .local_size(k3_ZTS21SideChannelMainKernel_local_size),
      .num_groups(k3_ZTS21SideChannelMainKernel_num_groups),
      .workgroup_size(k3_ZTS21SideChannelMainKernel_wg_size),
      .kernel_stall_out(k3_ZTS21SideChannelMainKernel_stall_out[0]),
      .kernel_valid_in(k3_ZTS21SideChannelMainKernel_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_almost_full),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_almost_full),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_almost_full),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_almost_full),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k3_ZTS21SideChannelMainKernel_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k3_ZTS21SideChannelMainKernel_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k3_ZTS21SideChannelMainKernel_start_chain[0]),
      .start_kernel(k3_ZTS21SideChannelMainKernel_start_kernel_copy[0]),
      .start_finish_detector(k3_ZTS21SideChannelMainKernel_start_task_fd[0]),
      .start_finish_chain_element(k3_ZTS21SideChannelMainKernel_start_finish_element[0]),
      .start_chain()
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(1),
      .DATA_W(32),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(1),
      .DATA_W(32),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(1),
      .DATA_W(8),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(1),
      .DATA_W(8),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k5_ZTS23SideChannelReadIOPipeID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k5_ZTS23SideChannelReadIOPipeID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k5_ZTS23SideChannelReadIOPipeID,
   // AVS avs_k5_ZTS23SideChannelReadIOPipeID_cra
   input logic avs_k5_ZTS23SideChannelReadIOPipeID_cra_enable,
   input logic avs_k5_ZTS23SideChannelReadIOPipeID_cra_read,
   input logic avs_k5_ZTS23SideChannelReadIOPipeID_cra_write,
   input logic [4:0] avs_k5_ZTS23SideChannelReadIOPipeID_cra_address,
   input logic [63:0] avs_k5_ZTS23SideChannelReadIOPipeID_cra_writedata,
   input logic [7:0] avs_k5_ZTS23SideChannelReadIOPipeID_cra_byteenable,
   output logic [63:0] avs_k5_ZTS23SideChannelReadIOPipeID_cra_readdata,
   output logic avs_k5_ZTS23SideChannelReadIOPipeID_cra_readdatavalid,
   // AVM k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID
   output logic k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_enable,
   output logic k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_read,
   output logic k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_write,
   output logic [32:0] k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_address,
   output logic [511:0] k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_writedata,
   output logic [63:0] k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_byteenable,
   input logic k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_waitrequest,
   input logic [511:0] k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdata,
   input logic k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdatavalid,
   output logic [4:0] k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_burstcount,
   input logic k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_writeack,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k5_ZTS23SideChannelReadIOPipeID_start;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_start_chain;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_start_kernel_copy;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_start_task_fd;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_start_finish_element;
   logic k5_ZTS23SideChannelReadIOPipeID_finish_sig;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_finish_kernel_copy;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_finish_chain;
   logic [63:0] k5_ZTS23SideChannelReadIOPipeID_global_size [2:0];
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_num_groups [2:0];
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_local_size [2:0];
   logic [63:0] k5_ZTS23SideChannelReadIOPipeID_global_offset [2:0];
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_work_dim;
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_wg_size;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_wg_disp_stall_in;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_wg_disp_stall_in_lookahead;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_wg_disp_valid_out;
   logic k5_ZTS23SideChannelReadIOPipeID_wg_disp_start_out;
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_wg_disp_group_id_out [2:0];
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_wg_disp_global_id_base_out [2:0];
   logic k5_ZTS23SideChannelReadIOPipeID_wg_disp_dispatched_all_groups;
   logic [63:0] k5_ZTS23SideChannelReadIOPipeID_global_id [1][2:0];
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_local_id [1][2:0];
   logic [31:0] k5_ZTS23SideChannelReadIOPipeID_group_id [1][2:0];
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_pending_write;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_lsu_active;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_valid_in;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_valid_out;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_stall_in;
   logic [0:0] k5_ZTS23SideChannelReadIOPipeID_stall_out;
   logic k5_ZTS23SideChannelReadIOPipeID_cra_pending_write;
   logic k5_ZTS23SideChannelReadIOPipeID_cra_lsu_active;
   logic k5_ZTS23SideChannelReadIOPipeID_cra_valid_in;
   logic [127:0] k5_ZTS23SideChannelReadIOPipeID_kernel_arguments;

   assign k5_ZTS23SideChannelReadIOPipeID_start_chain[0] = k5_ZTS23SideChannelReadIOPipeID_start;
   assign k5_ZTS23SideChannelReadIOPipeID_finish_chain[0] = 1'b1;
   assign k5_ZTS23SideChannelReadIOPipeID_cra_pending_write = |k5_ZTS23SideChannelReadIOPipeID_pending_write;
   assign k5_ZTS23SideChannelReadIOPipeID_cra_lsu_active = |k5_ZTS23SideChannelReadIOPipeID_lsu_active;
   assign k5_ZTS23SideChannelReadIOPipeID_cra_valid_in = |k5_ZTS23SideChannelReadIOPipeID_valid_in;
   assign k5_ZTS23SideChannelReadIOPipeID_stall_in = 0;
   // INST k5_ZTS23SideChannelReadIOPipeID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k5_ZTS23SideChannelReadIOPipeID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k5_ZTS23SideChannelReadIOPipeID_start),
      .num_groups(k5_ZTS23SideChannelReadIOPipeID_num_groups),
      .local_size(k5_ZTS23SideChannelReadIOPipeID_local_size),
      .stall_in(k5_ZTS23SideChannelReadIOPipeID_wg_disp_stall_in),
      .stall_in_lookahead(k5_ZTS23SideChannelReadIOPipeID_wg_disp_stall_in_lookahead),
      .valid_out(k5_ZTS23SideChannelReadIOPipeID_wg_disp_valid_out),
      .group_id_out(k5_ZTS23SideChannelReadIOPipeID_wg_disp_group_id_out),
      .global_id_base_out(k5_ZTS23SideChannelReadIOPipeID_wg_disp_global_id_base_out),
      .start_out(k5_ZTS23SideChannelReadIOPipeID_wg_disp_start_out),
      .dispatched_all_groups(k5_ZTS23SideChannelReadIOPipeID_wg_disp_dispatched_all_groups)
   );

   // INST k5_ZTS23SideChannelReadIOPipeID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k5_ZTS23SideChannelReadIOPipeID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k5_ZTS23SideChannelReadIOPipeID_start),
      .wg_size(k5_ZTS23SideChannelReadIOPipeID_wg_size),
      .wg_dispatch_valid_out(k5_ZTS23SideChannelReadIOPipeID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k5_ZTS23SideChannelReadIOPipeID_wg_disp_stall_in),
      .dispatched_all_groups(k5_ZTS23SideChannelReadIOPipeID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k5_ZTS23SideChannelReadIOPipeID_valid_out),
      .kernel_copy_stall_in(k5_ZTS23SideChannelReadIOPipeID_stall_in),
      .pending_writes(k5_ZTS23SideChannelReadIOPipeID_cra_pending_write),
      .finish(k5_ZTS23SideChannelReadIOPipeID_finish_sig)
   );

   // INST k5_ZTS23SideChannelReadIOPipeID_cra_agent_inst of k5_ZTS23SideChannelReadIOPipeID_function_cra_agent
   k5_ZTS23SideChannelReadIOPipeID_function_cra_agent k5_ZTS23SideChannelReadIOPipeID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k5_ZTS23SideChannelReadIOPipeID_start),
      .finish(k5_ZTS23SideChannelReadIOPipeID_finish_sig),
      .global_offset_0(k5_ZTS23SideChannelReadIOPipeID_global_offset[0]),
      .global_offset_1(k5_ZTS23SideChannelReadIOPipeID_global_offset[1]),
      .global_offset_2(k5_ZTS23SideChannelReadIOPipeID_global_offset[2]),
      .work_dim(k5_ZTS23SideChannelReadIOPipeID_work_dim),
      .has_a_lsu_active(k5_ZTS23SideChannelReadIOPipeID_cra_lsu_active),
      .has_a_write_pending(k5_ZTS23SideChannelReadIOPipeID_cra_pending_write),
      .valid_in(k5_ZTS23SideChannelReadIOPipeID_cra_valid_in),
      .global_size_0(k5_ZTS23SideChannelReadIOPipeID_global_size[0]),
      .global_size_1(k5_ZTS23SideChannelReadIOPipeID_global_size[1]),
      .global_size_2(k5_ZTS23SideChannelReadIOPipeID_global_size[2]),
      .num_groups_0(k5_ZTS23SideChannelReadIOPipeID_num_groups[0]),
      .num_groups_1(k5_ZTS23SideChannelReadIOPipeID_num_groups[1]),
      .num_groups_2(k5_ZTS23SideChannelReadIOPipeID_num_groups[2]),
      .local_size_0(k5_ZTS23SideChannelReadIOPipeID_local_size[0]),
      .local_size_1(k5_ZTS23SideChannelReadIOPipeID_local_size[1]),
      .local_size_2(k5_ZTS23SideChannelReadIOPipeID_local_size[2]),
      .workgroup_size(k5_ZTS23SideChannelReadIOPipeID_wg_size),
      .kernel_arguments(k5_ZTS23SideChannelReadIOPipeID_kernel_arguments),
      .cra_irq(cra_irq_k5_ZTS23SideChannelReadIOPipeID),
      // AVS avs_cra
      .avs_cra_enable(avs_k5_ZTS23SideChannelReadIOPipeID_cra_enable),
      .avs_cra_read(avs_k5_ZTS23SideChannelReadIOPipeID_cra_read),
      .avs_cra_write(avs_k5_ZTS23SideChannelReadIOPipeID_cra_write),
      .avs_cra_address(avs_k5_ZTS23SideChannelReadIOPipeID_cra_address),
      .avs_cra_writedata(avs_k5_ZTS23SideChannelReadIOPipeID_cra_writedata),
      .avs_cra_byteenable(avs_k5_ZTS23SideChannelReadIOPipeID_cra_byteenable),
      .avs_cra_readdata(avs_k5_ZTS23SideChannelReadIOPipeID_cra_readdata),
      .avs_cra_readdatavalid(avs_k5_ZTS23SideChannelReadIOPipeID_cra_readdatavalid)
   );

   // INST k5_ZTS23SideChannelReadIOPipeID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k5_ZTS23SideChannelReadIOPipeID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k5_ZTS23SideChannelReadIOPipeID_wg_disp_start_out),
      .valid_in(k5_ZTS23SideChannelReadIOPipeID_wg_disp_valid_out[0]),
      .stall_out(k5_ZTS23SideChannelReadIOPipeID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k5_ZTS23SideChannelReadIOPipeID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k5_ZTS23SideChannelReadIOPipeID_stall_out[0]),
      .valid_out(k5_ZTS23SideChannelReadIOPipeID_valid_in[0]),
      .group_id_in(k5_ZTS23SideChannelReadIOPipeID_wg_disp_group_id_out),
      .global_id_base_in(k5_ZTS23SideChannelReadIOPipeID_wg_disp_global_id_base_out),
      .local_size(k5_ZTS23SideChannelReadIOPipeID_local_size),
      .global_size(k5_ZTS23SideChannelReadIOPipeID_global_size),
      .global_work_offset(k5_ZTS23SideChannelReadIOPipeID_global_offset),
      .local_id(k5_ZTS23SideChannelReadIOPipeID_local_id[0]),
      .global_id(k5_ZTS23SideChannelReadIOPipeID_global_id[0]),
      .group_id(k5_ZTS23SideChannelReadIOPipeID_group_id[0])
   );

   // INST k5_ZTS23SideChannelReadIOPipeID_inst_0 of k5_ZTS23SideChannelReadIOPipeID_top_wrapper_0
   k5_ZTS23SideChannelReadIOPipeID_top_wrapper_0 k5_ZTS23SideChannelReadIOPipeID_inst_0
   (
      .start(k5_ZTS23SideChannelReadIOPipeID_start_kernel_copy[0]),
      .kernel_arguments(k5_ZTS23SideChannelReadIOPipeID_kernel_arguments),
      .work_dim(k5_ZTS23SideChannelReadIOPipeID_work_dim),
      .global_offset(k5_ZTS23SideChannelReadIOPipeID_global_offset),
      .kernel_valid_out(k5_ZTS23SideChannelReadIOPipeID_valid_out[0]),
      .has_a_write_pending(k5_ZTS23SideChannelReadIOPipeID_pending_write[0]),
      .has_a_lsu_active(k5_ZTS23SideChannelReadIOPipeID_lsu_active[0]),
      .global_id(k5_ZTS23SideChannelReadIOPipeID_global_id[0]),
      .local_id(k5_ZTS23SideChannelReadIOPipeID_local_id[0]),
      .group_id(k5_ZTS23SideChannelReadIOPipeID_group_id[0]),
      .global_size(k5_ZTS23SideChannelReadIOPipeID_global_size),
      .local_size(k5_ZTS23SideChannelReadIOPipeID_local_size),
      .num_groups(k5_ZTS23SideChannelReadIOPipeID_num_groups),
      .workgroup_size(k5_ZTS23SideChannelReadIOPipeID_wg_size),
      .kernel_stall_out(k5_ZTS23SideChannelReadIOPipeID_stall_out[0]),
      .kernel_valid_in(k5_ZTS23SideChannelReadIOPipeID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k5_ZTS23SideChannelReadIOPipeID
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_enable(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_enable),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_read(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_read),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_write(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_write),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_address(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_address),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_writedata(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_writedata),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_byteenable(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_byteenable),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_waitrequest(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_waitrequest),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdata(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdata),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdatavalid(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdatavalid),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_burstcount(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_burstcount),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_writeack(k5_ZTS23SideChannelReadIOPipeID_0_avm_lm_k5_ZTS23SideChannelReadIOPipeID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k5_ZTS23SideChannelReadIOPipeID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k5_ZTS23SideChannelReadIOPipeID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k5_ZTS23SideChannelReadIOPipeID_start_chain[0]),
      .start_kernel(k5_ZTS23SideChannelReadIOPipeID_start_kernel_copy[0]),
      .start_finish_detector(k5_ZTS23SideChannelReadIOPipeID_start_task_fd[0]),
      .start_finish_chain_element(k5_ZTS23SideChannelReadIOPipeID_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k6_ZTS24SideChannelWriteIOPipeID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k6_ZTS24SideChannelWriteIOPipeID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k6_ZTS24SideChannelWriteIOPipeID,
   // AVS avs_k6_ZTS24SideChannelWriteIOPipeID_cra
   input logic avs_k6_ZTS24SideChannelWriteIOPipeID_cra_enable,
   input logic avs_k6_ZTS24SideChannelWriteIOPipeID_cra_read,
   input logic avs_k6_ZTS24SideChannelWriteIOPipeID_cra_write,
   input logic [4:0] avs_k6_ZTS24SideChannelWriteIOPipeID_cra_address,
   input logic [63:0] avs_k6_ZTS24SideChannelWriteIOPipeID_cra_writedata,
   input logic [7:0] avs_k6_ZTS24SideChannelWriteIOPipeID_cra_byteenable,
   output logic [63:0] avs_k6_ZTS24SideChannelWriteIOPipeID_cra_readdata,
   output logic avs_k6_ZTS24SideChannelWriteIOPipeID_cra_readdatavalid,
   // AVM k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID
   output logic k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_enable,
   output logic k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_read,
   output logic k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_write,
   output logic [32:0] k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_address,
   output logic [511:0] k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writedata,
   output logic [63:0] k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_byteenable,
   input logic k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_waitrequest,
   input logic [511:0] k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdata,
   input logic k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdatavalid,
   output logic [4:0] k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_burstcount,
   input logic k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writeack,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k6_ZTS24SideChannelWriteIOPipeID_start;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_start_chain;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_start_kernel_copy;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_start_task_fd;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_start_finish_element;
   logic k6_ZTS24SideChannelWriteIOPipeID_finish_sig;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_finish_kernel_copy;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_finish_chain;
   logic [63:0] k6_ZTS24SideChannelWriteIOPipeID_global_size [2:0];
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_num_groups [2:0];
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_local_size [2:0];
   logic [63:0] k6_ZTS24SideChannelWriteIOPipeID_global_offset [2:0];
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_work_dim;
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_wg_size;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_wg_disp_stall_in;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_wg_disp_stall_in_lookahead;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_wg_disp_valid_out;
   logic k6_ZTS24SideChannelWriteIOPipeID_wg_disp_start_out;
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_wg_disp_group_id_out [2:0];
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_wg_disp_global_id_base_out [2:0];
   logic k6_ZTS24SideChannelWriteIOPipeID_wg_disp_dispatched_all_groups;
   logic [63:0] k6_ZTS24SideChannelWriteIOPipeID_global_id [1][2:0];
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_local_id [1][2:0];
   logic [31:0] k6_ZTS24SideChannelWriteIOPipeID_group_id [1][2:0];
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_pending_write;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_lsu_active;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_valid_in;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_valid_out;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_stall_in;
   logic [0:0] k6_ZTS24SideChannelWriteIOPipeID_stall_out;
   logic k6_ZTS24SideChannelWriteIOPipeID_cra_pending_write;
   logic k6_ZTS24SideChannelWriteIOPipeID_cra_lsu_active;
   logic k6_ZTS24SideChannelWriteIOPipeID_cra_valid_in;
   logic [127:0] k6_ZTS24SideChannelWriteIOPipeID_kernel_arguments;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_almost_full;

   assign k6_ZTS24SideChannelWriteIOPipeID_start_chain[0] = k6_ZTS24SideChannelWriteIOPipeID_start;
   assign k6_ZTS24SideChannelWriteIOPipeID_finish_chain[0] = 1'b1;
   assign k6_ZTS24SideChannelWriteIOPipeID_cra_pending_write = |k6_ZTS24SideChannelWriteIOPipeID_pending_write;
   assign k6_ZTS24SideChannelWriteIOPipeID_cra_lsu_active = |k6_ZTS24SideChannelWriteIOPipeID_lsu_active;
   assign k6_ZTS24SideChannelWriteIOPipeID_cra_valid_in = |k6_ZTS24SideChannelWriteIOPipeID_valid_in;
   assign k6_ZTS24SideChannelWriteIOPipeID_stall_in = 0;
   // INST k6_ZTS24SideChannelWriteIOPipeID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k6_ZTS24SideChannelWriteIOPipeID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k6_ZTS24SideChannelWriteIOPipeID_start),
      .num_groups(k6_ZTS24SideChannelWriteIOPipeID_num_groups),
      .local_size(k6_ZTS24SideChannelWriteIOPipeID_local_size),
      .stall_in(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_stall_in),
      .stall_in_lookahead(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_stall_in_lookahead),
      .valid_out(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_valid_out),
      .group_id_out(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_group_id_out),
      .global_id_base_out(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_global_id_base_out),
      .start_out(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_start_out),
      .dispatched_all_groups(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_dispatched_all_groups)
   );

   // INST k6_ZTS24SideChannelWriteIOPipeID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k6_ZTS24SideChannelWriteIOPipeID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k6_ZTS24SideChannelWriteIOPipeID_start),
      .wg_size(k6_ZTS24SideChannelWriteIOPipeID_wg_size),
      .wg_dispatch_valid_out(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_stall_in),
      .dispatched_all_groups(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k6_ZTS24SideChannelWriteIOPipeID_valid_out),
      .kernel_copy_stall_in(k6_ZTS24SideChannelWriteIOPipeID_stall_in),
      .pending_writes(k6_ZTS24SideChannelWriteIOPipeID_cra_pending_write),
      .finish(k6_ZTS24SideChannelWriteIOPipeID_finish_sig)
   );

   // INST k6_ZTS24SideChannelWriteIOPipeID_cra_agent_inst of k6_ZTS24SideChannelWriteIOPipeID_function_cra_agent
   k6_ZTS24SideChannelWriteIOPipeID_function_cra_agent k6_ZTS24SideChannelWriteIOPipeID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k6_ZTS24SideChannelWriteIOPipeID_start),
      .finish(k6_ZTS24SideChannelWriteIOPipeID_finish_sig),
      .global_offset_0(k6_ZTS24SideChannelWriteIOPipeID_global_offset[0]),
      .global_offset_1(k6_ZTS24SideChannelWriteIOPipeID_global_offset[1]),
      .global_offset_2(k6_ZTS24SideChannelWriteIOPipeID_global_offset[2]),
      .work_dim(k6_ZTS24SideChannelWriteIOPipeID_work_dim),
      .has_a_lsu_active(k6_ZTS24SideChannelWriteIOPipeID_cra_lsu_active),
      .has_a_write_pending(k6_ZTS24SideChannelWriteIOPipeID_cra_pending_write),
      .valid_in(k6_ZTS24SideChannelWriteIOPipeID_cra_valid_in),
      .global_size_0(k6_ZTS24SideChannelWriteIOPipeID_global_size[0]),
      .global_size_1(k6_ZTS24SideChannelWriteIOPipeID_global_size[1]),
      .global_size_2(k6_ZTS24SideChannelWriteIOPipeID_global_size[2]),
      .num_groups_0(k6_ZTS24SideChannelWriteIOPipeID_num_groups[0]),
      .num_groups_1(k6_ZTS24SideChannelWriteIOPipeID_num_groups[1]),
      .num_groups_2(k6_ZTS24SideChannelWriteIOPipeID_num_groups[2]),
      .local_size_0(k6_ZTS24SideChannelWriteIOPipeID_local_size[0]),
      .local_size_1(k6_ZTS24SideChannelWriteIOPipeID_local_size[1]),
      .local_size_2(k6_ZTS24SideChannelWriteIOPipeID_local_size[2]),
      .workgroup_size(k6_ZTS24SideChannelWriteIOPipeID_wg_size),
      .kernel_arguments(k6_ZTS24SideChannelWriteIOPipeID_kernel_arguments),
      .cra_irq(cra_irq_k6_ZTS24SideChannelWriteIOPipeID),
      // AVS avs_cra
      .avs_cra_enable(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_enable),
      .avs_cra_read(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_read),
      .avs_cra_write(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_write),
      .avs_cra_address(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_address),
      .avs_cra_writedata(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_writedata),
      .avs_cra_byteenable(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_byteenable),
      .avs_cra_readdata(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_readdata),
      .avs_cra_readdatavalid(avs_k6_ZTS24SideChannelWriteIOPipeID_cra_readdatavalid)
   );

   // INST k6_ZTS24SideChannelWriteIOPipeID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k6_ZTS24SideChannelWriteIOPipeID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_start_out),
      .valid_in(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_valid_out[0]),
      .stall_out(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k6_ZTS24SideChannelWriteIOPipeID_stall_out[0]),
      .valid_out(k6_ZTS24SideChannelWriteIOPipeID_valid_in[0]),
      .group_id_in(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_group_id_out),
      .global_id_base_in(k6_ZTS24SideChannelWriteIOPipeID_wg_disp_global_id_base_out),
      .local_size(k6_ZTS24SideChannelWriteIOPipeID_local_size),
      .global_size(k6_ZTS24SideChannelWriteIOPipeID_global_size),
      .global_work_offset(k6_ZTS24SideChannelWriteIOPipeID_global_offset),
      .local_id(k6_ZTS24SideChannelWriteIOPipeID_local_id[0]),
      .global_id(k6_ZTS24SideChannelWriteIOPipeID_global_id[0]),
      .group_id(k6_ZTS24SideChannelWriteIOPipeID_group_id[0])
   );

   // INST k6_ZTS24SideChannelWriteIOPipeID_inst_0 of k6_ZTS24SideChannelWriteIOPipeID_top_wrapper_0
   k6_ZTS24SideChannelWriteIOPipeID_top_wrapper_0 k6_ZTS24SideChannelWriteIOPipeID_inst_0
   (
      .start(k6_ZTS24SideChannelWriteIOPipeID_start_kernel_copy[0]),
      .kernel_arguments(k6_ZTS24SideChannelWriteIOPipeID_kernel_arguments),
      .work_dim(k6_ZTS24SideChannelWriteIOPipeID_work_dim),
      .global_offset(k6_ZTS24SideChannelWriteIOPipeID_global_offset),
      .kernel_valid_out(k6_ZTS24SideChannelWriteIOPipeID_valid_out[0]),
      .has_a_write_pending(k6_ZTS24SideChannelWriteIOPipeID_pending_write[0]),
      .has_a_lsu_active(k6_ZTS24SideChannelWriteIOPipeID_lsu_active[0]),
      .global_id(k6_ZTS24SideChannelWriteIOPipeID_global_id[0]),
      .local_id(k6_ZTS24SideChannelWriteIOPipeID_local_id[0]),
      .group_id(k6_ZTS24SideChannelWriteIOPipeID_group_id[0]),
      .global_size(k6_ZTS24SideChannelWriteIOPipeID_global_size),
      .local_size(k6_ZTS24SideChannelWriteIOPipeID_local_size),
      .num_groups(k6_ZTS24SideChannelWriteIOPipeID_num_groups),
      .workgroup_size(k6_ZTS24SideChannelWriteIOPipeID_wg_size),
      .kernel_stall_out(k6_ZTS24SideChannelWriteIOPipeID_stall_out[0]),
      .kernel_valid_in(k6_ZTS24SideChannelWriteIOPipeID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_enable(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_enable),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_read(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_read),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_write(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_write),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_address(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_address),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writedata(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writedata),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_byteenable(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_byteenable),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_waitrequest(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_waitrequest),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdata(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdata),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdatavalid(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdatavalid),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_burstcount(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_burstcount),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writeack(k6_ZTS24SideChannelWriteIOPipeID_0_avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_almost_full)
   );

   // INST k6_ZTS24SideChannelWriteIOPipeID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k6_ZTS24SideChannelWriteIOPipeID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k6_ZTS24SideChannelWriteIOPipeID_start_chain[0]),
      .start_kernel(k6_ZTS24SideChannelWriteIOPipeID_start_kernel_copy[0]),
      .start_finish_detector(k6_ZTS24SideChannelWriteIOPipeID_start_task_fd[0]),
      .start_finish_chain_element(k6_ZTS24SideChannelWriteIOPipeID_start_finish_element[0]),
      .start_chain()
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(1),
      .DATA_W(32),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k7_ZTS25DeviceToHostSideChannelID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k7_ZTS25DeviceToHostSideChannelID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k7_ZTS25DeviceToHostSideChannelID,
   // AVS avs_k7_ZTS25DeviceToHostSideChannelID_cra
   input logic avs_k7_ZTS25DeviceToHostSideChannelID_cra_enable,
   input logic avs_k7_ZTS25DeviceToHostSideChannelID_cra_read,
   input logic avs_k7_ZTS25DeviceToHostSideChannelID_cra_write,
   input logic [4:0] avs_k7_ZTS25DeviceToHostSideChannelID_cra_address,
   input logic [63:0] avs_k7_ZTS25DeviceToHostSideChannelID_cra_writedata,
   input logic [7:0] avs_k7_ZTS25DeviceToHostSideChannelID_cra_byteenable,
   output logic [63:0] avs_k7_ZTS25DeviceToHostSideChannelID_cra_readdata,
   output logic avs_k7_ZTS25DeviceToHostSideChannelID_cra_readdatavalid,
   // AVM k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID
   output logic k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_enable,
   output logic k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_read,
   output logic k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_write,
   output logic [32:0] k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_address,
   output logic [511:0] k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writedata,
   output logic [63:0] k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_byteenable,
   input logic k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_waitrequest,
   input logic [511:0] k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdata,
   input logic k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdatavalid,
   output logic [4:0] k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_burstcount,
   input logic k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writeack,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k7_ZTS25DeviceToHostSideChannelID_start;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_start_chain;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_start_kernel_copy;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_start_task_fd;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_start_finish_element;
   logic k7_ZTS25DeviceToHostSideChannelID_finish_sig;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_finish_kernel_copy;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_finish_chain;
   logic [63:0] k7_ZTS25DeviceToHostSideChannelID_global_size [2:0];
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_num_groups [2:0];
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_local_size [2:0];
   logic [63:0] k7_ZTS25DeviceToHostSideChannelID_global_offset [2:0];
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_work_dim;
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_wg_size;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_wg_disp_stall_in;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_wg_disp_stall_in_lookahead;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_wg_disp_valid_out;
   logic k7_ZTS25DeviceToHostSideChannelID_wg_disp_start_out;
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_wg_disp_group_id_out [2:0];
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_wg_disp_global_id_base_out [2:0];
   logic k7_ZTS25DeviceToHostSideChannelID_wg_disp_dispatched_all_groups;
   logic [63:0] k7_ZTS25DeviceToHostSideChannelID_global_id [1][2:0];
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_local_id [1][2:0];
   logic [31:0] k7_ZTS25DeviceToHostSideChannelID_group_id [1][2:0];
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_pending_write;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_lsu_active;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_valid_in;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_valid_out;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_stall_in;
   logic [0:0] k7_ZTS25DeviceToHostSideChannelID_stall_out;
   logic k7_ZTS25DeviceToHostSideChannelID_cra_pending_write;
   logic k7_ZTS25DeviceToHostSideChannelID_cra_lsu_active;
   logic k7_ZTS25DeviceToHostSideChannelID_cra_valid_in;
   logic [127:0] k7_ZTS25DeviceToHostSideChannelID_kernel_arguments;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full;

   assign k7_ZTS25DeviceToHostSideChannelID_start_chain[0] = k7_ZTS25DeviceToHostSideChannelID_start;
   assign k7_ZTS25DeviceToHostSideChannelID_finish_chain[0] = 1'b1;
   assign k7_ZTS25DeviceToHostSideChannelID_cra_pending_write = |k7_ZTS25DeviceToHostSideChannelID_pending_write;
   assign k7_ZTS25DeviceToHostSideChannelID_cra_lsu_active = |k7_ZTS25DeviceToHostSideChannelID_lsu_active;
   assign k7_ZTS25DeviceToHostSideChannelID_cra_valid_in = |k7_ZTS25DeviceToHostSideChannelID_valid_in;
   assign k7_ZTS25DeviceToHostSideChannelID_stall_in = 0;
   // INST k7_ZTS25DeviceToHostSideChannelID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k7_ZTS25DeviceToHostSideChannelID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k7_ZTS25DeviceToHostSideChannelID_start),
      .num_groups(k7_ZTS25DeviceToHostSideChannelID_num_groups),
      .local_size(k7_ZTS25DeviceToHostSideChannelID_local_size),
      .stall_in(k7_ZTS25DeviceToHostSideChannelID_wg_disp_stall_in),
      .stall_in_lookahead(k7_ZTS25DeviceToHostSideChannelID_wg_disp_stall_in_lookahead),
      .valid_out(k7_ZTS25DeviceToHostSideChannelID_wg_disp_valid_out),
      .group_id_out(k7_ZTS25DeviceToHostSideChannelID_wg_disp_group_id_out),
      .global_id_base_out(k7_ZTS25DeviceToHostSideChannelID_wg_disp_global_id_base_out),
      .start_out(k7_ZTS25DeviceToHostSideChannelID_wg_disp_start_out),
      .dispatched_all_groups(k7_ZTS25DeviceToHostSideChannelID_wg_disp_dispatched_all_groups)
   );

   // INST k7_ZTS25DeviceToHostSideChannelID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k7_ZTS25DeviceToHostSideChannelID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k7_ZTS25DeviceToHostSideChannelID_start),
      .wg_size(k7_ZTS25DeviceToHostSideChannelID_wg_size),
      .wg_dispatch_valid_out(k7_ZTS25DeviceToHostSideChannelID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k7_ZTS25DeviceToHostSideChannelID_wg_disp_stall_in),
      .dispatched_all_groups(k7_ZTS25DeviceToHostSideChannelID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k7_ZTS25DeviceToHostSideChannelID_valid_out),
      .kernel_copy_stall_in(k7_ZTS25DeviceToHostSideChannelID_stall_in),
      .pending_writes(k7_ZTS25DeviceToHostSideChannelID_cra_pending_write),
      .finish(k7_ZTS25DeviceToHostSideChannelID_finish_sig)
   );

   // INST k7_ZTS25DeviceToHostSideChannelID_cra_agent_inst of k7_ZTS25DeviceToHostSideChannelID_function_cra_agent
   k7_ZTS25DeviceToHostSideChannelID_function_cra_agent k7_ZTS25DeviceToHostSideChannelID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k7_ZTS25DeviceToHostSideChannelID_start),
      .finish(k7_ZTS25DeviceToHostSideChannelID_finish_sig),
      .global_offset_0(k7_ZTS25DeviceToHostSideChannelID_global_offset[0]),
      .global_offset_1(k7_ZTS25DeviceToHostSideChannelID_global_offset[1]),
      .global_offset_2(k7_ZTS25DeviceToHostSideChannelID_global_offset[2]),
      .work_dim(k7_ZTS25DeviceToHostSideChannelID_work_dim),
      .has_a_lsu_active(k7_ZTS25DeviceToHostSideChannelID_cra_lsu_active),
      .has_a_write_pending(k7_ZTS25DeviceToHostSideChannelID_cra_pending_write),
      .valid_in(k7_ZTS25DeviceToHostSideChannelID_cra_valid_in),
      .global_size_0(k7_ZTS25DeviceToHostSideChannelID_global_size[0]),
      .global_size_1(k7_ZTS25DeviceToHostSideChannelID_global_size[1]),
      .global_size_2(k7_ZTS25DeviceToHostSideChannelID_global_size[2]),
      .num_groups_0(k7_ZTS25DeviceToHostSideChannelID_num_groups[0]),
      .num_groups_1(k7_ZTS25DeviceToHostSideChannelID_num_groups[1]),
      .num_groups_2(k7_ZTS25DeviceToHostSideChannelID_num_groups[2]),
      .local_size_0(k7_ZTS25DeviceToHostSideChannelID_local_size[0]),
      .local_size_1(k7_ZTS25DeviceToHostSideChannelID_local_size[1]),
      .local_size_2(k7_ZTS25DeviceToHostSideChannelID_local_size[2]),
      .workgroup_size(k7_ZTS25DeviceToHostSideChannelID_wg_size),
      .kernel_arguments(k7_ZTS25DeviceToHostSideChannelID_kernel_arguments),
      .cra_irq(cra_irq_k7_ZTS25DeviceToHostSideChannelID),
      // AVS avs_cra
      .avs_cra_enable(avs_k7_ZTS25DeviceToHostSideChannelID_cra_enable),
      .avs_cra_read(avs_k7_ZTS25DeviceToHostSideChannelID_cra_read),
      .avs_cra_write(avs_k7_ZTS25DeviceToHostSideChannelID_cra_write),
      .avs_cra_address(avs_k7_ZTS25DeviceToHostSideChannelID_cra_address),
      .avs_cra_writedata(avs_k7_ZTS25DeviceToHostSideChannelID_cra_writedata),
      .avs_cra_byteenable(avs_k7_ZTS25DeviceToHostSideChannelID_cra_byteenable),
      .avs_cra_readdata(avs_k7_ZTS25DeviceToHostSideChannelID_cra_readdata),
      .avs_cra_readdatavalid(avs_k7_ZTS25DeviceToHostSideChannelID_cra_readdatavalid)
   );

   // INST k7_ZTS25DeviceToHostSideChannelID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k7_ZTS25DeviceToHostSideChannelID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k7_ZTS25DeviceToHostSideChannelID_wg_disp_start_out),
      .valid_in(k7_ZTS25DeviceToHostSideChannelID_wg_disp_valid_out[0]),
      .stall_out(k7_ZTS25DeviceToHostSideChannelID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k7_ZTS25DeviceToHostSideChannelID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k7_ZTS25DeviceToHostSideChannelID_stall_out[0]),
      .valid_out(k7_ZTS25DeviceToHostSideChannelID_valid_in[0]),
      .group_id_in(k7_ZTS25DeviceToHostSideChannelID_wg_disp_group_id_out),
      .global_id_base_in(k7_ZTS25DeviceToHostSideChannelID_wg_disp_global_id_base_out),
      .local_size(k7_ZTS25DeviceToHostSideChannelID_local_size),
      .global_size(k7_ZTS25DeviceToHostSideChannelID_global_size),
      .global_work_offset(k7_ZTS25DeviceToHostSideChannelID_global_offset),
      .local_id(k7_ZTS25DeviceToHostSideChannelID_local_id[0]),
      .global_id(k7_ZTS25DeviceToHostSideChannelID_global_id[0]),
      .group_id(k7_ZTS25DeviceToHostSideChannelID_group_id[0])
   );

   // INST k7_ZTS25DeviceToHostSideChannelID_inst_0 of k7_ZTS25DeviceToHostSideChannelID_top_wrapper_0
   k7_ZTS25DeviceToHostSideChannelID_top_wrapper_0 k7_ZTS25DeviceToHostSideChannelID_inst_0
   (
      .start(k7_ZTS25DeviceToHostSideChannelID_start_kernel_copy[0]),
      .kernel_arguments(k7_ZTS25DeviceToHostSideChannelID_kernel_arguments),
      .work_dim(k7_ZTS25DeviceToHostSideChannelID_work_dim),
      .global_offset(k7_ZTS25DeviceToHostSideChannelID_global_offset),
      .kernel_valid_out(k7_ZTS25DeviceToHostSideChannelID_valid_out[0]),
      .has_a_write_pending(k7_ZTS25DeviceToHostSideChannelID_pending_write[0]),
      .has_a_lsu_active(k7_ZTS25DeviceToHostSideChannelID_lsu_active[0]),
      .global_id(k7_ZTS25DeviceToHostSideChannelID_global_id[0]),
      .local_id(k7_ZTS25DeviceToHostSideChannelID_local_id[0]),
      .group_id(k7_ZTS25DeviceToHostSideChannelID_group_id[0]),
      .global_size(k7_ZTS25DeviceToHostSideChannelID_global_size),
      .local_size(k7_ZTS25DeviceToHostSideChannelID_local_size),
      .num_groups(k7_ZTS25DeviceToHostSideChannelID_num_groups),
      .workgroup_size(k7_ZTS25DeviceToHostSideChannelID_wg_size),
      .kernel_stall_out(k7_ZTS25DeviceToHostSideChannelID_stall_out[0]),
      .kernel_valid_in(k7_ZTS25DeviceToHostSideChannelID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_enable(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_enable),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_read(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_read),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_write(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_write),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_address(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_address),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writedata(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writedata),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_byteenable(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_byteenable),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_waitrequest(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_waitrequest),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdata(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdata),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdatavalid(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdatavalid),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_burstcount(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_burstcount),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writeack(k7_ZTS25DeviceToHostSideChannelID_0_avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full)
   );

   // INST k7_ZTS25DeviceToHostSideChannelID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k7_ZTS25DeviceToHostSideChannelID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k7_ZTS25DeviceToHostSideChannelID_start_chain[0]),
      .start_kernel(k7_ZTS25DeviceToHostSideChannelID_start_kernel_copy[0]),
      .start_finish_detector(k7_ZTS25DeviceToHostSideChannelID_start_task_fd[0]),
      .start_finish_chain_element(k7_ZTS25DeviceToHostSideChannelID_start_finish_element[0]),
      .start_chain()
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(8),
      .DATA_W(32),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k4_ZTS25HostToDeviceSideChannelID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k4_ZTS25HostToDeviceSideChannelID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k4_ZTS25HostToDeviceSideChannelID,
   // AVS avs_k4_ZTS25HostToDeviceSideChannelID_cra
   input logic avs_k4_ZTS25HostToDeviceSideChannelID_cra_enable,
   input logic avs_k4_ZTS25HostToDeviceSideChannelID_cra_read,
   input logic avs_k4_ZTS25HostToDeviceSideChannelID_cra_write,
   input logic [4:0] avs_k4_ZTS25HostToDeviceSideChannelID_cra_address,
   input logic [63:0] avs_k4_ZTS25HostToDeviceSideChannelID_cra_writedata,
   input logic [7:0] avs_k4_ZTS25HostToDeviceSideChannelID_cra_byteenable,
   output logic [63:0] avs_k4_ZTS25HostToDeviceSideChannelID_cra_readdata,
   output logic avs_k4_ZTS25HostToDeviceSideChannelID_cra_readdatavalid,
   // AVM k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID
   output logic k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_enable,
   output logic k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_read,
   output logic k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_write,
   output logic [32:0] k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_address,
   output logic [511:0] k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_writedata,
   output logic [63:0] k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_byteenable,
   input logic k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_waitrequest,
   input logic [511:0] k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdata,
   input logic k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdatavalid,
   output logic [4:0] k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_burstcount,
   input logic k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_writeack,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready,
   output logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k4_ZTS25HostToDeviceSideChannelID_start;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_start_chain;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_start_kernel_copy;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_start_task_fd;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_start_finish_element;
   logic k4_ZTS25HostToDeviceSideChannelID_finish_sig;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_finish_kernel_copy;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_finish_chain;
   logic [63:0] k4_ZTS25HostToDeviceSideChannelID_global_size [2:0];
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_num_groups [2:0];
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_local_size [2:0];
   logic [63:0] k4_ZTS25HostToDeviceSideChannelID_global_offset [2:0];
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_work_dim;
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_wg_size;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_wg_disp_stall_in;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_wg_disp_stall_in_lookahead;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_wg_disp_valid_out;
   logic k4_ZTS25HostToDeviceSideChannelID_wg_disp_start_out;
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_wg_disp_group_id_out [2:0];
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_wg_disp_global_id_base_out [2:0];
   logic k4_ZTS25HostToDeviceSideChannelID_wg_disp_dispatched_all_groups;
   logic [63:0] k4_ZTS25HostToDeviceSideChannelID_global_id [1][2:0];
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_local_id [1][2:0];
   logic [31:0] k4_ZTS25HostToDeviceSideChannelID_group_id [1][2:0];
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_pending_write;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_lsu_active;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_valid_in;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_valid_out;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_stall_in;
   logic [0:0] k4_ZTS25HostToDeviceSideChannelID_stall_out;
   logic k4_ZTS25HostToDeviceSideChannelID_cra_pending_write;
   logic k4_ZTS25HostToDeviceSideChannelID_cra_lsu_active;
   logic k4_ZTS25HostToDeviceSideChannelID_cra_valid_in;
   logic [127:0] k4_ZTS25HostToDeviceSideChannelID_kernel_arguments;

   assign k4_ZTS25HostToDeviceSideChannelID_start_chain[0] = k4_ZTS25HostToDeviceSideChannelID_start;
   assign k4_ZTS25HostToDeviceSideChannelID_finish_chain[0] = 1'b1;
   assign k4_ZTS25HostToDeviceSideChannelID_cra_pending_write = |k4_ZTS25HostToDeviceSideChannelID_pending_write;
   assign k4_ZTS25HostToDeviceSideChannelID_cra_lsu_active = |k4_ZTS25HostToDeviceSideChannelID_lsu_active;
   assign k4_ZTS25HostToDeviceSideChannelID_cra_valid_in = |k4_ZTS25HostToDeviceSideChannelID_valid_in;
   assign k4_ZTS25HostToDeviceSideChannelID_stall_in = 0;
   // INST k4_ZTS25HostToDeviceSideChannelID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k4_ZTS25HostToDeviceSideChannelID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k4_ZTS25HostToDeviceSideChannelID_start),
      .num_groups(k4_ZTS25HostToDeviceSideChannelID_num_groups),
      .local_size(k4_ZTS25HostToDeviceSideChannelID_local_size),
      .stall_in(k4_ZTS25HostToDeviceSideChannelID_wg_disp_stall_in),
      .stall_in_lookahead(k4_ZTS25HostToDeviceSideChannelID_wg_disp_stall_in_lookahead),
      .valid_out(k4_ZTS25HostToDeviceSideChannelID_wg_disp_valid_out),
      .group_id_out(k4_ZTS25HostToDeviceSideChannelID_wg_disp_group_id_out),
      .global_id_base_out(k4_ZTS25HostToDeviceSideChannelID_wg_disp_global_id_base_out),
      .start_out(k4_ZTS25HostToDeviceSideChannelID_wg_disp_start_out),
      .dispatched_all_groups(k4_ZTS25HostToDeviceSideChannelID_wg_disp_dispatched_all_groups)
   );

   // INST k4_ZTS25HostToDeviceSideChannelID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k4_ZTS25HostToDeviceSideChannelID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k4_ZTS25HostToDeviceSideChannelID_start),
      .wg_size(k4_ZTS25HostToDeviceSideChannelID_wg_size),
      .wg_dispatch_valid_out(k4_ZTS25HostToDeviceSideChannelID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k4_ZTS25HostToDeviceSideChannelID_wg_disp_stall_in),
      .dispatched_all_groups(k4_ZTS25HostToDeviceSideChannelID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k4_ZTS25HostToDeviceSideChannelID_valid_out),
      .kernel_copy_stall_in(k4_ZTS25HostToDeviceSideChannelID_stall_in),
      .pending_writes(k4_ZTS25HostToDeviceSideChannelID_cra_pending_write),
      .finish(k4_ZTS25HostToDeviceSideChannelID_finish_sig)
   );

   // INST k4_ZTS25HostToDeviceSideChannelID_cra_agent_inst of k4_ZTS25HostToDeviceSideChannelID_function_cra_agent
   k4_ZTS25HostToDeviceSideChannelID_function_cra_agent k4_ZTS25HostToDeviceSideChannelID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k4_ZTS25HostToDeviceSideChannelID_start),
      .finish(k4_ZTS25HostToDeviceSideChannelID_finish_sig),
      .global_offset_0(k4_ZTS25HostToDeviceSideChannelID_global_offset[0]),
      .global_offset_1(k4_ZTS25HostToDeviceSideChannelID_global_offset[1]),
      .global_offset_2(k4_ZTS25HostToDeviceSideChannelID_global_offset[2]),
      .work_dim(k4_ZTS25HostToDeviceSideChannelID_work_dim),
      .has_a_lsu_active(k4_ZTS25HostToDeviceSideChannelID_cra_lsu_active),
      .has_a_write_pending(k4_ZTS25HostToDeviceSideChannelID_cra_pending_write),
      .valid_in(k4_ZTS25HostToDeviceSideChannelID_cra_valid_in),
      .global_size_0(k4_ZTS25HostToDeviceSideChannelID_global_size[0]),
      .global_size_1(k4_ZTS25HostToDeviceSideChannelID_global_size[1]),
      .global_size_2(k4_ZTS25HostToDeviceSideChannelID_global_size[2]),
      .num_groups_0(k4_ZTS25HostToDeviceSideChannelID_num_groups[0]),
      .num_groups_1(k4_ZTS25HostToDeviceSideChannelID_num_groups[1]),
      .num_groups_2(k4_ZTS25HostToDeviceSideChannelID_num_groups[2]),
      .local_size_0(k4_ZTS25HostToDeviceSideChannelID_local_size[0]),
      .local_size_1(k4_ZTS25HostToDeviceSideChannelID_local_size[1]),
      .local_size_2(k4_ZTS25HostToDeviceSideChannelID_local_size[2]),
      .workgroup_size(k4_ZTS25HostToDeviceSideChannelID_wg_size),
      .kernel_arguments(k4_ZTS25HostToDeviceSideChannelID_kernel_arguments),
      .cra_irq(cra_irq_k4_ZTS25HostToDeviceSideChannelID),
      // AVS avs_cra
      .avs_cra_enable(avs_k4_ZTS25HostToDeviceSideChannelID_cra_enable),
      .avs_cra_read(avs_k4_ZTS25HostToDeviceSideChannelID_cra_read),
      .avs_cra_write(avs_k4_ZTS25HostToDeviceSideChannelID_cra_write),
      .avs_cra_address(avs_k4_ZTS25HostToDeviceSideChannelID_cra_address),
      .avs_cra_writedata(avs_k4_ZTS25HostToDeviceSideChannelID_cra_writedata),
      .avs_cra_byteenable(avs_k4_ZTS25HostToDeviceSideChannelID_cra_byteenable),
      .avs_cra_readdata(avs_k4_ZTS25HostToDeviceSideChannelID_cra_readdata),
      .avs_cra_readdatavalid(avs_k4_ZTS25HostToDeviceSideChannelID_cra_readdatavalid)
   );

   // INST k4_ZTS25HostToDeviceSideChannelID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k4_ZTS25HostToDeviceSideChannelID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k4_ZTS25HostToDeviceSideChannelID_wg_disp_start_out),
      .valid_in(k4_ZTS25HostToDeviceSideChannelID_wg_disp_valid_out[0]),
      .stall_out(k4_ZTS25HostToDeviceSideChannelID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k4_ZTS25HostToDeviceSideChannelID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k4_ZTS25HostToDeviceSideChannelID_stall_out[0]),
      .valid_out(k4_ZTS25HostToDeviceSideChannelID_valid_in[0]),
      .group_id_in(k4_ZTS25HostToDeviceSideChannelID_wg_disp_group_id_out),
      .global_id_base_in(k4_ZTS25HostToDeviceSideChannelID_wg_disp_global_id_base_out),
      .local_size(k4_ZTS25HostToDeviceSideChannelID_local_size),
      .global_size(k4_ZTS25HostToDeviceSideChannelID_global_size),
      .global_work_offset(k4_ZTS25HostToDeviceSideChannelID_global_offset),
      .local_id(k4_ZTS25HostToDeviceSideChannelID_local_id[0]),
      .global_id(k4_ZTS25HostToDeviceSideChannelID_global_id[0]),
      .group_id(k4_ZTS25HostToDeviceSideChannelID_group_id[0])
   );

   // INST k4_ZTS25HostToDeviceSideChannelID_inst_0 of k4_ZTS25HostToDeviceSideChannelID_top_wrapper_0
   k4_ZTS25HostToDeviceSideChannelID_top_wrapper_0 k4_ZTS25HostToDeviceSideChannelID_inst_0
   (
      .start(k4_ZTS25HostToDeviceSideChannelID_start_kernel_copy[0]),
      .kernel_arguments(k4_ZTS25HostToDeviceSideChannelID_kernel_arguments),
      .work_dim(k4_ZTS25HostToDeviceSideChannelID_work_dim),
      .global_offset(k4_ZTS25HostToDeviceSideChannelID_global_offset),
      .kernel_valid_out(k4_ZTS25HostToDeviceSideChannelID_valid_out[0]),
      .has_a_write_pending(k4_ZTS25HostToDeviceSideChannelID_pending_write[0]),
      .has_a_lsu_active(k4_ZTS25HostToDeviceSideChannelID_lsu_active[0]),
      .global_id(k4_ZTS25HostToDeviceSideChannelID_global_id[0]),
      .local_id(k4_ZTS25HostToDeviceSideChannelID_local_id[0]),
      .group_id(k4_ZTS25HostToDeviceSideChannelID_group_id[0]),
      .global_size(k4_ZTS25HostToDeviceSideChannelID_global_size),
      .local_size(k4_ZTS25HostToDeviceSideChannelID_local_size),
      .num_groups(k4_ZTS25HostToDeviceSideChannelID_num_groups),
      .workgroup_size(k4_ZTS25HostToDeviceSideChannelID_wg_size),
      .kernel_stall_out(k4_ZTS25HostToDeviceSideChannelID_stall_out[0]),
      .kernel_valid_in(k4_ZTS25HostToDeviceSideChannelID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k4_ZTS25HostToDeviceSideChannelID
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_enable(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_enable),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_read(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_read),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_write(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_write),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_address(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_address),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_writedata(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_writedata),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_byteenable(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_byteenable),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_waitrequest(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_waitrequest),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdata(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdata),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdatavalid(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdatavalid),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_burstcount(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_burstcount),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_writeack(k4_ZTS25HostToDeviceSideChannelID_0_avm_lm_k4_ZTS25HostToDeviceSideChannelID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k4_ZTS25HostToDeviceSideChannelID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k4_ZTS25HostToDeviceSideChannelID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k4_ZTS25HostToDeviceSideChannelID_start_chain[0]),
      .start_kernel(k4_ZTS25HostToDeviceSideChannelID_start_kernel_copy[0]),
      .start_finish_detector(k4_ZTS25HostToDeviceSideChannelID_start_task_fd[0]),
      .start_finish_chain_element(k4_ZTS25HostToDeviceSideChannelID_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k8_ZTS26DeviceToHostDSideChannelID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k8_ZTS26DeviceToHostDSideChannelID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k8_ZTS26DeviceToHostDSideChannelID,
   // AVS avs_k8_ZTS26DeviceToHostDSideChannelID_cra
   input logic avs_k8_ZTS26DeviceToHostDSideChannelID_cra_enable,
   input logic avs_k8_ZTS26DeviceToHostDSideChannelID_cra_read,
   input logic avs_k8_ZTS26DeviceToHostDSideChannelID_cra_write,
   input logic [4:0] avs_k8_ZTS26DeviceToHostDSideChannelID_cra_address,
   input logic [63:0] avs_k8_ZTS26DeviceToHostDSideChannelID_cra_writedata,
   input logic [7:0] avs_k8_ZTS26DeviceToHostDSideChannelID_cra_byteenable,
   output logic [63:0] avs_k8_ZTS26DeviceToHostDSideChannelID_cra_readdata,
   output logic avs_k8_ZTS26DeviceToHostDSideChannelID_cra_readdatavalid,
   // AVM k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID
   output logic k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_enable,
   output logic k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_read,
   output logic k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_write,
   output logic [32:0] k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_address,
   output logic [511:0] k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writedata,
   output logic [63:0] k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_byteenable,
   input logic k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_waitrequest,
   input logic [511:0] k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdata,
   input logic k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdatavalid,
   output logic [4:0] k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_burstcount,
   input logic k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writeack,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k8_ZTS26DeviceToHostDSideChannelID_start;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_start_chain;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_start_kernel_copy;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_start_task_fd;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_start_finish_element;
   logic k8_ZTS26DeviceToHostDSideChannelID_finish_sig;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_finish_kernel_copy;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_finish_chain;
   logic [63:0] k8_ZTS26DeviceToHostDSideChannelID_global_size [2:0];
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_num_groups [2:0];
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_local_size [2:0];
   logic [63:0] k8_ZTS26DeviceToHostDSideChannelID_global_offset [2:0];
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_work_dim;
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_wg_size;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_wg_disp_stall_in;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_wg_disp_stall_in_lookahead;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_wg_disp_valid_out;
   logic k8_ZTS26DeviceToHostDSideChannelID_wg_disp_start_out;
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_wg_disp_group_id_out [2:0];
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_wg_disp_global_id_base_out [2:0];
   logic k8_ZTS26DeviceToHostDSideChannelID_wg_disp_dispatched_all_groups;
   logic [63:0] k8_ZTS26DeviceToHostDSideChannelID_global_id [1][2:0];
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_local_id [1][2:0];
   logic [31:0] k8_ZTS26DeviceToHostDSideChannelID_group_id [1][2:0];
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_pending_write;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_lsu_active;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_valid_in;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_valid_out;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_stall_in;
   logic [0:0] k8_ZTS26DeviceToHostDSideChannelID_stall_out;
   logic k8_ZTS26DeviceToHostDSideChannelID_cra_pending_write;
   logic k8_ZTS26DeviceToHostDSideChannelID_cra_lsu_active;
   logic k8_ZTS26DeviceToHostDSideChannelID_cra_valid_in;
   logic [127:0] k8_ZTS26DeviceToHostDSideChannelID_kernel_arguments;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full;

   assign k8_ZTS26DeviceToHostDSideChannelID_start_chain[0] = k8_ZTS26DeviceToHostDSideChannelID_start;
   assign k8_ZTS26DeviceToHostDSideChannelID_finish_chain[0] = 1'b1;
   assign k8_ZTS26DeviceToHostDSideChannelID_cra_pending_write = |k8_ZTS26DeviceToHostDSideChannelID_pending_write;
   assign k8_ZTS26DeviceToHostDSideChannelID_cra_lsu_active = |k8_ZTS26DeviceToHostDSideChannelID_lsu_active;
   assign k8_ZTS26DeviceToHostDSideChannelID_cra_valid_in = |k8_ZTS26DeviceToHostDSideChannelID_valid_in;
   assign k8_ZTS26DeviceToHostDSideChannelID_stall_in = 0;
   // INST k8_ZTS26DeviceToHostDSideChannelID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k8_ZTS26DeviceToHostDSideChannelID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k8_ZTS26DeviceToHostDSideChannelID_start),
      .num_groups(k8_ZTS26DeviceToHostDSideChannelID_num_groups),
      .local_size(k8_ZTS26DeviceToHostDSideChannelID_local_size),
      .stall_in(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_stall_in),
      .stall_in_lookahead(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_stall_in_lookahead),
      .valid_out(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_valid_out),
      .group_id_out(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_group_id_out),
      .global_id_base_out(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_global_id_base_out),
      .start_out(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_start_out),
      .dispatched_all_groups(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_dispatched_all_groups)
   );

   // INST k8_ZTS26DeviceToHostDSideChannelID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k8_ZTS26DeviceToHostDSideChannelID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k8_ZTS26DeviceToHostDSideChannelID_start),
      .wg_size(k8_ZTS26DeviceToHostDSideChannelID_wg_size),
      .wg_dispatch_valid_out(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_stall_in),
      .dispatched_all_groups(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k8_ZTS26DeviceToHostDSideChannelID_valid_out),
      .kernel_copy_stall_in(k8_ZTS26DeviceToHostDSideChannelID_stall_in),
      .pending_writes(k8_ZTS26DeviceToHostDSideChannelID_cra_pending_write),
      .finish(k8_ZTS26DeviceToHostDSideChannelID_finish_sig)
   );

   // INST k8_ZTS26DeviceToHostDSideChannelID_cra_agent_inst of k8_ZTS26DeviceToHostDSideChannelID_function_cra_agent
   k8_ZTS26DeviceToHostDSideChannelID_function_cra_agent k8_ZTS26DeviceToHostDSideChannelID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k8_ZTS26DeviceToHostDSideChannelID_start),
      .finish(k8_ZTS26DeviceToHostDSideChannelID_finish_sig),
      .global_offset_0(k8_ZTS26DeviceToHostDSideChannelID_global_offset[0]),
      .global_offset_1(k8_ZTS26DeviceToHostDSideChannelID_global_offset[1]),
      .global_offset_2(k8_ZTS26DeviceToHostDSideChannelID_global_offset[2]),
      .work_dim(k8_ZTS26DeviceToHostDSideChannelID_work_dim),
      .has_a_lsu_active(k8_ZTS26DeviceToHostDSideChannelID_cra_lsu_active),
      .has_a_write_pending(k8_ZTS26DeviceToHostDSideChannelID_cra_pending_write),
      .valid_in(k8_ZTS26DeviceToHostDSideChannelID_cra_valid_in),
      .global_size_0(k8_ZTS26DeviceToHostDSideChannelID_global_size[0]),
      .global_size_1(k8_ZTS26DeviceToHostDSideChannelID_global_size[1]),
      .global_size_2(k8_ZTS26DeviceToHostDSideChannelID_global_size[2]),
      .num_groups_0(k8_ZTS26DeviceToHostDSideChannelID_num_groups[0]),
      .num_groups_1(k8_ZTS26DeviceToHostDSideChannelID_num_groups[1]),
      .num_groups_2(k8_ZTS26DeviceToHostDSideChannelID_num_groups[2]),
      .local_size_0(k8_ZTS26DeviceToHostDSideChannelID_local_size[0]),
      .local_size_1(k8_ZTS26DeviceToHostDSideChannelID_local_size[1]),
      .local_size_2(k8_ZTS26DeviceToHostDSideChannelID_local_size[2]),
      .workgroup_size(k8_ZTS26DeviceToHostDSideChannelID_wg_size),
      .kernel_arguments(k8_ZTS26DeviceToHostDSideChannelID_kernel_arguments),
      .cra_irq(cra_irq_k8_ZTS26DeviceToHostDSideChannelID),
      // AVS avs_cra
      .avs_cra_enable(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_enable),
      .avs_cra_read(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_read),
      .avs_cra_write(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_write),
      .avs_cra_address(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_address),
      .avs_cra_writedata(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_writedata),
      .avs_cra_byteenable(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_byteenable),
      .avs_cra_readdata(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_readdata),
      .avs_cra_readdatavalid(avs_k8_ZTS26DeviceToHostDSideChannelID_cra_readdatavalid)
   );

   // INST k8_ZTS26DeviceToHostDSideChannelID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k8_ZTS26DeviceToHostDSideChannelID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_start_out),
      .valid_in(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_valid_out[0]),
      .stall_out(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k8_ZTS26DeviceToHostDSideChannelID_stall_out[0]),
      .valid_out(k8_ZTS26DeviceToHostDSideChannelID_valid_in[0]),
      .group_id_in(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_group_id_out),
      .global_id_base_in(k8_ZTS26DeviceToHostDSideChannelID_wg_disp_global_id_base_out),
      .local_size(k8_ZTS26DeviceToHostDSideChannelID_local_size),
      .global_size(k8_ZTS26DeviceToHostDSideChannelID_global_size),
      .global_work_offset(k8_ZTS26DeviceToHostDSideChannelID_global_offset),
      .local_id(k8_ZTS26DeviceToHostDSideChannelID_local_id[0]),
      .global_id(k8_ZTS26DeviceToHostDSideChannelID_global_id[0]),
      .group_id(k8_ZTS26DeviceToHostDSideChannelID_group_id[0])
   );

   // INST k8_ZTS26DeviceToHostDSideChannelID_inst_0 of k8_ZTS26DeviceToHostDSideChannelID_top_wrapper_0
   k8_ZTS26DeviceToHostDSideChannelID_top_wrapper_0 k8_ZTS26DeviceToHostDSideChannelID_inst_0
   (
      .start(k8_ZTS26DeviceToHostDSideChannelID_start_kernel_copy[0]),
      .kernel_arguments(k8_ZTS26DeviceToHostDSideChannelID_kernel_arguments),
      .work_dim(k8_ZTS26DeviceToHostDSideChannelID_work_dim),
      .global_offset(k8_ZTS26DeviceToHostDSideChannelID_global_offset),
      .kernel_valid_out(k8_ZTS26DeviceToHostDSideChannelID_valid_out[0]),
      .has_a_write_pending(k8_ZTS26DeviceToHostDSideChannelID_pending_write[0]),
      .has_a_lsu_active(k8_ZTS26DeviceToHostDSideChannelID_lsu_active[0]),
      .global_id(k8_ZTS26DeviceToHostDSideChannelID_global_id[0]),
      .local_id(k8_ZTS26DeviceToHostDSideChannelID_local_id[0]),
      .group_id(k8_ZTS26DeviceToHostDSideChannelID_group_id[0]),
      .global_size(k8_ZTS26DeviceToHostDSideChannelID_global_size),
      .local_size(k8_ZTS26DeviceToHostDSideChannelID_local_size),
      .num_groups(k8_ZTS26DeviceToHostDSideChannelID_num_groups),
      .workgroup_size(k8_ZTS26DeviceToHostDSideChannelID_wg_size),
      .kernel_stall_out(k8_ZTS26DeviceToHostDSideChannelID_stall_out[0]),
      .kernel_valid_in(k8_ZTS26DeviceToHostDSideChannelID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_enable(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_enable),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_read(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_read),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_write(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_write),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_address(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_address),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writedata(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writedata),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_byteenable(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_byteenable),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_waitrequest(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_waitrequest),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdata(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdata),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdatavalid(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdatavalid),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_burstcount(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_burstcount),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writeack(k8_ZTS26DeviceToHostDSideChannelID_0_avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full)
   );

   // INST k8_ZTS26DeviceToHostDSideChannelID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k8_ZTS26DeviceToHostDSideChannelID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k8_ZTS26DeviceToHostDSideChannelID_start_chain[0]),
      .start_kernel(k8_ZTS26DeviceToHostDSideChannelID_start_kernel_copy[0]),
      .start_finish_detector(k8_ZTS26DeviceToHostDSideChannelID_start_task_fd[0]),
      .start_finish_chain_element(k8_ZTS26DeviceToHostDSideChannelID_start_finish_element[0]),
      .start_chain()
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(8),
      .DATA_W(32),
      .ALMOST_FULL_VALUE(8),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k9_ZTS26DeviceToHostTSideChannelID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k9_ZTS26DeviceToHostTSideChannelID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k9_ZTS26DeviceToHostTSideChannelID,
   // AVS avs_k9_ZTS26DeviceToHostTSideChannelID_cra
   input logic avs_k9_ZTS26DeviceToHostTSideChannelID_cra_enable,
   input logic avs_k9_ZTS26DeviceToHostTSideChannelID_cra_read,
   input logic avs_k9_ZTS26DeviceToHostTSideChannelID_cra_write,
   input logic [4:0] avs_k9_ZTS26DeviceToHostTSideChannelID_cra_address,
   input logic [63:0] avs_k9_ZTS26DeviceToHostTSideChannelID_cra_writedata,
   input logic [7:0] avs_k9_ZTS26DeviceToHostTSideChannelID_cra_byteenable,
   output logic [63:0] avs_k9_ZTS26DeviceToHostTSideChannelID_cra_readdata,
   output logic avs_k9_ZTS26DeviceToHostTSideChannelID_cra_readdatavalid,
   // AVM k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID
   output logic k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_enable,
   output logic k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_read,
   output logic k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_write,
   output logic [32:0] k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_address,
   output logic [511:0] k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writedata,
   output logic [63:0] k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_byteenable,
   input logic k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_waitrequest,
   input logic [511:0] k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdata,
   input logic k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdatavalid,
   output logic [4:0] k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_burstcount,
   input logic k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writeack,
   // AVST avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write
   input logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready,
   input logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data,
   output logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k9_ZTS26DeviceToHostTSideChannelID_start;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_start_chain;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_start_kernel_copy;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_start_task_fd;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_start_finish_element;
   logic k9_ZTS26DeviceToHostTSideChannelID_finish_sig;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_finish_kernel_copy;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_finish_chain;
   logic [63:0] k9_ZTS26DeviceToHostTSideChannelID_global_size [2:0];
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_num_groups [2:0];
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_local_size [2:0];
   logic [63:0] k9_ZTS26DeviceToHostTSideChannelID_global_offset [2:0];
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_work_dim;
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_wg_size;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_wg_disp_stall_in;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_wg_disp_stall_in_lookahead;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_wg_disp_valid_out;
   logic k9_ZTS26DeviceToHostTSideChannelID_wg_disp_start_out;
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_wg_disp_group_id_out [2:0];
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_wg_disp_global_id_base_out [2:0];
   logic k9_ZTS26DeviceToHostTSideChannelID_wg_disp_dispatched_all_groups;
   logic [63:0] k9_ZTS26DeviceToHostTSideChannelID_global_id [1][2:0];
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_local_id [1][2:0];
   logic [31:0] k9_ZTS26DeviceToHostTSideChannelID_group_id [1][2:0];
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_pending_write;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_lsu_active;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_valid_in;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_valid_out;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_stall_in;
   logic [0:0] k9_ZTS26DeviceToHostTSideChannelID_stall_out;
   logic k9_ZTS26DeviceToHostTSideChannelID_cra_pending_write;
   logic k9_ZTS26DeviceToHostTSideChannelID_cra_lsu_active;
   logic k9_ZTS26DeviceToHostTSideChannelID_cra_valid_in;
   logic [127:0] k9_ZTS26DeviceToHostTSideChannelID_kernel_arguments;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   logic avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   logic [31:0] avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   logic channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full;

   assign k9_ZTS26DeviceToHostTSideChannelID_start_chain[0] = k9_ZTS26DeviceToHostTSideChannelID_start;
   assign k9_ZTS26DeviceToHostTSideChannelID_finish_chain[0] = 1'b1;
   assign k9_ZTS26DeviceToHostTSideChannelID_cra_pending_write = |k9_ZTS26DeviceToHostTSideChannelID_pending_write;
   assign k9_ZTS26DeviceToHostTSideChannelID_cra_lsu_active = |k9_ZTS26DeviceToHostTSideChannelID_lsu_active;
   assign k9_ZTS26DeviceToHostTSideChannelID_cra_valid_in = |k9_ZTS26DeviceToHostTSideChannelID_valid_in;
   assign k9_ZTS26DeviceToHostTSideChannelID_stall_in = 0;
   // INST k9_ZTS26DeviceToHostTSideChannelID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k9_ZTS26DeviceToHostTSideChannelID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k9_ZTS26DeviceToHostTSideChannelID_start),
      .num_groups(k9_ZTS26DeviceToHostTSideChannelID_num_groups),
      .local_size(k9_ZTS26DeviceToHostTSideChannelID_local_size),
      .stall_in(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_stall_in),
      .stall_in_lookahead(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_stall_in_lookahead),
      .valid_out(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_valid_out),
      .group_id_out(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_group_id_out),
      .global_id_base_out(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_global_id_base_out),
      .start_out(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_start_out),
      .dispatched_all_groups(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_dispatched_all_groups)
   );

   // INST k9_ZTS26DeviceToHostTSideChannelID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k9_ZTS26DeviceToHostTSideChannelID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k9_ZTS26DeviceToHostTSideChannelID_start),
      .wg_size(k9_ZTS26DeviceToHostTSideChannelID_wg_size),
      .wg_dispatch_valid_out(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_stall_in),
      .dispatched_all_groups(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k9_ZTS26DeviceToHostTSideChannelID_valid_out),
      .kernel_copy_stall_in(k9_ZTS26DeviceToHostTSideChannelID_stall_in),
      .pending_writes(k9_ZTS26DeviceToHostTSideChannelID_cra_pending_write),
      .finish(k9_ZTS26DeviceToHostTSideChannelID_finish_sig)
   );

   // INST k9_ZTS26DeviceToHostTSideChannelID_cra_agent_inst of k9_ZTS26DeviceToHostTSideChannelID_function_cra_agent
   k9_ZTS26DeviceToHostTSideChannelID_function_cra_agent k9_ZTS26DeviceToHostTSideChannelID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k9_ZTS26DeviceToHostTSideChannelID_start),
      .finish(k9_ZTS26DeviceToHostTSideChannelID_finish_sig),
      .global_offset_0(k9_ZTS26DeviceToHostTSideChannelID_global_offset[0]),
      .global_offset_1(k9_ZTS26DeviceToHostTSideChannelID_global_offset[1]),
      .global_offset_2(k9_ZTS26DeviceToHostTSideChannelID_global_offset[2]),
      .work_dim(k9_ZTS26DeviceToHostTSideChannelID_work_dim),
      .has_a_lsu_active(k9_ZTS26DeviceToHostTSideChannelID_cra_lsu_active),
      .has_a_write_pending(k9_ZTS26DeviceToHostTSideChannelID_cra_pending_write),
      .valid_in(k9_ZTS26DeviceToHostTSideChannelID_cra_valid_in),
      .global_size_0(k9_ZTS26DeviceToHostTSideChannelID_global_size[0]),
      .global_size_1(k9_ZTS26DeviceToHostTSideChannelID_global_size[1]),
      .global_size_2(k9_ZTS26DeviceToHostTSideChannelID_global_size[2]),
      .num_groups_0(k9_ZTS26DeviceToHostTSideChannelID_num_groups[0]),
      .num_groups_1(k9_ZTS26DeviceToHostTSideChannelID_num_groups[1]),
      .num_groups_2(k9_ZTS26DeviceToHostTSideChannelID_num_groups[2]),
      .local_size_0(k9_ZTS26DeviceToHostTSideChannelID_local_size[0]),
      .local_size_1(k9_ZTS26DeviceToHostTSideChannelID_local_size[1]),
      .local_size_2(k9_ZTS26DeviceToHostTSideChannelID_local_size[2]),
      .workgroup_size(k9_ZTS26DeviceToHostTSideChannelID_wg_size),
      .kernel_arguments(k9_ZTS26DeviceToHostTSideChannelID_kernel_arguments),
      .cra_irq(cra_irq_k9_ZTS26DeviceToHostTSideChannelID),
      // AVS avs_cra
      .avs_cra_enable(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_enable),
      .avs_cra_read(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_read),
      .avs_cra_write(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_write),
      .avs_cra_address(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_address),
      .avs_cra_writedata(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_writedata),
      .avs_cra_byteenable(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_byteenable),
      .avs_cra_readdata(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_readdata),
      .avs_cra_readdatavalid(avs_k9_ZTS26DeviceToHostTSideChannelID_cra_readdatavalid)
   );

   // INST k9_ZTS26DeviceToHostTSideChannelID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k9_ZTS26DeviceToHostTSideChannelID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_start_out),
      .valid_in(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_valid_out[0]),
      .stall_out(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k9_ZTS26DeviceToHostTSideChannelID_stall_out[0]),
      .valid_out(k9_ZTS26DeviceToHostTSideChannelID_valid_in[0]),
      .group_id_in(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_group_id_out),
      .global_id_base_in(k9_ZTS26DeviceToHostTSideChannelID_wg_disp_global_id_base_out),
      .local_size(k9_ZTS26DeviceToHostTSideChannelID_local_size),
      .global_size(k9_ZTS26DeviceToHostTSideChannelID_global_size),
      .global_work_offset(k9_ZTS26DeviceToHostTSideChannelID_global_offset),
      .local_id(k9_ZTS26DeviceToHostTSideChannelID_local_id[0]),
      .global_id(k9_ZTS26DeviceToHostTSideChannelID_global_id[0]),
      .group_id(k9_ZTS26DeviceToHostTSideChannelID_group_id[0])
   );

   // INST k9_ZTS26DeviceToHostTSideChannelID_inst_0 of k9_ZTS26DeviceToHostTSideChannelID_top_wrapper_0
   k9_ZTS26DeviceToHostTSideChannelID_top_wrapper_0 k9_ZTS26DeviceToHostTSideChannelID_inst_0
   (
      .start(k9_ZTS26DeviceToHostTSideChannelID_start_kernel_copy[0]),
      .kernel_arguments(k9_ZTS26DeviceToHostTSideChannelID_kernel_arguments),
      .work_dim(k9_ZTS26DeviceToHostTSideChannelID_work_dim),
      .global_offset(k9_ZTS26DeviceToHostTSideChannelID_global_offset),
      .kernel_valid_out(k9_ZTS26DeviceToHostTSideChannelID_valid_out[0]),
      .has_a_write_pending(k9_ZTS26DeviceToHostTSideChannelID_pending_write[0]),
      .has_a_lsu_active(k9_ZTS26DeviceToHostTSideChannelID_lsu_active[0]),
      .global_id(k9_ZTS26DeviceToHostTSideChannelID_global_id[0]),
      .local_id(k9_ZTS26DeviceToHostTSideChannelID_local_id[0]),
      .group_id(k9_ZTS26DeviceToHostTSideChannelID_group_id[0]),
      .global_size(k9_ZTS26DeviceToHostTSideChannelID_global_size),
      .local_size(k9_ZTS26DeviceToHostTSideChannelID_local_size),
      .num_groups(k9_ZTS26DeviceToHostTSideChannelID_num_groups),
      .workgroup_size(k9_ZTS26DeviceToHostTSideChannelID_wg_size),
      .kernel_stall_out(k9_ZTS26DeviceToHostTSideChannelID_stall_out[0]),
      .kernel_valid_in(k9_ZTS26DeviceToHostTSideChannelID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_enable(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_enable),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_read(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_read),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_write(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_write),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_address(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_address),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writedata(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writedata),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_byteenable(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_byteenable),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_waitrequest(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_waitrequest),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdata(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdata),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdatavalid(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdatavalid),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_burstcount(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_burstcount),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writeack(k9_ZTS26DeviceToHostTSideChannelID_0_avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full)
   );

   // INST k9_ZTS26DeviceToHostTSideChannelID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k9_ZTS26DeviceToHostTSideChannelID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k9_ZTS26DeviceToHostTSideChannelID_start_chain[0]),
      .start_kernel(k9_ZTS26DeviceToHostTSideChannelID_start_kernel_copy[0]),
      .start_finish_detector(k9_ZTS26DeviceToHostTSideChannelID_start_task_fd[0]),
      .start_finish_chain_element(k9_ZTS26DeviceToHostTSideChannelID_start_finish_element[0]),
      .start_chain()
   );

   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid;
   assign avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready = avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready;
   assign avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data = avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data;
   // INST channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifo of acl_channel_fifo
   acl_channel_fifo
   #(
      .FIFO_DEPTH(8),
      .DATA_W(32),
      .ALMOST_FULL_VALUE(8),
      .INTER_KERNEL_PIPELINING(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .INTENDED_DEVICE_FAMILY("Arria 10")
   )
   channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_fifo
   (
      .clock(clock),
      .resetn(resetn),
      // AVST avst_in
      .avst_in_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_valid),
      .avst_in_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_ready),
      .avst_in_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_data),
      // AVST avst_out
      .avst_out_valid(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_valid),
      .avst_out_ready(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_ready),
      .avst_out_data(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_data),
      .avst_out_almost_full(channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_read_almost_full),
      .almost_full(avs_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k10_ZTS29HostToDeviceTermSideChannelID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k10_ZTS29HostToDeviceTermSideChannelID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k10_ZTS29HostToDeviceTermSideChannelID,
   // AVS avs_k10_ZTS29HostToDeviceTermSideChannelID_cra
   input logic avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_enable,
   input logic avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_read,
   input logic avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_write,
   input logic [4:0] avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_address,
   input logic [63:0] avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_writedata,
   input logic [7:0] avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_byteenable,
   output logic [63:0] avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_readdata,
   output logic avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_readdatavalid,
   // AVM k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID
   output logic k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_enable,
   output logic k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_read,
   output logic k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_write,
   output logic [32:0] k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_address,
   output logic [511:0] k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writedata,
   output logic [63:0] k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_byteenable,
   input logic k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_waitrequest,
   input logic [511:0] k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdata,
   input logic k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdatavalid,
   output logic [4:0] k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_burstcount,
   input logic k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writeack,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready,
   output logic [7:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k10_ZTS29HostToDeviceTermSideChannelID_start;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_start_chain;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_start_kernel_copy;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_start_task_fd;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_start_finish_element;
   logic k10_ZTS29HostToDeviceTermSideChannelID_finish_sig;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_finish_kernel_copy;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_finish_chain;
   logic [63:0] k10_ZTS29HostToDeviceTermSideChannelID_global_size [2:0];
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_num_groups [2:0];
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_local_size [2:0];
   logic [63:0] k10_ZTS29HostToDeviceTermSideChannelID_global_offset [2:0];
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_work_dim;
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_wg_size;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_stall_in;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_stall_in_lookahead;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_valid_out;
   logic k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_start_out;
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_group_id_out [2:0];
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_global_id_base_out [2:0];
   logic k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_dispatched_all_groups;
   logic [63:0] k10_ZTS29HostToDeviceTermSideChannelID_global_id [1][2:0];
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_local_id [1][2:0];
   logic [31:0] k10_ZTS29HostToDeviceTermSideChannelID_group_id [1][2:0];
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_pending_write;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_lsu_active;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_valid_in;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_valid_out;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_stall_in;
   logic [0:0] k10_ZTS29HostToDeviceTermSideChannelID_stall_out;
   logic k10_ZTS29HostToDeviceTermSideChannelID_cra_pending_write;
   logic k10_ZTS29HostToDeviceTermSideChannelID_cra_lsu_active;
   logic k10_ZTS29HostToDeviceTermSideChannelID_cra_valid_in;
   logic [127:0] k10_ZTS29HostToDeviceTermSideChannelID_kernel_arguments;

   assign k10_ZTS29HostToDeviceTermSideChannelID_start_chain[0] = k10_ZTS29HostToDeviceTermSideChannelID_start;
   assign k10_ZTS29HostToDeviceTermSideChannelID_finish_chain[0] = 1'b1;
   assign k10_ZTS29HostToDeviceTermSideChannelID_cra_pending_write = |k10_ZTS29HostToDeviceTermSideChannelID_pending_write;
   assign k10_ZTS29HostToDeviceTermSideChannelID_cra_lsu_active = |k10_ZTS29HostToDeviceTermSideChannelID_lsu_active;
   assign k10_ZTS29HostToDeviceTermSideChannelID_cra_valid_in = |k10_ZTS29HostToDeviceTermSideChannelID_valid_in;
   assign k10_ZTS29HostToDeviceTermSideChannelID_stall_in = 0;
   // INST k10_ZTS29HostToDeviceTermSideChannelID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k10_ZTS29HostToDeviceTermSideChannelID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k10_ZTS29HostToDeviceTermSideChannelID_start),
      .num_groups(k10_ZTS29HostToDeviceTermSideChannelID_num_groups),
      .local_size(k10_ZTS29HostToDeviceTermSideChannelID_local_size),
      .stall_in(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_stall_in),
      .stall_in_lookahead(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_stall_in_lookahead),
      .valid_out(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_valid_out),
      .group_id_out(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_group_id_out),
      .global_id_base_out(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_global_id_base_out),
      .start_out(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_start_out),
      .dispatched_all_groups(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_dispatched_all_groups)
   );

   // INST k10_ZTS29HostToDeviceTermSideChannelID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k10_ZTS29HostToDeviceTermSideChannelID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k10_ZTS29HostToDeviceTermSideChannelID_start),
      .wg_size(k10_ZTS29HostToDeviceTermSideChannelID_wg_size),
      .wg_dispatch_valid_out(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_stall_in),
      .dispatched_all_groups(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k10_ZTS29HostToDeviceTermSideChannelID_valid_out),
      .kernel_copy_stall_in(k10_ZTS29HostToDeviceTermSideChannelID_stall_in),
      .pending_writes(k10_ZTS29HostToDeviceTermSideChannelID_cra_pending_write),
      .finish(k10_ZTS29HostToDeviceTermSideChannelID_finish_sig)
   );

   // INST k10_ZTS29HostToDeviceTermSideChannelID_cra_agent_inst of k10_ZTS29HostToDeviceTermSideChannelID_function_cra_agent
   k10_ZTS29HostToDeviceTermSideChannelID_function_cra_agent k10_ZTS29HostToDeviceTermSideChannelID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k10_ZTS29HostToDeviceTermSideChannelID_start),
      .finish(k10_ZTS29HostToDeviceTermSideChannelID_finish_sig),
      .global_offset_0(k10_ZTS29HostToDeviceTermSideChannelID_global_offset[0]),
      .global_offset_1(k10_ZTS29HostToDeviceTermSideChannelID_global_offset[1]),
      .global_offset_2(k10_ZTS29HostToDeviceTermSideChannelID_global_offset[2]),
      .work_dim(k10_ZTS29HostToDeviceTermSideChannelID_work_dim),
      .has_a_lsu_active(k10_ZTS29HostToDeviceTermSideChannelID_cra_lsu_active),
      .has_a_write_pending(k10_ZTS29HostToDeviceTermSideChannelID_cra_pending_write),
      .valid_in(k10_ZTS29HostToDeviceTermSideChannelID_cra_valid_in),
      .global_size_0(k10_ZTS29HostToDeviceTermSideChannelID_global_size[0]),
      .global_size_1(k10_ZTS29HostToDeviceTermSideChannelID_global_size[1]),
      .global_size_2(k10_ZTS29HostToDeviceTermSideChannelID_global_size[2]),
      .num_groups_0(k10_ZTS29HostToDeviceTermSideChannelID_num_groups[0]),
      .num_groups_1(k10_ZTS29HostToDeviceTermSideChannelID_num_groups[1]),
      .num_groups_2(k10_ZTS29HostToDeviceTermSideChannelID_num_groups[2]),
      .local_size_0(k10_ZTS29HostToDeviceTermSideChannelID_local_size[0]),
      .local_size_1(k10_ZTS29HostToDeviceTermSideChannelID_local_size[1]),
      .local_size_2(k10_ZTS29HostToDeviceTermSideChannelID_local_size[2]),
      .workgroup_size(k10_ZTS29HostToDeviceTermSideChannelID_wg_size),
      .kernel_arguments(k10_ZTS29HostToDeviceTermSideChannelID_kernel_arguments),
      .cra_irq(cra_irq_k10_ZTS29HostToDeviceTermSideChannelID),
      // AVS avs_cra
      .avs_cra_enable(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_enable),
      .avs_cra_read(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_read),
      .avs_cra_write(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_write),
      .avs_cra_address(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_address),
      .avs_cra_writedata(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_writedata),
      .avs_cra_byteenable(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_byteenable),
      .avs_cra_readdata(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_readdata),
      .avs_cra_readdatavalid(avs_k10_ZTS29HostToDeviceTermSideChannelID_cra_readdatavalid)
   );

   // INST k10_ZTS29HostToDeviceTermSideChannelID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k10_ZTS29HostToDeviceTermSideChannelID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_start_out),
      .valid_in(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_valid_out[0]),
      .stall_out(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k10_ZTS29HostToDeviceTermSideChannelID_stall_out[0]),
      .valid_out(k10_ZTS29HostToDeviceTermSideChannelID_valid_in[0]),
      .group_id_in(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_group_id_out),
      .global_id_base_in(k10_ZTS29HostToDeviceTermSideChannelID_wg_disp_global_id_base_out),
      .local_size(k10_ZTS29HostToDeviceTermSideChannelID_local_size),
      .global_size(k10_ZTS29HostToDeviceTermSideChannelID_global_size),
      .global_work_offset(k10_ZTS29HostToDeviceTermSideChannelID_global_offset),
      .local_id(k10_ZTS29HostToDeviceTermSideChannelID_local_id[0]),
      .global_id(k10_ZTS29HostToDeviceTermSideChannelID_global_id[0]),
      .group_id(k10_ZTS29HostToDeviceTermSideChannelID_group_id[0])
   );

   // INST k10_ZTS29HostToDeviceTermSideChannelID_inst_0 of k10_ZTS29HostToDeviceTermSideChannelID_top_wrapper_0
   k10_ZTS29HostToDeviceTermSideChannelID_top_wrapper_0 k10_ZTS29HostToDeviceTermSideChannelID_inst_0
   (
      .start(k10_ZTS29HostToDeviceTermSideChannelID_start_kernel_copy[0]),
      .kernel_arguments(k10_ZTS29HostToDeviceTermSideChannelID_kernel_arguments),
      .work_dim(k10_ZTS29HostToDeviceTermSideChannelID_work_dim),
      .global_offset(k10_ZTS29HostToDeviceTermSideChannelID_global_offset),
      .kernel_valid_out(k10_ZTS29HostToDeviceTermSideChannelID_valid_out[0]),
      .has_a_write_pending(k10_ZTS29HostToDeviceTermSideChannelID_pending_write[0]),
      .has_a_lsu_active(k10_ZTS29HostToDeviceTermSideChannelID_lsu_active[0]),
      .global_id(k10_ZTS29HostToDeviceTermSideChannelID_global_id[0]),
      .local_id(k10_ZTS29HostToDeviceTermSideChannelID_local_id[0]),
      .group_id(k10_ZTS29HostToDeviceTermSideChannelID_group_id[0]),
      .global_size(k10_ZTS29HostToDeviceTermSideChannelID_global_size),
      .local_size(k10_ZTS29HostToDeviceTermSideChannelID_local_size),
      .num_groups(k10_ZTS29HostToDeviceTermSideChannelID_num_groups),
      .workgroup_size(k10_ZTS29HostToDeviceTermSideChannelID_wg_size),
      .kernel_stall_out(k10_ZTS29HostToDeviceTermSideChannelID_stall_out[0]),
      .kernel_valid_in(k10_ZTS29HostToDeviceTermSideChannelID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k10_ZTS29HostToDeviceTermSideChannelID
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_enable(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_enable),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_read(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_read),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_write(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_write),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_address(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_address),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writedata(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writedata),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_byteenable(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_byteenable),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_waitrequest(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_waitrequest),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdata(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdata),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdatavalid(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdatavalid),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_burstcount(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_burstcount),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writeack(k10_ZTS29HostToDeviceTermSideChannelID_0_avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k10_ZTS29HostToDeviceTermSideChannelID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k10_ZTS29HostToDeviceTermSideChannelID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k10_ZTS29HostToDeviceTermSideChannelID_start_chain[0]),
      .start_kernel(k10_ZTS29HostToDeviceTermSideChannelID_start_kernel_copy[0]),
      .start_finish_detector(k10_ZTS29HostToDeviceTermSideChannelID_start_task_fd[0]),
      .start_finish_chain_element(k10_ZTS29HostToDeviceTermSideChannelID_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k11_ZTS30HostToDeviceDTermSideChannelID_std_ic_partition_wrapper
/////////////////////////////////////////////////////////////////
module k11_ZTS30HostToDeviceDTermSideChannelID_std_ic_partition_wrapper
(
   input logic clock,
   input logic clock2x,
   input logic resetn,
   output logic cra_irq_k11_ZTS30HostToDeviceDTermSideChannelID,
   // AVS avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra
   input logic avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_enable,
   input logic avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_read,
   input logic avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_write,
   input logic [4:0] avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_address,
   input logic [63:0] avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_writedata,
   input logic [7:0] avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_byteenable,
   output logic [63:0] avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_readdata,
   output logic avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_readdatavalid,
   // AVM k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID
   output logic k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_enable,
   output logic k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_read,
   output logic k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_write,
   output logic [32:0] k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_address,
   output logic [511:0] k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writedata,
   output logic [63:0] k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_byteenable,
   input logic k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_waitrequest,
   input logic [511:0] k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdata,
   input logic k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdatavalid,
   output logic [4:0] k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_burstcount,
   input logic k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writeack,
   // AVST avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write
   output logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready,
   output logic [7:0] avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull
);
   logic k11_ZTS30HostToDeviceDTermSideChannelID_start;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_start_chain;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_start_kernel_copy;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_start_task_fd;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_start_finish_element;
   logic k11_ZTS30HostToDeviceDTermSideChannelID_finish_sig;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_finish_kernel_copy;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_finish_chain;
   logic [63:0] k11_ZTS30HostToDeviceDTermSideChannelID_global_size [2:0];
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_num_groups [2:0];
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_local_size [2:0];
   logic [63:0] k11_ZTS30HostToDeviceDTermSideChannelID_global_offset [2:0];
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_work_dim;
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_wg_size;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_stall_in;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_stall_in_lookahead;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_valid_out;
   logic k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_start_out;
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_group_id_out [2:0];
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_global_id_base_out [2:0];
   logic k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_dispatched_all_groups;
   logic [63:0] k11_ZTS30HostToDeviceDTermSideChannelID_global_id [1][2:0];
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_local_id [1][2:0];
   logic [31:0] k11_ZTS30HostToDeviceDTermSideChannelID_group_id [1][2:0];
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_pending_write;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_lsu_active;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_valid_in;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_valid_out;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_stall_in;
   logic [0:0] k11_ZTS30HostToDeviceDTermSideChannelID_stall_out;
   logic k11_ZTS30HostToDeviceDTermSideChannelID_cra_pending_write;
   logic k11_ZTS30HostToDeviceDTermSideChannelID_cra_lsu_active;
   logic k11_ZTS30HostToDeviceDTermSideChannelID_cra_valid_in;
   logic [127:0] k11_ZTS30HostToDeviceDTermSideChannelID_kernel_arguments;

   assign k11_ZTS30HostToDeviceDTermSideChannelID_start_chain[0] = k11_ZTS30HostToDeviceDTermSideChannelID_start;
   assign k11_ZTS30HostToDeviceDTermSideChannelID_finish_chain[0] = 1'b1;
   assign k11_ZTS30HostToDeviceDTermSideChannelID_cra_pending_write = |k11_ZTS30HostToDeviceDTermSideChannelID_pending_write;
   assign k11_ZTS30HostToDeviceDTermSideChannelID_cra_lsu_active = |k11_ZTS30HostToDeviceDTermSideChannelID_lsu_active;
   assign k11_ZTS30HostToDeviceDTermSideChannelID_cra_valid_in = |k11_ZTS30HostToDeviceDTermSideChannelID_valid_in;
   assign k11_ZTS30HostToDeviceDTermSideChannelID_stall_in = 0;
   // INST k11_ZTS30HostToDeviceDTermSideChannelID_workgroup_dispatcher of acl_work_group_dispatcher
   acl_work_group_dispatcher
   #(
      .WIDTH(32),
      .NUM_COPIES(1),
      .RUN_FOREVER(0),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k11_ZTS30HostToDeviceDTermSideChannelID_workgroup_dispatcher
   (
      .clock(clock),
      .resetn(resetn),
      .start(k11_ZTS30HostToDeviceDTermSideChannelID_start),
      .num_groups(k11_ZTS30HostToDeviceDTermSideChannelID_num_groups),
      .local_size(k11_ZTS30HostToDeviceDTermSideChannelID_local_size),
      .stall_in(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_stall_in),
      .stall_in_lookahead(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_stall_in_lookahead),
      .valid_out(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_valid_out),
      .group_id_out(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_group_id_out),
      .global_id_base_out(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_global_id_base_out),
      .start_out(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_start_out),
      .dispatched_all_groups(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_dispatched_all_groups)
   );

   // INST k11_ZTS30HostToDeviceDTermSideChannelID_finish_detector of acl_kernel_finish_detector
   acl_kernel_finish_detector
   #(
      .NUM_COPIES(1),
      .WG_SIZE_W(32),
      .GLOBAL_ID_W(32),
      .TESSELLATION_SIZE(19),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0)
   )
   k11_ZTS30HostToDeviceDTermSideChannelID_finish_detector
   (
      .clock(clock),
      .resetn(resetn),
      .start(k11_ZTS30HostToDeviceDTermSideChannelID_start),
      .wg_size(k11_ZTS30HostToDeviceDTermSideChannelID_wg_size),
      .wg_dispatch_valid_out(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_valid_out),
      .wg_dispatch_stall_in(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_stall_in),
      .dispatched_all_groups(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_dispatched_all_groups),
      .kernel_copy_valid_out(k11_ZTS30HostToDeviceDTermSideChannelID_valid_out),
      .kernel_copy_stall_in(k11_ZTS30HostToDeviceDTermSideChannelID_stall_in),
      .pending_writes(k11_ZTS30HostToDeviceDTermSideChannelID_cra_pending_write),
      .finish(k11_ZTS30HostToDeviceDTermSideChannelID_finish_sig)
   );

   // INST k11_ZTS30HostToDeviceDTermSideChannelID_cra_agent_inst of k11_ZTS30HostToDeviceDTermSideChannelID_function_cra_agent
   k11_ZTS30HostToDeviceDTermSideChannelID_function_cra_agent k11_ZTS30HostToDeviceDTermSideChannelID_cra_agent_inst
   (
      .clock(clock),
      .resetn(resetn),
      .start(k11_ZTS30HostToDeviceDTermSideChannelID_start),
      .finish(k11_ZTS30HostToDeviceDTermSideChannelID_finish_sig),
      .global_offset_0(k11_ZTS30HostToDeviceDTermSideChannelID_global_offset[0]),
      .global_offset_1(k11_ZTS30HostToDeviceDTermSideChannelID_global_offset[1]),
      .global_offset_2(k11_ZTS30HostToDeviceDTermSideChannelID_global_offset[2]),
      .work_dim(k11_ZTS30HostToDeviceDTermSideChannelID_work_dim),
      .has_a_lsu_active(k11_ZTS30HostToDeviceDTermSideChannelID_cra_lsu_active),
      .has_a_write_pending(k11_ZTS30HostToDeviceDTermSideChannelID_cra_pending_write),
      .valid_in(k11_ZTS30HostToDeviceDTermSideChannelID_cra_valid_in),
      .global_size_0(k11_ZTS30HostToDeviceDTermSideChannelID_global_size[0]),
      .global_size_1(k11_ZTS30HostToDeviceDTermSideChannelID_global_size[1]),
      .global_size_2(k11_ZTS30HostToDeviceDTermSideChannelID_global_size[2]),
      .num_groups_0(k11_ZTS30HostToDeviceDTermSideChannelID_num_groups[0]),
      .num_groups_1(k11_ZTS30HostToDeviceDTermSideChannelID_num_groups[1]),
      .num_groups_2(k11_ZTS30HostToDeviceDTermSideChannelID_num_groups[2]),
      .local_size_0(k11_ZTS30HostToDeviceDTermSideChannelID_local_size[0]),
      .local_size_1(k11_ZTS30HostToDeviceDTermSideChannelID_local_size[1]),
      .local_size_2(k11_ZTS30HostToDeviceDTermSideChannelID_local_size[2]),
      .workgroup_size(k11_ZTS30HostToDeviceDTermSideChannelID_wg_size),
      .kernel_arguments(k11_ZTS30HostToDeviceDTermSideChannelID_kernel_arguments),
      .cra_irq(cra_irq_k11_ZTS30HostToDeviceDTermSideChannelID),
      // AVS avs_cra
      .avs_cra_enable(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_enable),
      .avs_cra_read(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_read),
      .avs_cra_write(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_write),
      .avs_cra_address(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_address),
      .avs_cra_writedata(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_writedata),
      .avs_cra_byteenable(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_byteenable),
      .avs_cra_readdata(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_readdata),
      .avs_cra_readdatavalid(avs_k11_ZTS30HostToDeviceDTermSideChannelID_cra_readdatavalid)
   );

   // INST k11_ZTS30HostToDeviceDTermSideChannelID_id_iter_inst_0 of acl_id_iterator
   acl_id_iterator
   #(
      .WIDTH(32),
      .LOCAL_WIDTH_X(32),
      .LOCAL_WIDTH_Y(32),
      .LOCAL_WIDTH_Z(32),
      .STALL_OUT_LOOKAHEAD_COUNT(1),
      .VALID_OUT_LOOKAHEAD_COUNT(3),
      .ENABLE_TESSELLATION(1),
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0),
      .HYPER_PIPELINE(0),
      .USE_GLOBAL_WORK_OFFSET(1)
   )
   k11_ZTS30HostToDeviceDTermSideChannelID_id_iter_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_start_out),
      .valid_in(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_valid_out[0]),
      .stall_out(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_stall_in[0]),
      .stall_out_lookahead(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_stall_in_lookahead[0]),
      .stall_in(k11_ZTS30HostToDeviceDTermSideChannelID_stall_out[0]),
      .valid_out(k11_ZTS30HostToDeviceDTermSideChannelID_valid_in[0]),
      .group_id_in(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_group_id_out),
      .global_id_base_in(k11_ZTS30HostToDeviceDTermSideChannelID_wg_disp_global_id_base_out),
      .local_size(k11_ZTS30HostToDeviceDTermSideChannelID_local_size),
      .global_size(k11_ZTS30HostToDeviceDTermSideChannelID_global_size),
      .global_work_offset(k11_ZTS30HostToDeviceDTermSideChannelID_global_offset),
      .local_id(k11_ZTS30HostToDeviceDTermSideChannelID_local_id[0]),
      .global_id(k11_ZTS30HostToDeviceDTermSideChannelID_global_id[0]),
      .group_id(k11_ZTS30HostToDeviceDTermSideChannelID_group_id[0])
   );

   // INST k11_ZTS30HostToDeviceDTermSideChannelID_inst_0 of k11_ZTS30HostToDeviceDTermSideChannelID_top_wrapper_0
   k11_ZTS30HostToDeviceDTermSideChannelID_top_wrapper_0 k11_ZTS30HostToDeviceDTermSideChannelID_inst_0
   (
      .start(k11_ZTS30HostToDeviceDTermSideChannelID_start_kernel_copy[0]),
      .kernel_arguments(k11_ZTS30HostToDeviceDTermSideChannelID_kernel_arguments),
      .work_dim(k11_ZTS30HostToDeviceDTermSideChannelID_work_dim),
      .global_offset(k11_ZTS30HostToDeviceDTermSideChannelID_global_offset),
      .kernel_valid_out(k11_ZTS30HostToDeviceDTermSideChannelID_valid_out[0]),
      .has_a_write_pending(k11_ZTS30HostToDeviceDTermSideChannelID_pending_write[0]),
      .has_a_lsu_active(k11_ZTS30HostToDeviceDTermSideChannelID_lsu_active[0]),
      .global_id(k11_ZTS30HostToDeviceDTermSideChannelID_global_id[0]),
      .local_id(k11_ZTS30HostToDeviceDTermSideChannelID_local_id[0]),
      .group_id(k11_ZTS30HostToDeviceDTermSideChannelID_group_id[0]),
      .global_size(k11_ZTS30HostToDeviceDTermSideChannelID_global_size),
      .local_size(k11_ZTS30HostToDeviceDTermSideChannelID_local_size),
      .num_groups(k11_ZTS30HostToDeviceDTermSideChannelID_num_groups),
      .workgroup_size(k11_ZTS30HostToDeviceDTermSideChannelID_wg_size),
      .kernel_stall_out(k11_ZTS30HostToDeviceDTermSideChannelID_stall_out[0]),
      .kernel_valid_in(k11_ZTS30HostToDeviceDTermSideChannelID_valid_in[0]),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_enable(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_enable),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_read(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_read),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_write(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_write),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_address(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_address),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writedata(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writedata),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_byteenable(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_byteenable),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_waitrequest(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_waitrequest),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdata(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdata),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdatavalid(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdatavalid),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_burstcount(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_burstcount),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writeack(k11_ZTS30HostToDeviceDTermSideChannelID_0_avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_data),
      .avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   // INST k11_ZTS30HostToDeviceDTermSideChannelID_start_elem_inst_0 of acl_start_signal_chain_element
   acl_start_signal_chain_element
   #(
      .ASYNC_RESET(1),
      .SYNCHRONIZE_RESET(0)
   )
   k11_ZTS30HostToDeviceDTermSideChannelID_start_elem_inst_0
   (
      .clock(clock),
      .resetn(resetn),
      .start_in(k11_ZTS30HostToDeviceDTermSideChannelID_start_chain[0]),
      .start_kernel(k11_ZTS30HostToDeviceDTermSideChannelID_start_kernel_copy[0]),
      .start_finish_detector(k11_ZTS30HostToDeviceDTermSideChannelID_start_task_fd[0]),
      .start_finish_chain_element(k11_ZTS30HostToDeviceDTermSideChannelID_start_finish_element[0]),
      .start_chain()
   );

endmodule

/////////////////////////////////////////////////////////////////
// MODULE k0_ZTS18LoopBackMainKernel_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k0_ZTS18LoopBackMainKernel_top_wrapper_0
(
   input logic start,
   input logic [63:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
   input logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull
);
   logic lmem_invalid_single_bit;

   // INST kernel of k0_ZTS18LoopBackMainKernel_function_wrapper
   k0_ZTS18LoopBackMainKernel_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k1_ZTS20LoopBackReadIOPipeID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k1_ZTS20LoopBackReadIOPipeID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_lm_k1_ZTS20LoopBackReadIOPipeID
   output logic avm_lm_k1_ZTS20LoopBackReadIOPipeID_enable,
   output logic avm_lm_k1_ZTS20LoopBackReadIOPipeID_read,
   output logic avm_lm_k1_ZTS20LoopBackReadIOPipeID_write,
   output logic [32:0] avm_lm_k1_ZTS20LoopBackReadIOPipeID_address,
   output logic [511:0] avm_lm_k1_ZTS20LoopBackReadIOPipeID_writedata,
   output logic [63:0] avm_lm_k1_ZTS20LoopBackReadIOPipeID_byteenable,
   input logic avm_lm_k1_ZTS20LoopBackReadIOPipeID_waitrequest,
   input logic [511:0] avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdata,
   input logic avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdatavalid,
   output logic [4:0] avm_lm_k1_ZTS20LoopBackReadIOPipeID_burstcount,
   input logic avm_lm_k1_ZTS20LoopBackReadIOPipeID_writeack,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull
);
   logic lmem_invalid_single_bit;

   // INST kernel of k1_ZTS20LoopBackReadIOPipeID_function_wrapper
   k1_ZTS20LoopBackReadIOPipeID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k1_ZTS20LoopBackReadIOPipeID
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_enable(avm_lm_k1_ZTS20LoopBackReadIOPipeID_enable),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_read(avm_lm_k1_ZTS20LoopBackReadIOPipeID_read),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_write(avm_lm_k1_ZTS20LoopBackReadIOPipeID_write),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_address(avm_lm_k1_ZTS20LoopBackReadIOPipeID_address),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_writedata(avm_lm_k1_ZTS20LoopBackReadIOPipeID_writedata),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_byteenable(avm_lm_k1_ZTS20LoopBackReadIOPipeID_byteenable),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_waitrequest(avm_lm_k1_ZTS20LoopBackReadIOPipeID_waitrequest),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdata(avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdata),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdatavalid(avm_lm_k1_ZTS20LoopBackReadIOPipeID_readdatavalid),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_burstcount(avm_lm_k1_ZTS20LoopBackReadIOPipeID_burstcount),
      .avm_lm_k1_ZTS20LoopBackReadIOPipeID_writeack(avm_lm_k1_ZTS20LoopBackReadIOPipeID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI20LoopBackReadIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k2_ZTS21LoopBackWriteIOPipeID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k2_ZTS21LoopBackWriteIOPipeID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID
   output logic avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_enable,
   output logic avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_read,
   output logic avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_write,
   output logic [32:0] avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_address,
   output logic [511:0] avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writedata,
   output logic [63:0] avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_byteenable,
   input logic avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_waitrequest,
   input logic [511:0] avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdata,
   input logic avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdatavalid,
   output logic [4:0] avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_burstcount,
   input logic avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writeack,
   // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
   input logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full
);
   logic lmem_invalid_single_bit;

   // INST kernel of k2_ZTS21LoopBackWriteIOPipeID_function_wrapper
   k2_ZTS21LoopBackWriteIOPipeID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_enable(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_enable),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_read(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_read),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_write(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_write),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_address(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_address),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writedata(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writedata),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_byteenable(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_byteenable),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_waitrequest(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_waitrequest),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdata(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdata),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdatavalid(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_readdatavalid),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_burstcount(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_burstcount),
      .avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writeack(avm_unnamed_k2_ZTS21LoopBackWriteIOPipeID8_k2_ZTS21LoopBackWriteIOPipeID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI21LoopBackWriteIOPipeIDiLb0ELm4EE6PipeIDEiLi4EE9m_StorageE_pipe_channel_almost_full)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k3_ZTS21SideChannelMainKernel_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k3_ZTS21SideChannelMainKernel_top_wrapper_0
(
   input logic start,
   input logic [95:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
   input logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full,
   // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel
   input logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_almost_full,
   // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
   input logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready,
   input logic [7:0] avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full,
   // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
   input logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready,
   input logic [7:0] avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
   output logic avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull,
   // AVST avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
   output logic avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull
);
   logic lmem_invalid_single_bit;

   // INST kernel of k3_ZTS21SideChannelMainKernel_function_wrapper
   k3_ZTS21SideChannelMainKernel_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_almost_full(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_almost_full),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full),
      // AVST avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data),
      .avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full(avst_iord_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almost_full),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull),
      // AVST avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data),
      .avst_iowr_nb_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k5_ZTS23SideChannelReadIOPipeID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k5_ZTS23SideChannelReadIOPipeID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_lm_k5_ZTS23SideChannelReadIOPipeID
   output logic avm_lm_k5_ZTS23SideChannelReadIOPipeID_enable,
   output logic avm_lm_k5_ZTS23SideChannelReadIOPipeID_read,
   output logic avm_lm_k5_ZTS23SideChannelReadIOPipeID_write,
   output logic [32:0] avm_lm_k5_ZTS23SideChannelReadIOPipeID_address,
   output logic [511:0] avm_lm_k5_ZTS23SideChannelReadIOPipeID_writedata,
   output logic [63:0] avm_lm_k5_ZTS23SideChannelReadIOPipeID_byteenable,
   input logic avm_lm_k5_ZTS23SideChannelReadIOPipeID_waitrequest,
   input logic [511:0] avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdata,
   input logic avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdatavalid,
   output logic [4:0] avm_lm_k5_ZTS23SideChannelReadIOPipeID_burstcount,
   input logic avm_lm_k5_ZTS23SideChannelReadIOPipeID_writeack,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull
);
   logic lmem_invalid_single_bit;

   // INST kernel of k5_ZTS23SideChannelReadIOPipeID_function_wrapper
   k5_ZTS23SideChannelReadIOPipeID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k5_ZTS23SideChannelReadIOPipeID
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_enable(avm_lm_k5_ZTS23SideChannelReadIOPipeID_enable),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_read(avm_lm_k5_ZTS23SideChannelReadIOPipeID_read),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_write(avm_lm_k5_ZTS23SideChannelReadIOPipeID_write),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_address(avm_lm_k5_ZTS23SideChannelReadIOPipeID_address),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_writedata(avm_lm_k5_ZTS23SideChannelReadIOPipeID_writedata),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_byteenable(avm_lm_k5_ZTS23SideChannelReadIOPipeID_byteenable),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_waitrequest(avm_lm_k5_ZTS23SideChannelReadIOPipeID_waitrequest),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdata(avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdata),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdatavalid(avm_lm_k5_ZTS23SideChannelReadIOPipeID_readdatavalid),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_burstcount(avm_lm_k5_ZTS23SideChannelReadIOPipeID_burstcount),
      .avm_lm_k5_ZTS23SideChannelReadIOPipeID_writeack(avm_lm_k5_ZTS23SideChannelReadIOPipeID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI23SideChannelReadIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k6_ZTS24SideChannelWriteIOPipeID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k6_ZTS24SideChannelWriteIOPipeID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID
   output logic avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_enable,
   output logic avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_read,
   output logic avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_write,
   output logic [32:0] avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_address,
   output logic [511:0] avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writedata,
   output logic [63:0] avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_byteenable,
   input logic avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_waitrequest,
   input logic [511:0] avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdata,
   input logic avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdatavalid,
   output logic [4:0] avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_burstcount,
   input logic avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writeack,
   // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
   input logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full
);
   logic lmem_invalid_single_bit;

   // INST kernel of k6_ZTS24SideChannelWriteIOPipeID_function_wrapper
   k6_ZTS24SideChannelWriteIOPipeID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_enable(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_enable),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_read(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_read),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_write(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_write),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_address(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_address),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writedata(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writedata),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_byteenable(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_byteenable),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_waitrequest(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_waitrequest),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdata(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdata),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdatavalid(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_readdatavalid),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_burstcount(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_burstcount),
      .avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writeack(avm_unnamed_k6_ZTS24SideChannelWriteIOPipeID8_k6_ZTS24SideChannelWriteIOPipeID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI24SideChannelWriteIOPipeIDiLb0ELm0EE6PipeIDEiLi0EE9m_StorageE_pipe_channel_almost_full)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k7_ZTS25DeviceToHostSideChannelID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k7_ZTS25DeviceToHostSideChannelID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID
   output logic avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_enable,
   output logic avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_read,
   output logic avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_write,
   output logic [32:0] avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_address,
   output logic [511:0] avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writedata,
   output logic [63:0] avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_byteenable,
   input logic avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_waitrequest,
   input logic [511:0] avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdata,
   input logic avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdatavalid,
   output logic [4:0] avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_burstcount,
   input logic avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writeack,
   // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
   input logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full
);
   logic lmem_invalid_single_bit;

   // INST kernel of k7_ZTS25DeviceToHostSideChannelID_function_wrapper
   k7_ZTS25DeviceToHostSideChannelID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_enable(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_enable),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_read(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_read),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_write(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_write),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_address(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_address),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writedata(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writedata),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_byteenable(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_byteenable),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_waitrequest(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_waitrequest),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdata(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdata),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdatavalid(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_readdatavalid),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_burstcount(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_burstcount),
      .avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writeack(avm_unnamed_k7_ZTS25DeviceToHostSideChannelID8_k7_ZTS25DeviceToHostSideChannelID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI25DeviceToHostSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k4_ZTS25HostToDeviceSideChannelID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k4_ZTS25HostToDeviceSideChannelID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_lm_k4_ZTS25HostToDeviceSideChannelID
   output logic avm_lm_k4_ZTS25HostToDeviceSideChannelID_enable,
   output logic avm_lm_k4_ZTS25HostToDeviceSideChannelID_read,
   output logic avm_lm_k4_ZTS25HostToDeviceSideChannelID_write,
   output logic [32:0] avm_lm_k4_ZTS25HostToDeviceSideChannelID_address,
   output logic [511:0] avm_lm_k4_ZTS25HostToDeviceSideChannelID_writedata,
   output logic [63:0] avm_lm_k4_ZTS25HostToDeviceSideChannelID_byteenable,
   input logic avm_lm_k4_ZTS25HostToDeviceSideChannelID_waitrequest,
   input logic [511:0] avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdata,
   input logic avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdatavalid,
   output logic [4:0] avm_lm_k4_ZTS25HostToDeviceSideChannelID_burstcount,
   input logic avm_lm_k4_ZTS25HostToDeviceSideChannelID_writeack,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready,
   output logic [31:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull
);
   logic lmem_invalid_single_bit;

   // INST kernel of k4_ZTS25HostToDeviceSideChannelID_function_wrapper
   k4_ZTS25HostToDeviceSideChannelID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k4_ZTS25HostToDeviceSideChannelID
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_enable(avm_lm_k4_ZTS25HostToDeviceSideChannelID_enable),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_read(avm_lm_k4_ZTS25HostToDeviceSideChannelID_read),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_write(avm_lm_k4_ZTS25HostToDeviceSideChannelID_write),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_address(avm_lm_k4_ZTS25HostToDeviceSideChannelID_address),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_writedata(avm_lm_k4_ZTS25HostToDeviceSideChannelID_writedata),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_byteenable(avm_lm_k4_ZTS25HostToDeviceSideChannelID_byteenable),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_waitrequest(avm_lm_k4_ZTS25HostToDeviceSideChannelID_waitrequest),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdata(avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdata),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdatavalid(avm_lm_k4_ZTS25HostToDeviceSideChannelID_readdatavalid),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_burstcount(avm_lm_k4_ZTS25HostToDeviceSideChannelID_burstcount),
      .avm_lm_k4_ZTS25HostToDeviceSideChannelID_writeack(avm_lm_k4_ZTS25HostToDeviceSideChannelID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI25HostToDeviceSideChannelIDiLb0ELm1EE6PipeIDEiLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k8_ZTS26DeviceToHostDSideChannelID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k8_ZTS26DeviceToHostDSideChannelID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID
   output logic avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_enable,
   output logic avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_read,
   output logic avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_write,
   output logic [32:0] avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_address,
   output logic [511:0] avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writedata,
   output logic [63:0] avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_byteenable,
   input logic avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_waitrequest,
   input logic [511:0] avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdata,
   input logic avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdatavalid,
   output logic [4:0] avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_burstcount,
   input logic avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writeack,
   // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
   input logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full
);
   logic lmem_invalid_single_bit;

   // INST kernel of k8_ZTS26DeviceToHostDSideChannelID_function_wrapper
   k8_ZTS26DeviceToHostDSideChannelID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_enable(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_enable),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_read(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_read),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_write(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_write),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_address(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_address),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writedata(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writedata),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_byteenable(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_byteenable),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_waitrequest(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_waitrequest),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdata(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdata),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdatavalid(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_readdatavalid),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_burstcount(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_burstcount),
      .avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writeack(avm_unnamed_k8_ZTS26DeviceToHostDSideChannelID8_k8_ZTS26DeviceToHostDSideChannelID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostDSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k9_ZTS26DeviceToHostTSideChannelID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k9_ZTS26DeviceToHostTSideChannelID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID
   output logic avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_enable,
   output logic avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_read,
   output logic avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_write,
   output logic [32:0] avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_address,
   output logic [511:0] avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writedata,
   output logic [63:0] avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_byteenable,
   input logic avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_waitrequest,
   input logic [511:0] avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdata,
   input logic avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdatavalid,
   output logic [4:0] avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_burstcount,
   input logic avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writeack,
   // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
   input logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready,
   input logic [31:0] avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data,
   output logic avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full
);
   logic lmem_invalid_single_bit;

   // INST kernel of k9_ZTS26DeviceToHostTSideChannelID_function_wrapper
   k9_ZTS26DeviceToHostTSideChannelID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_enable(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_enable),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_read(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_read),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_write(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_write),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_address(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_address),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writedata(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writedata),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_byteenable(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_byteenable),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_waitrequest(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_waitrequest),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdata(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdata),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdatavalid(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_readdatavalid),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_burstcount(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_burstcount),
      .avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writeack(avm_unnamed_k9_ZTS26DeviceToHostTSideChannelID8_k9_ZTS26DeviceToHostTSideChannelID_writeack),
      // AVST avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_valid),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_ready),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_data),
      .avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full(avst_iord_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ConsumerImplI26DeviceToHostTSideChannelIDiLb0ELm8EE6PipeIDEiLi8EE9m_StorageE_pipe_channel_almost_full)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k10_ZTS29HostToDeviceTermSideChannelID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k10_ZTS29HostToDeviceTermSideChannelID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_lm_k10_ZTS29HostToDeviceTermSideChannelID
   output logic avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_enable,
   output logic avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_read,
   output logic avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_write,
   output logic [32:0] avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_address,
   output logic [511:0] avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writedata,
   output logic [63:0] avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_byteenable,
   input logic avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_waitrequest,
   input logic [511:0] avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdata,
   input logic avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdatavalid,
   output logic [4:0] avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_burstcount,
   input logic avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writeack,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready,
   output logic [7:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull
);
   logic lmem_invalid_single_bit;

   // INST kernel of k10_ZTS29HostToDeviceTermSideChannelID_function_wrapper
   k10_ZTS29HostToDeviceTermSideChannelID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k10_ZTS29HostToDeviceTermSideChannelID
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_enable(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_enable),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_read(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_read),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_write(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_write),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_address(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_address),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writedata(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writedata),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_byteenable(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_byteenable),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_waitrequest(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_waitrequest),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdata(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdata),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdatavalid(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_readdatavalid),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_burstcount(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_burstcount),
      .avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writeack(avm_lm_k10_ZTS29HostToDeviceTermSideChannelID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI29HostToDeviceTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE k11_ZTS30HostToDeviceDTermSideChannelID_top_wrapper_0
/////////////////////////////////////////////////////////////////
module k11_ZTS30HostToDeviceDTermSideChannelID_top_wrapper_0
(
   input logic start,
   input logic [127:0] kernel_arguments,
   input logic [31:0] work_dim,
   input logic [63:0] global_offset [2:0],
   output logic kernel_valid_out,
   output logic has_a_write_pending,
   output logic has_a_lsu_active,
   input logic [63:0] global_id [2:0],
   input logic [31:0] local_id [2:0],
   input logic [31:0] group_id [2:0],
   input logic [63:0] global_size [2:0],
   input logic [31:0] local_size [2:0],
   input logic [31:0] num_groups [2:0],
   input logic [31:0] workgroup_size,
   output logic kernel_stall_out,
   input logic kernel_valid_in,
   input logic clock,
   input logic resetn,
   input logic clock2x,
   // AVM avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID
   output logic avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_enable,
   output logic avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_read,
   output logic avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_write,
   output logic [32:0] avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_address,
   output logic [511:0] avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writedata,
   output logic [63:0] avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_byteenable,
   input logic avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_waitrequest,
   input logic [511:0] avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdata,
   input logic avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdatavalid,
   output logic [4:0] avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_burstcount,
   input logic avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writeack,
   // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
   output logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid,
   input logic avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready,
   output logic [7:0] avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data,
   input logic avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull
);
   logic lmem_invalid_single_bit;

   // INST kernel of k11_ZTS30HostToDeviceDTermSideChannelID_function_wrapper
   k11_ZTS30HostToDeviceDTermSideChannelID_function_wrapper kernel
   (
      .local_router_hang(lmem_invalid_single_bit),
      .start(start),
      .kernel_arguments(kernel_arguments),
      .work_dim(work_dim),
      .global_offset_0(global_offset[0]),
      .global_offset_1(global_offset[1]),
      .global_offset_2(global_offset[2]),
      .kernel_valid_out(kernel_valid_out),
      .has_a_write_pending(has_a_write_pending),
      .has_a_lsu_active(has_a_lsu_active),
      .global_id_0(global_id[0]),
      .global_id_1(global_id[1]),
      .global_id_2(global_id[2]),
      .local_id_0(local_id[0]),
      .local_id_1(local_id[1]),
      .local_id_2(local_id[2]),
      .group_id_0(group_id[0]),
      .group_id_1(group_id[1]),
      .group_id_2(group_id[2]),
      .global_size_0(global_size[0]),
      .global_size_1(global_size[1]),
      .global_size_2(global_size[2]),
      .local_size_0(local_size[0]),
      .local_size_1(local_size[1]),
      .local_size_2(local_size[2]),
      .num_groups_0(num_groups[0]),
      .num_groups_1(num_groups[1]),
      .num_groups_2(num_groups[2]),
      .workgroup_size(workgroup_size),
      .kernel_stall_out(kernel_stall_out),
      .kernel_valid_in(kernel_valid_in),
      .clock(clock),
      .resetn(resetn),
      .clock2x(clock2x),
      // AVM avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_enable(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_enable),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_read(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_read),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_write(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_write),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_address(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_address),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writedata(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writedata),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_byteenable(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_byteenable),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_waitrequest(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_waitrequest),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdata(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdata),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdatavalid(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_readdatavalid),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_burstcount(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_burstcount),
      .avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writeack(avm_lm_k11_ZTS30HostToDeviceDTermSideChannelID_writeack),
      // AVST avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_valid),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_ready),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data(avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_data),
      .avst_iowr_bl_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_almostfull(avm_channel_id_acl_c_ZN2cl4sycl3ext5intel4pipeIN6detail12ProducerImplI30HostToDeviceDTermSideChannelIDcLb0ELm1EE6PipeIDEcLi1EE9m_StorageE_pipe_channel_write_almostfull)
   );

   assign lmem_invalid_single_bit = 'b0;
endmodule

/////////////////////////////////////////////////////////////////
// MODULE cra_ring_wrapper
/////////////////////////////////////////////////////////////////
module cra_ring_wrapper
(
   input logic clock,
   input logic resetn,
   // AVS cra_ring_root_avs
   input logic cra_ring_root_avs_enable,
   input logic cra_ring_root_avs_read,
   input logic cra_ring_root_avs_write,
   input logic [9:0] cra_ring_root_avs_address,
   input logic [63:0] cra_ring_root_avs_writedata,
   input logic [7:0] cra_ring_root_avs_byteenable,
   output logic cra_ring_root_avs_waitrequest,
   output logic [63:0] cra_ring_root_avs_readdata,
   output logic cra_ring_root_avs_readdatavalid,
   // AVM cra_ring_avm_0
   output logic cra_ring_avm_0_enable,
   output logic cra_ring_avm_0_read,
   output logic cra_ring_avm_0_write,
   output logic [4:0] cra_ring_avm_0_address,
   output logic [63:0] cra_ring_avm_0_writedata,
   output logic [7:0] cra_ring_avm_0_byteenable,
   input logic [63:0] cra_ring_avm_0_readdata,
   input logic cra_ring_avm_0_readdatavalid,
   output logic cra_ring_avm_0_burstcount,
   // AVM cra_ring_avm_1
   output logic cra_ring_avm_1_enable,
   output logic cra_ring_avm_1_read,
   output logic cra_ring_avm_1_write,
   output logic [4:0] cra_ring_avm_1_address,
   output logic [63:0] cra_ring_avm_1_writedata,
   output logic [7:0] cra_ring_avm_1_byteenable,
   input logic [63:0] cra_ring_avm_1_readdata,
   input logic cra_ring_avm_1_readdatavalid,
   output logic cra_ring_avm_1_burstcount,
   // AVM cra_ring_avm_2
   output logic cra_ring_avm_2_enable,
   output logic cra_ring_avm_2_read,
   output logic cra_ring_avm_2_write,
   output logic [4:0] cra_ring_avm_2_address,
   output logic [63:0] cra_ring_avm_2_writedata,
   output logic [7:0] cra_ring_avm_2_byteenable,
   input logic [63:0] cra_ring_avm_2_readdata,
   input logic cra_ring_avm_2_readdatavalid,
   output logic cra_ring_avm_2_burstcount,
   // AVM cra_ring_avm_3
   output logic cra_ring_avm_3_enable,
   output logic cra_ring_avm_3_read,
   output logic cra_ring_avm_3_write,
   output logic [4:0] cra_ring_avm_3_address,
   output logic [63:0] cra_ring_avm_3_writedata,
   output logic [7:0] cra_ring_avm_3_byteenable,
   input logic [63:0] cra_ring_avm_3_readdata,
   input logic cra_ring_avm_3_readdatavalid,
   output logic cra_ring_avm_3_burstcount,
   // AVM cra_ring_avm_4
   output logic cra_ring_avm_4_enable,
   output logic cra_ring_avm_4_read,
   output logic cra_ring_avm_4_write,
   output logic [4:0] cra_ring_avm_4_address,
   output logic [63:0] cra_ring_avm_4_writedata,
   output logic [7:0] cra_ring_avm_4_byteenable,
   input logic [63:0] cra_ring_avm_4_readdata,
   input logic cra_ring_avm_4_readdatavalid,
   output logic cra_ring_avm_4_burstcount,
   // AVM cra_ring_avm_5
   output logic cra_ring_avm_5_enable,
   output logic cra_ring_avm_5_read,
   output logic cra_ring_avm_5_write,
   output logic [4:0] cra_ring_avm_5_address,
   output logic [63:0] cra_ring_avm_5_writedata,
   output logic [7:0] cra_ring_avm_5_byteenable,
   input logic [63:0] cra_ring_avm_5_readdata,
   input logic cra_ring_avm_5_readdatavalid,
   output logic cra_ring_avm_5_burstcount,
   // AVM cra_ring_avm_6
   output logic cra_ring_avm_6_enable,
   output logic cra_ring_avm_6_read,
   output logic cra_ring_avm_6_write,
   output logic [4:0] cra_ring_avm_6_address,
   output logic [63:0] cra_ring_avm_6_writedata,
   output logic [7:0] cra_ring_avm_6_byteenable,
   input logic [63:0] cra_ring_avm_6_readdata,
   input logic cra_ring_avm_6_readdatavalid,
   output logic cra_ring_avm_6_burstcount,
   // AVM cra_ring_avm_7
   output logic cra_ring_avm_7_enable,
   output logic cra_ring_avm_7_read,
   output logic cra_ring_avm_7_write,
   output logic [4:0] cra_ring_avm_7_address,
   output logic [63:0] cra_ring_avm_7_writedata,
   output logic [7:0] cra_ring_avm_7_byteenable,
   input logic [63:0] cra_ring_avm_7_readdata,
   input logic cra_ring_avm_7_readdatavalid,
   output logic cra_ring_avm_7_burstcount,
   // AVM cra_ring_avm_8
   output logic cra_ring_avm_8_enable,
   output logic cra_ring_avm_8_read,
   output logic cra_ring_avm_8_write,
   output logic [4:0] cra_ring_avm_8_address,
   output logic [63:0] cra_ring_avm_8_writedata,
   output logic [7:0] cra_ring_avm_8_byteenable,
   input logic [63:0] cra_ring_avm_8_readdata,
   input logic cra_ring_avm_8_readdatavalid,
   output logic cra_ring_avm_8_burstcount,
   // AVM cra_ring_avm_9
   output logic cra_ring_avm_9_enable,
   output logic cra_ring_avm_9_read,
   output logic cra_ring_avm_9_write,
   output logic [4:0] cra_ring_avm_9_address,
   output logic [63:0] cra_ring_avm_9_writedata,
   output logic [7:0] cra_ring_avm_9_byteenable,
   input logic [63:0] cra_ring_avm_9_readdata,
   input logic cra_ring_avm_9_readdatavalid,
   output logic cra_ring_avm_9_burstcount,
   // AVM cra_ring_avm_10
   output logic cra_ring_avm_10_enable,
   output logic cra_ring_avm_10_read,
   output logic cra_ring_avm_10_write,
   output logic [4:0] cra_ring_avm_10_address,
   output logic [63:0] cra_ring_avm_10_writedata,
   output logic [7:0] cra_ring_avm_10_byteenable,
   input logic [63:0] cra_ring_avm_10_readdata,
   input logic cra_ring_avm_10_readdatavalid,
   output logic cra_ring_avm_10_burstcount,
   // AVM cra_ring_avm_11
   output logic cra_ring_avm_11_enable,
   output logic cra_ring_avm_11_read,
   output logic cra_ring_avm_11_write,
   output logic [4:0] cra_ring_avm_11_address,
   output logic [63:0] cra_ring_avm_11_writedata,
   output logic [7:0] cra_ring_avm_11_byteenable,
   input logic [63:0] cra_ring_avm_11_readdata,
   input logic cra_ring_avm_11_readdatavalid,
   output logic cra_ring_avm_11_burstcount
);
   logic cra_ring_root_ring_in_wire_read;
   logic cra_ring_root_ring_in_wire_write;
   logic [8:0] cra_ring_root_ring_in_wire_addr;
   logic [63:0] cra_ring_root_ring_in_wire_data;
   logic [7:0] cra_ring_root_ring_in_wire_byteena;
   logic cra_ring_root_ring_in_wire_datavalid;
   logic cra_ring_root_ring_out_wire_read;
   logic cra_ring_root_ring_out_wire_write;
   logic [9:0] cra_ring_root_ring_out_wire_addr;
   logic [63:0] cra_ring_root_ring_out_wire_data;
   logic [7:0] cra_ring_root_ring_out_wire_byteena;
   logic cra_ring_root_ring_out_wire_datavalid;
   logic cra_ring_rom_avm_enable;
   logic cra_ring_rom_avm_read;
   logic cra_ring_rom_avm_write;
   logic [7:0] cra_ring_rom_avm_address;
   logic [63:0] cra_ring_rom_avm_writedata;
   logic [7:0] cra_ring_rom_avm_byteenable;
   logic [63:0] cra_ring_rom_avm_readdata;
   logic cra_ring_rom_avm_readdatavalid;
   logic cra_ring_rom_avm_burstcount;
   logic cra_ring_rom_ring_out_wire_read;
   logic cra_ring_rom_ring_out_wire_write;
   logic [8:0] cra_ring_rom_ring_out_wire_addr;
   logic [63:0] cra_ring_rom_ring_out_wire_data;
   logic [7:0] cra_ring_rom_ring_out_wire_byteena;
   logic cra_ring_rom_ring_out_wire_datavalid;
   logic cra_ring_node_ring_out_wire_0_read;
   logic cra_ring_node_ring_out_wire_0_write;
   logic [8:0] cra_ring_node_ring_out_wire_0_addr;
   logic [63:0] cra_ring_node_ring_out_wire_0_data;
   logic [7:0] cra_ring_node_ring_out_wire_0_byteena;
   logic cra_ring_node_ring_out_wire_0_datavalid;
   logic cra_ring_node_ring_out_wire_1_read;
   logic cra_ring_node_ring_out_wire_1_write;
   logic [8:0] cra_ring_node_ring_out_wire_1_addr;
   logic [63:0] cra_ring_node_ring_out_wire_1_data;
   logic [7:0] cra_ring_node_ring_out_wire_1_byteena;
   logic cra_ring_node_ring_out_wire_1_datavalid;
   logic cra_ring_node_ring_out_wire_2_read;
   logic cra_ring_node_ring_out_wire_2_write;
   logic [8:0] cra_ring_node_ring_out_wire_2_addr;
   logic [63:0] cra_ring_node_ring_out_wire_2_data;
   logic [7:0] cra_ring_node_ring_out_wire_2_byteena;
   logic cra_ring_node_ring_out_wire_2_datavalid;
   logic cra_ring_node_ring_out_wire_3_read;
   logic cra_ring_node_ring_out_wire_3_write;
   logic [8:0] cra_ring_node_ring_out_wire_3_addr;
   logic [63:0] cra_ring_node_ring_out_wire_3_data;
   logic [7:0] cra_ring_node_ring_out_wire_3_byteena;
   logic cra_ring_node_ring_out_wire_3_datavalid;
   logic cra_ring_node_ring_out_wire_4_read;
   logic cra_ring_node_ring_out_wire_4_write;
   logic [8:0] cra_ring_node_ring_out_wire_4_addr;
   logic [63:0] cra_ring_node_ring_out_wire_4_data;
   logic [7:0] cra_ring_node_ring_out_wire_4_byteena;
   logic cra_ring_node_ring_out_wire_4_datavalid;
   logic cra_ring_node_ring_out_wire_5_read;
   logic cra_ring_node_ring_out_wire_5_write;
   logic [8:0] cra_ring_node_ring_out_wire_5_addr;
   logic [63:0] cra_ring_node_ring_out_wire_5_data;
   logic [7:0] cra_ring_node_ring_out_wire_5_byteena;
   logic cra_ring_node_ring_out_wire_5_datavalid;
   logic cra_ring_node_ring_out_wire_6_read;
   logic cra_ring_node_ring_out_wire_6_write;
   logic [8:0] cra_ring_node_ring_out_wire_6_addr;
   logic [63:0] cra_ring_node_ring_out_wire_6_data;
   logic [7:0] cra_ring_node_ring_out_wire_6_byteena;
   logic cra_ring_node_ring_out_wire_6_datavalid;
   logic cra_ring_node_ring_out_wire_7_read;
   logic cra_ring_node_ring_out_wire_7_write;
   logic [8:0] cra_ring_node_ring_out_wire_7_addr;
   logic [63:0] cra_ring_node_ring_out_wire_7_data;
   logic [7:0] cra_ring_node_ring_out_wire_7_byteena;
   logic cra_ring_node_ring_out_wire_7_datavalid;
   logic cra_ring_node_ring_out_wire_8_read;
   logic cra_ring_node_ring_out_wire_8_write;
   logic [8:0] cra_ring_node_ring_out_wire_8_addr;
   logic [63:0] cra_ring_node_ring_out_wire_8_data;
   logic [7:0] cra_ring_node_ring_out_wire_8_byteena;
   logic cra_ring_node_ring_out_wire_8_datavalid;
   logic cra_ring_node_ring_out_wire_9_read;
   logic cra_ring_node_ring_out_wire_9_write;
   logic [8:0] cra_ring_node_ring_out_wire_9_addr;
   logic [63:0] cra_ring_node_ring_out_wire_9_data;
   logic [7:0] cra_ring_node_ring_out_wire_9_byteena;
   logic cra_ring_node_ring_out_wire_9_datavalid;
   logic cra_ring_node_ring_out_wire_10_read;
   logic cra_ring_node_ring_out_wire_10_write;
   logic [8:0] cra_ring_node_ring_out_wire_10_addr;
   logic [63:0] cra_ring_node_ring_out_wire_10_data;
   logic [7:0] cra_ring_node_ring_out_wire_10_byteena;
   logic cra_ring_node_ring_out_wire_10_datavalid;
   logic cra_ring_node_ring_out_wire_11_read;
   logic cra_ring_node_ring_out_wire_11_write;
   logic [8:0] cra_ring_node_ring_out_wire_11_addr;
   logic [63:0] cra_ring_node_ring_out_wire_11_data;
   logic [7:0] cra_ring_node_ring_out_wire_11_byteena;
   logic cra_ring_node_ring_out_wire_11_datavalid;

   // INST cra_root of cra_ring_root
   cra_ring_root
   #(
      .ADDR_W(5),
      .AGENT_PORT_WAITREQUEST_ALLOWANCE(0),
      .ALLOW_HIGH_SPEED_FIFO_USAGE(0),
      .ASYNC_RESET(1),
      .DATA_W(64),
      .ID_W(4),
      .ROM_ENABLE(1),
      .ROM_EXT_W(0),
      .SYNCHRONIZE_RESET(0)
   )
   cra_root
   (
      // AVS avs
      .avs_enable(cra_ring_root_avs_enable),
      .avs_read(cra_ring_root_avs_read),
      .avs_write(cra_ring_root_avs_write),
      .avs_addr(cra_ring_root_avs_address),
      .avs_writedata(cra_ring_root_avs_writedata),
      .avs_byteena(cra_ring_root_avs_byteenable),
      .avs_waitrequest(cra_ring_root_avs_waitrequest),
      .avs_readdata(cra_ring_root_avs_readdata),
      .avs_readdatavalid(cra_ring_root_avs_readdatavalid),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_11_read),
      .ri_write(cra_ring_node_ring_out_wire_11_write),
      .ri_addr(cra_ring_node_ring_out_wire_11_addr),
      .ri_data(cra_ring_node_ring_out_wire_11_data),
      .ri_byteena(cra_ring_node_ring_out_wire_11_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_11_datavalid),
      // AVS ro
      .ro_read(cra_ring_root_ring_out_wire_read),
      .ro_write(cra_ring_root_ring_out_wire_write),
      .ro_addr(cra_ring_root_ring_out_wire_addr),
      .ro_data(cra_ring_root_ring_out_wire_data),
      .ro_byteena(cra_ring_root_ring_out_wire_byteena),
      .ro_datavalid(cra_ring_root_ring_out_wire_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_rom of cra_ring_rom
   cra_ring_rom
   #(
      .ASYNC_RESET(1),
      .DATA_W(64),
      .ID_W(4),
      .RING_ADDR_W(5),
      .ROM_EXT_W(0),
      .ROM_W(8),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_rom
   (
      // AVM avm
      .avm_enable(cra_ring_rom_avm_enable),
      .avm_read(cra_ring_rom_avm_read),
      .avm_write(cra_ring_rom_avm_write),
      .avm_addr(cra_ring_rom_avm_address),
      .avm_writedata(cra_ring_rom_avm_writedata),
      .avm_byteenable(cra_ring_rom_avm_byteenable),
      .avm_readdata(cra_ring_rom_avm_readdata),
      .avm_readdatavalid(cra_ring_rom_avm_readdatavalid),
      .avm_burstcount(cra_ring_rom_avm_burstcount),
      // AVS ri
      .ri_read(cra_ring_root_ring_out_wire_read),
      .ri_write(cra_ring_root_ring_out_wire_write),
      .ri_addr(cra_ring_root_ring_out_wire_addr),
      .ri_data(cra_ring_root_ring_out_wire_data),
      .ri_byteena(cra_ring_root_ring_out_wire_byteena),
      .ri_datavalid(cra_ring_root_ring_out_wire_datavalid),
      // AVS ro
      .ro_read(cra_ring_rom_ring_out_wire_read),
      .ro_write(cra_ring_rom_ring_out_wire_write),
      .ro_addr(cra_ring_rom_ring_out_wire_addr),
      .ro_data(cra_ring_rom_ring_out_wire_data),
      .ro_byteena(cra_ring_rom_ring_out_wire_byteena),
      .ro_datavalid(cra_ring_rom_ring_out_wire_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_0_cra_ring_inst_0 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(0),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_0_cra_ring_inst_0
   (
      // AVM avm
      .avm_enable(cra_ring_avm_0_enable),
      .avm_read(cra_ring_avm_0_read),
      .avm_write(cra_ring_avm_0_write),
      .avm_addr(cra_ring_avm_0_address),
      .avm_writedata(cra_ring_avm_0_writedata),
      .avm_byteena(cra_ring_avm_0_byteenable),
      .avm_readdata(cra_ring_avm_0_readdata),
      .avm_readdatavalid(cra_ring_avm_0_readdatavalid),
      .avm_burstcount(cra_ring_avm_0_burstcount),
      // AVS ri
      .ri_read(cra_ring_rom_ring_out_wire_read),
      .ri_write(cra_ring_rom_ring_out_wire_write),
      .ri_addr(cra_ring_rom_ring_out_wire_addr),
      .ri_data(cra_ring_rom_ring_out_wire_data),
      .ri_byteena(cra_ring_rom_ring_out_wire_byteena),
      .ri_datavalid(cra_ring_rom_ring_out_wire_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_0_read),
      .ro_write(cra_ring_node_ring_out_wire_0_write),
      .ro_addr(cra_ring_node_ring_out_wire_0_addr),
      .ro_data(cra_ring_node_ring_out_wire_0_data),
      .ro_byteena(cra_ring_node_ring_out_wire_0_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_0_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_1_cra_ring_inst_1 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(1),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_1_cra_ring_inst_1
   (
      // AVM avm
      .avm_enable(cra_ring_avm_1_enable),
      .avm_read(cra_ring_avm_1_read),
      .avm_write(cra_ring_avm_1_write),
      .avm_addr(cra_ring_avm_1_address),
      .avm_writedata(cra_ring_avm_1_writedata),
      .avm_byteena(cra_ring_avm_1_byteenable),
      .avm_readdata(cra_ring_avm_1_readdata),
      .avm_readdatavalid(cra_ring_avm_1_readdatavalid),
      .avm_burstcount(cra_ring_avm_1_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_0_read),
      .ri_write(cra_ring_node_ring_out_wire_0_write),
      .ri_addr(cra_ring_node_ring_out_wire_0_addr),
      .ri_data(cra_ring_node_ring_out_wire_0_data),
      .ri_byteena(cra_ring_node_ring_out_wire_0_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_0_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_1_read),
      .ro_write(cra_ring_node_ring_out_wire_1_write),
      .ro_addr(cra_ring_node_ring_out_wire_1_addr),
      .ro_data(cra_ring_node_ring_out_wire_1_data),
      .ro_byteena(cra_ring_node_ring_out_wire_1_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_1_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_2_cra_ring_inst_2 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(2),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_2_cra_ring_inst_2
   (
      // AVM avm
      .avm_enable(cra_ring_avm_2_enable),
      .avm_read(cra_ring_avm_2_read),
      .avm_write(cra_ring_avm_2_write),
      .avm_addr(cra_ring_avm_2_address),
      .avm_writedata(cra_ring_avm_2_writedata),
      .avm_byteena(cra_ring_avm_2_byteenable),
      .avm_readdata(cra_ring_avm_2_readdata),
      .avm_readdatavalid(cra_ring_avm_2_readdatavalid),
      .avm_burstcount(cra_ring_avm_2_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_1_read),
      .ri_write(cra_ring_node_ring_out_wire_1_write),
      .ri_addr(cra_ring_node_ring_out_wire_1_addr),
      .ri_data(cra_ring_node_ring_out_wire_1_data),
      .ri_byteena(cra_ring_node_ring_out_wire_1_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_1_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_2_read),
      .ro_write(cra_ring_node_ring_out_wire_2_write),
      .ro_addr(cra_ring_node_ring_out_wire_2_addr),
      .ro_data(cra_ring_node_ring_out_wire_2_data),
      .ro_byteena(cra_ring_node_ring_out_wire_2_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_2_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_3_cra_ring_inst_3 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(3),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_3_cra_ring_inst_3
   (
      // AVM avm
      .avm_enable(cra_ring_avm_3_enable),
      .avm_read(cra_ring_avm_3_read),
      .avm_write(cra_ring_avm_3_write),
      .avm_addr(cra_ring_avm_3_address),
      .avm_writedata(cra_ring_avm_3_writedata),
      .avm_byteena(cra_ring_avm_3_byteenable),
      .avm_readdata(cra_ring_avm_3_readdata),
      .avm_readdatavalid(cra_ring_avm_3_readdatavalid),
      .avm_burstcount(cra_ring_avm_3_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_2_read),
      .ri_write(cra_ring_node_ring_out_wire_2_write),
      .ri_addr(cra_ring_node_ring_out_wire_2_addr),
      .ri_data(cra_ring_node_ring_out_wire_2_data),
      .ri_byteena(cra_ring_node_ring_out_wire_2_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_2_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_3_read),
      .ro_write(cra_ring_node_ring_out_wire_3_write),
      .ro_addr(cra_ring_node_ring_out_wire_3_addr),
      .ro_data(cra_ring_node_ring_out_wire_3_data),
      .ro_byteena(cra_ring_node_ring_out_wire_3_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_3_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_4_cra_ring_inst_4 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(4),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_4_cra_ring_inst_4
   (
      // AVM avm
      .avm_enable(cra_ring_avm_4_enable),
      .avm_read(cra_ring_avm_4_read),
      .avm_write(cra_ring_avm_4_write),
      .avm_addr(cra_ring_avm_4_address),
      .avm_writedata(cra_ring_avm_4_writedata),
      .avm_byteena(cra_ring_avm_4_byteenable),
      .avm_readdata(cra_ring_avm_4_readdata),
      .avm_readdatavalid(cra_ring_avm_4_readdatavalid),
      .avm_burstcount(cra_ring_avm_4_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_3_read),
      .ri_write(cra_ring_node_ring_out_wire_3_write),
      .ri_addr(cra_ring_node_ring_out_wire_3_addr),
      .ri_data(cra_ring_node_ring_out_wire_3_data),
      .ri_byteena(cra_ring_node_ring_out_wire_3_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_3_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_4_read),
      .ro_write(cra_ring_node_ring_out_wire_4_write),
      .ro_addr(cra_ring_node_ring_out_wire_4_addr),
      .ro_data(cra_ring_node_ring_out_wire_4_data),
      .ro_byteena(cra_ring_node_ring_out_wire_4_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_4_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_5_cra_ring_inst_5 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(5),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_5_cra_ring_inst_5
   (
      // AVM avm
      .avm_enable(cra_ring_avm_5_enable),
      .avm_read(cra_ring_avm_5_read),
      .avm_write(cra_ring_avm_5_write),
      .avm_addr(cra_ring_avm_5_address),
      .avm_writedata(cra_ring_avm_5_writedata),
      .avm_byteena(cra_ring_avm_5_byteenable),
      .avm_readdata(cra_ring_avm_5_readdata),
      .avm_readdatavalid(cra_ring_avm_5_readdatavalid),
      .avm_burstcount(cra_ring_avm_5_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_4_read),
      .ri_write(cra_ring_node_ring_out_wire_4_write),
      .ri_addr(cra_ring_node_ring_out_wire_4_addr),
      .ri_data(cra_ring_node_ring_out_wire_4_data),
      .ri_byteena(cra_ring_node_ring_out_wire_4_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_4_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_5_read),
      .ro_write(cra_ring_node_ring_out_wire_5_write),
      .ro_addr(cra_ring_node_ring_out_wire_5_addr),
      .ro_data(cra_ring_node_ring_out_wire_5_data),
      .ro_byteena(cra_ring_node_ring_out_wire_5_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_5_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_6_cra_ring_inst_6 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(6),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_6_cra_ring_inst_6
   (
      // AVM avm
      .avm_enable(cra_ring_avm_6_enable),
      .avm_read(cra_ring_avm_6_read),
      .avm_write(cra_ring_avm_6_write),
      .avm_addr(cra_ring_avm_6_address),
      .avm_writedata(cra_ring_avm_6_writedata),
      .avm_byteena(cra_ring_avm_6_byteenable),
      .avm_readdata(cra_ring_avm_6_readdata),
      .avm_readdatavalid(cra_ring_avm_6_readdatavalid),
      .avm_burstcount(cra_ring_avm_6_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_5_read),
      .ri_write(cra_ring_node_ring_out_wire_5_write),
      .ri_addr(cra_ring_node_ring_out_wire_5_addr),
      .ri_data(cra_ring_node_ring_out_wire_5_data),
      .ri_byteena(cra_ring_node_ring_out_wire_5_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_5_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_6_read),
      .ro_write(cra_ring_node_ring_out_wire_6_write),
      .ro_addr(cra_ring_node_ring_out_wire_6_addr),
      .ro_data(cra_ring_node_ring_out_wire_6_data),
      .ro_byteena(cra_ring_node_ring_out_wire_6_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_6_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_7_cra_ring_inst_7 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(7),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_7_cra_ring_inst_7
   (
      // AVM avm
      .avm_enable(cra_ring_avm_7_enable),
      .avm_read(cra_ring_avm_7_read),
      .avm_write(cra_ring_avm_7_write),
      .avm_addr(cra_ring_avm_7_address),
      .avm_writedata(cra_ring_avm_7_writedata),
      .avm_byteena(cra_ring_avm_7_byteenable),
      .avm_readdata(cra_ring_avm_7_readdata),
      .avm_readdatavalid(cra_ring_avm_7_readdatavalid),
      .avm_burstcount(cra_ring_avm_7_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_6_read),
      .ri_write(cra_ring_node_ring_out_wire_6_write),
      .ri_addr(cra_ring_node_ring_out_wire_6_addr),
      .ri_data(cra_ring_node_ring_out_wire_6_data),
      .ri_byteena(cra_ring_node_ring_out_wire_6_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_6_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_7_read),
      .ro_write(cra_ring_node_ring_out_wire_7_write),
      .ro_addr(cra_ring_node_ring_out_wire_7_addr),
      .ro_data(cra_ring_node_ring_out_wire_7_data),
      .ro_byteena(cra_ring_node_ring_out_wire_7_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_7_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_8_cra_ring_inst_8 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(8),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_8_cra_ring_inst_8
   (
      // AVM avm
      .avm_enable(cra_ring_avm_8_enable),
      .avm_read(cra_ring_avm_8_read),
      .avm_write(cra_ring_avm_8_write),
      .avm_addr(cra_ring_avm_8_address),
      .avm_writedata(cra_ring_avm_8_writedata),
      .avm_byteena(cra_ring_avm_8_byteenable),
      .avm_readdata(cra_ring_avm_8_readdata),
      .avm_readdatavalid(cra_ring_avm_8_readdatavalid),
      .avm_burstcount(cra_ring_avm_8_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_7_read),
      .ri_write(cra_ring_node_ring_out_wire_7_write),
      .ri_addr(cra_ring_node_ring_out_wire_7_addr),
      .ri_data(cra_ring_node_ring_out_wire_7_data),
      .ri_byteena(cra_ring_node_ring_out_wire_7_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_7_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_8_read),
      .ro_write(cra_ring_node_ring_out_wire_8_write),
      .ro_addr(cra_ring_node_ring_out_wire_8_addr),
      .ro_data(cra_ring_node_ring_out_wire_8_data),
      .ro_byteena(cra_ring_node_ring_out_wire_8_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_8_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_9_cra_ring_inst_9 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(9),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_9_cra_ring_inst_9
   (
      // AVM avm
      .avm_enable(cra_ring_avm_9_enable),
      .avm_read(cra_ring_avm_9_read),
      .avm_write(cra_ring_avm_9_write),
      .avm_addr(cra_ring_avm_9_address),
      .avm_writedata(cra_ring_avm_9_writedata),
      .avm_byteena(cra_ring_avm_9_byteenable),
      .avm_readdata(cra_ring_avm_9_readdata),
      .avm_readdatavalid(cra_ring_avm_9_readdatavalid),
      .avm_burstcount(cra_ring_avm_9_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_8_read),
      .ri_write(cra_ring_node_ring_out_wire_8_write),
      .ri_addr(cra_ring_node_ring_out_wire_8_addr),
      .ri_data(cra_ring_node_ring_out_wire_8_data),
      .ri_byteena(cra_ring_node_ring_out_wire_8_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_8_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_9_read),
      .ro_write(cra_ring_node_ring_out_wire_9_write),
      .ro_addr(cra_ring_node_ring_out_wire_9_addr),
      .ro_data(cra_ring_node_ring_out_wire_9_data),
      .ro_byteena(cra_ring_node_ring_out_wire_9_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_9_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_10_cra_ring_inst_10 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(10),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_10_cra_ring_inst_10
   (
      // AVM avm
      .avm_enable(cra_ring_avm_10_enable),
      .avm_read(cra_ring_avm_10_read),
      .avm_write(cra_ring_avm_10_write),
      .avm_addr(cra_ring_avm_10_address),
      .avm_writedata(cra_ring_avm_10_writedata),
      .avm_byteena(cra_ring_avm_10_byteenable),
      .avm_readdata(cra_ring_avm_10_readdata),
      .avm_readdatavalid(cra_ring_avm_10_readdatavalid),
      .avm_burstcount(cra_ring_avm_10_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_9_read),
      .ri_write(cra_ring_node_ring_out_wire_9_write),
      .ri_addr(cra_ring_node_ring_out_wire_9_addr),
      .ri_data(cra_ring_node_ring_out_wire_9_data),
      .ri_byteena(cra_ring_node_ring_out_wire_9_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_9_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_10_read),
      .ro_write(cra_ring_node_ring_out_wire_10_write),
      .ro_addr(cra_ring_node_ring_out_wire_10_addr),
      .ro_data(cra_ring_node_ring_out_wire_10_data),
      .ro_byteena(cra_ring_node_ring_out_wire_10_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_10_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST cra_ring_node_avm_wire_11_cra_ring_inst_11 of cra_ring_node
   cra_ring_node
   #(
      .ASYNC_RESET(1),
      .CRA_ADDR_W(5),
      .DATA_W(64),
      .ID(11),
      .ID_W(4),
      .RING_ADDR_W(5),
      .SYNCHRONIZE_RESET(0)
   )
   cra_ring_node_avm_wire_11_cra_ring_inst_11
   (
      // AVM avm
      .avm_enable(cra_ring_avm_11_enable),
      .avm_read(cra_ring_avm_11_read),
      .avm_write(cra_ring_avm_11_write),
      .avm_addr(cra_ring_avm_11_address),
      .avm_writedata(cra_ring_avm_11_writedata),
      .avm_byteena(cra_ring_avm_11_byteenable),
      .avm_readdata(cra_ring_avm_11_readdata),
      .avm_readdatavalid(cra_ring_avm_11_readdatavalid),
      .avm_burstcount(cra_ring_avm_11_burstcount),
      // AVS ri
      .ri_read(cra_ring_node_ring_out_wire_10_read),
      .ri_write(cra_ring_node_ring_out_wire_10_write),
      .ri_addr(cra_ring_node_ring_out_wire_10_addr),
      .ri_data(cra_ring_node_ring_out_wire_10_data),
      .ri_byteena(cra_ring_node_ring_out_wire_10_byteena),
      .ri_datavalid(cra_ring_node_ring_out_wire_10_datavalid),
      // AVS ro
      .ro_read(cra_ring_node_ring_out_wire_11_read),
      .ro_write(cra_ring_node_ring_out_wire_11_write),
      .ro_addr(cra_ring_node_ring_out_wire_11_addr),
      .ro_data(cra_ring_node_ring_out_wire_11_data),
      .ro_byteena(cra_ring_node_ring_out_wire_11_byteena),
      .ro_datavalid(cra_ring_node_ring_out_wire_11_datavalid),
      .clk(clock),
      .rst_n(resetn)
   );

   // INST sys_description_rom of acl_rom_module
   acl_rom_module
   #(
      .ADDRESS_WIDTH(8),
      .ASYNC_RESET(1),
      .DATA_WIDTH(64),
      .FAMILY("Arria 10"),
      .INIT_FILE("sys_description.hex"),
      .SYNCHRONIZE_RESET(0)
   )
   sys_description_rom
   (
      .clk(clock),
      .rst_n(resetn),
      .read(cra_ring_rom_avm_read),
      .readdatavalid(cra_ring_rom_avm_readdatavalid),
      .address(cra_ring_rom_avm_address),
      .readdata(cra_ring_rom_avm_readdata)
   );

endmodule

