// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2022 MediaTek Inc.
 * Author: Sam.Shih <sam.shih@mediatek.com>
 */

/dts-v1/;
#include "mt7981.dtsi"

/ {
	model = "MediaTek MT7981 RFB";
	compatible = "mediatek,mt7981-rfb", "mediatek,mt7981";

	aliases {
		serial0 = &uart0;
	};

	chosen: chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " root=/dev/fit0 rootwait";
	};

	memory {
		reg = <0 0x40000000 0 0x20000000>;
	};

	reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_5v: regulator-5v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-5V";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-boot-on;
		regulator-always-on;
	};

	gpio-keys {
		compatible = "gpio-keys";
		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&pio 1 GPIO_ACTIVE_LOW>;
		};
		wps {
			label = "wps";
			linux,code = <KEY_WPS_BUTTON>;
			gpios = <&pio 0 GPIO_ACTIVE_HIGH>;
		};
	};
};

&eth {
	status = "okay";

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};

	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "2500base-x";
		phy-handle = <&phy6>;

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};
};

&mdio_bus {
	switch: switch@1f {
		compatible = "mediatek,mt7531";
		reg = <31>;
		interrupt-controller;
		#interrupt-cells = <1>;
		interrupt-parent = <&pio>;
		interrupts = <38 IRQ_TYPE_LEVEL_HIGH>;
		reset-gpios = <&pio 5 GPIO_ACTIVE_HIGH>;
	};

	phy6: phy@6 {
		compatible = "ethernet-phy-id67c9.de0a";
		reg = <6>;
	};

	mfd@1 {
		compatible = "airoha,an8855";
		reset-gpios = <&pio 39 0>;
		reg = <1>;

		nvmem {
			compatible = "airoha,an8855-efuse";

			#nvmem-cell-cells = <0>;

			nvmem-layout {
				compatible = "fixed-layout";
				#address-cells = <1>;
				#size-cells = <1>;

				shift_sel_port0_tx_a: shift-sel-port0-tx-a@c {
					reg = <0xc 0x4>;
				};

				shift_sel_port0_tx_b: shift-sel-port0-tx-b@10 {
					reg = <0x10 0x4>;
				};

				shift_sel_port0_tx_c: shift-sel-port0-tx-c@14 {
					reg = <0x14 0x4>;
				};

				shift_sel_port0_tx_d: shift-sel-port0-tx-d@18 {
					reg = <0x18 0x4>;
				};

				shift_sel_port1_tx_a: shift-sel-port1-tx-a@1c {
					reg = <0x1c 0x4>;
				};

				shift_sel_port1_tx_b: shift-sel-port1-tx-b@20 {
					reg = <0x20 0x4>;
				};

				shift_sel_port1_tx_c: shift-sel-port1-tx-c@24 {
					reg = <0x24 0x4>;
				};

				shift_sel_port1_tx_d: shift-sel-port1-tx-d@28 {
					reg = <0x28 0x4>;
				};

				shift_sel_port2_tx_a: shift-sel-port2-tx-a@2c {
					reg = <0x2c 0x4>;
				};

				shift_sel_port2_tx_b: shift-sel-port2-tx-b@30 {
					reg = <0x30 0x4>;
				};

				shift_sel_port2_tx_c: shift-sel-port2-tx-c@34 {
					reg = <0x34 0x4>;
				};

				shift_sel_port2_tx_d: shift-sel-port2-tx-d@38 {
					reg = <0x38 0x4>;
				};

				shift_sel_port3_tx_a: shift-sel-port3-tx-a@4c {
					reg = <0x4c 0x4>;
				};

				shift_sel_port3_tx_b: shift-sel-port3-tx-b@50 {
					reg = <0x50 0x4>;
				};

				shift_sel_port3_tx_c: shift-sel-port3-tx-c@54 {
					reg = <0x54 0x4>;
				};

				shift_sel_port3_tx_d: shift-sel-port3-tx-d@58 {
					reg = <0x58 0x4>;
				};

				shift_sel_port4_tx_a: shift-sel-port4-tx-a@5c {
					reg = <0x5c 0x4>;
				};

				shift_sel_port4_tx_b: shift-sel-port4-tx-b@60 {
					reg = <0x60 0x4>;
				};

				shift_sel_port4_tx_c: shift-sel-port4-tx-c@64 {
					reg = <0x64 0x4>;
				};

				shift_sel_port4_tx_d: shift-sel-port4-tx-d@68 {
					reg = <0x68 0x4>;
				};
			};
		};

		ethernet-switch {
			compatible = "airoha,an8855-switch";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					label = "lan1";
					phy-mode = "internal";
					phy-handle = <&internal_phy1>;
				};

				port@1 {
					reg = <1>;
					label = "lan2";
					phy-mode = "internal";
					phy-handle = <&internal_phy2>;
				};

				port@2 {
					reg = <2>;
					label = "lan3";
					phy-mode = "internal";
					phy-handle = <&internal_phy3>;
				};

				port@3 {
					reg = <3>;
					label = "lan4";
					phy-mode = "internal";
					phy-handle = <&internal_phy4>;
				};

				port@4 {
					reg = <4>;
					label = "wan";
					phy-mode = "internal";
					phy-handle = <&internal_phy5>;
				};

				port@5 {
					reg = <5>;
					label = "cpu";
					ethernet = <&gmac0>;
					phy-mode = "2500base-x";

					fixed-link {
						speed = <2500>;
						full-duplex;
						pause;
					};
				};
			};
		};

		mdio {
			compatible = "airoha,an8855-mdio";
			#address-cells = <1>;
			#size-cells = <0>;

			internal_phy1: phy@1 {
				reg = <1>;
				airoha,ext-surge;

				nvmem-cells = <&shift_sel_port0_tx_a>,
						<&shift_sel_port0_tx_b>,
						<&shift_sel_port0_tx_c>,
						<&shift_sel_port0_tx_d>;
				nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
			};

			internal_phy2: phy@2 {
				reg = <2>;
				airoha,ext-surge;

				nvmem-cells = <&shift_sel_port1_tx_a>,
						<&shift_sel_port1_tx_b>,
						<&shift_sel_port1_tx_c>,
						<&shift_sel_port1_tx_d>;
				nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
			};

			internal_phy3: phy@3 {
				reg = <3>;
				airoha,ext-surge;

				nvmem-cells = <&shift_sel_port2_tx_a>,
						<&shift_sel_port2_tx_b>,
						<&shift_sel_port2_tx_c>,
						<&shift_sel_port2_tx_d>;
				nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
			};

			internal_phy4: phy@4 {
				reg = <4>;
				airoha,ext-surge;

				nvmem-cells = <&shift_sel_port3_tx_a>,
						<&shift_sel_port3_tx_b>,
						<&shift_sel_port3_tx_c>,
						<&shift_sel_port3_tx_d>;
				nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
			};

			internal_phy5: phy@5 {
				reg = <5>;
				airoha,ext-surge;

				nvmem-cells = <&shift_sel_port4_tx_a>,
						<&shift_sel_port4_tx_b>,
						<&shift_sel_port4_tx_c>,
						<&shift_sel_port4_tx_d>;
				nvmem-cell-names = "tx_a", "tx_b", "tx_c", "tx_d";
			};
		};
	};
};

&crypto {
	status = "okay";
};

&pio {
	spi0_flash_pins: spi0-pins {
		mux {
			function = "spi";
			groups = "spi0", "spi0_wp_hold";
		};
		conf-pu {
			pins = "SPI0_CS", "SPI0_HOLD", "SPI0_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};
		conf-pd {
			pins = "SPI0_CLK", "SPI0_MOSI", "SPI0_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};

};

&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_flash_pins>;
	cs-gpios = <0>, <0>;
	#address-cells = <1>;
	#size-cells = <0>;
	status = "disabled";
};

// &switch {
// 	ports {
// 		#address-cells = <1>;
// 		#size-cells = <0>;

// 		port@0 {
// 			reg = <0>;
// 			label = "lan1";
// 		};

// 		port@1 {
// 			reg = <1>;
// 			label = "lan2";
// 		};

// 		port@2 {
// 			reg = <2>;
// 			label = "lan3";
// 		};

// 		port@3 {
// 			reg = <3>;
// 			label = "lan4";
// 		};

// 		sw_p5: port@5 {
// 			reg = <5>;
// 			label = "lan5";
// 			status = "disabled";
// 		};

// 		port@6 {
// 			reg = <6>;
// 			ethernet = <&gmac0>;
// 			phy-mode = "2500base-x";

// 			fixed-link {
// 				speed = <2500>;
// 				full-duplex;
// 				pause;
// 			};
// 		};
// 	};
// };

&xhci {
	vusb33-supply = <&reg_3p3v>;
	vbus-supply = <&reg_5v>;
	status = "okay";
};

&uart0 {
	status = "okay";
};

&usb_phy {
	status = "okay";
};

&watchdog {
	status = "okay";
};
