--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
Nexys3.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1135 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.247ns.
--------------------------------------------------------------------------------

Paths for end point a_20 (SLICE_X29Y17.D2), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_26 (FF)
  Destination:          a_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.271 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_26 to a_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.BQ      Tcko                  0.447   led_OBUF
                                                       a_26
    SLICE_X26Y18.A5      net (fanout=2)        0.714   a<26>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y17.D2      net (fanout=13)       1.088   Mcount_a_val271
    SLICE_X29Y17.CLK     Tas                   0.322   a<20>
                                                       a_20_rstpot
                                                       a_20
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (1.175ns logic, 3.011ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_23 (FF)
  Destination:          a_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_23 to a_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.CQ      Tcko                  0.391   a<24>
                                                       a_23
    SLICE_X26Y18.A1      net (fanout=2)        0.666   a<23>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y17.D2      net (fanout=13)       1.088   Mcount_a_val271
    SLICE_X29Y17.CLK     Tas                   0.322   a<20>
                                                       a_20_rstpot
                                                       a_20
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.119ns logic, 2.963ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_24 (FF)
  Destination:          a_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_24 to a_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.DQ      Tcko                  0.391   a<24>
                                                       a_24
    SLICE_X26Y18.A3      net (fanout=2)        0.657   a<24>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y17.D2      net (fanout=13)       1.088   Mcount_a_val271
    SLICE_X29Y17.CLK     Tas                   0.322   a<20>
                                                       a_20_rstpot
                                                       a_20
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.119ns logic, 2.954ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point a_18 (SLICE_X29Y17.B1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_26 (FF)
  Destination:          a_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.271 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_26 to a_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.BQ      Tcko                  0.447   led_OBUF
                                                       a_26
    SLICE_X26Y18.A5      net (fanout=2)        0.714   a<26>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y17.B1      net (fanout=13)       0.915   Mcount_a_val271
    SLICE_X29Y17.CLK     Tas                   0.322   a<20>
                                                       a_18_rstpot
                                                       a_18
    -------------------------------------------------  ---------------------------
    Total                                      4.013ns (1.175ns logic, 2.838ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_23 (FF)
  Destination:          a_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_23 to a_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.CQ      Tcko                  0.391   a<24>
                                                       a_23
    SLICE_X26Y18.A1      net (fanout=2)        0.666   a<23>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y17.B1      net (fanout=13)       0.915   Mcount_a_val271
    SLICE_X29Y17.CLK     Tas                   0.322   a<20>
                                                       a_18_rstpot
                                                       a_18
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.119ns logic, 2.790ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_24 (FF)
  Destination:          a_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_24 to a_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.DQ      Tcko                  0.391   a<24>
                                                       a_24
    SLICE_X26Y18.A3      net (fanout=2)        0.657   a<24>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y17.B1      net (fanout=13)       0.915   Mcount_a_val271
    SLICE_X29Y17.CLK     Tas                   0.322   a<20>
                                                       a_18_rstpot
                                                       a_18
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.119ns logic, 2.781ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point a_23 (SLICE_X29Y18.C4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_26 (FF)
  Destination:          a_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.270 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_26 to a_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.BQ      Tcko                  0.447   led_OBUF
                                                       a_26
    SLICE_X26Y18.A5      net (fanout=2)        0.714   a<26>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y18.C4      net (fanout=13)       0.803   Mcount_a_val271
    SLICE_X29Y18.CLK     Tas                   0.322   a<24>
                                                       a_23_rstpot
                                                       a_23
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.175ns logic, 2.726ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_23 (FF)
  Destination:          a_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_23 to a_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.CQ      Tcko                  0.391   a<24>
                                                       a_23
    SLICE_X26Y18.A1      net (fanout=2)        0.666   a<23>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y18.C4      net (fanout=13)       0.803   Mcount_a_val271
    SLICE_X29Y18.CLK     Tas                   0.322   a<24>
                                                       a_23_rstpot
                                                       a_23
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (1.119ns logic, 2.678ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_24 (FF)
  Destination:          a_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_24 to a_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.DQ      Tcko                  0.391   a<24>
                                                       a_24
    SLICE_X26Y18.A3      net (fanout=2)        0.657   a<24>
    SLICE_X26Y18.A       Tilo                  0.203   a[26]_PWR_1_o_equal_4_o<26>
                                                       a[26]_PWR_1_o_equal_4_o<26>1
    SLICE_X30Y16.A3      net (fanout=3)        1.209   a[26]_PWR_1_o_equal_4_o<26>
    SLICE_X30Y16.A       Tilo                  0.203   a<16>
                                                       Mcount_a_val271_1
    SLICE_X29Y18.C4      net (fanout=13)       0.803   Mcount_a_val271
    SLICE_X29Y18.CLK     Tas                   0.322   a<24>
                                                       a_23_rstpot
                                                       a_23
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.119ns logic, 2.669ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led (SLICE_X30Y17.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led (FF)
  Destination:          led (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.CQ      Tcko                  0.234   led_OBUF
                                                       led
    SLICE_X30Y17.C5      net (fanout=2)        0.068   led_OBUF
    SLICE_X30Y17.CLK     Tah         (-Th)    -0.197   led_OBUF
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.431ns logic, 0.068ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Paths for end point a_20 (SLICE_X29Y17.D6), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_19 (FF)
  Destination:          a_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_19 to a_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.198   a<20>
                                                       a_19
    SLICE_X28Y17.D5      net (fanout=2)        0.066   a<19>
    SLICE_X28Y17.COUT    Topcyd                0.181   Mcount_a_cy<19>
                                                       a<19>_rt
                                                       Mcount_a_cy<19>
    SLICE_X28Y18.CIN     net (fanout=1)        0.001   Mcount_a_cy<19>
    SLICE_X28Y18.AMUX    Tcina                 0.127   Mcount_a_cy<23>
                                                       Mcount_a_cy<23>
    SLICE_X29Y17.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X29Y17.CLK     Tah         (-Th)    -0.215   a<20>
                                                       a_20_rstpot
                                                       a_20
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.721ns logic, 0.184ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_18 (FF)
  Destination:          a_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_18 to a_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.BQ      Tcko                  0.198   a<20>
                                                       a_18
    SLICE_X28Y17.C4      net (fanout=2)        0.117   a<18>
    SLICE_X28Y17.COUT    Topcyc                0.195   Mcount_a_cy<19>
                                                       a<18>_rt
                                                       Mcount_a_cy<19>
    SLICE_X28Y18.CIN     net (fanout=1)        0.001   Mcount_a_cy<19>
    SLICE_X28Y18.AMUX    Tcina                 0.127   Mcount_a_cy<23>
                                                       Mcount_a_cy<23>
    SLICE_X29Y17.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X29Y17.CLK     Tah         (-Th)    -0.215   a<20>
                                                       a_20_rstpot
                                                       a_20
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.735ns logic, 0.235ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_20 (FF)
  Destination:          a_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_20 to a_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.DQ      Tcko                  0.198   a<20>
                                                       a_20
    SLICE_X28Y18.A3      net (fanout=2)        0.251   a<20>
    SLICE_X28Y18.AMUX    Topaa                 0.244   Mcount_a_cy<23>
                                                       a<20>_rt
                                                       Mcount_a_cy<23>
    SLICE_X29Y17.D6      net (fanout=1)        0.117   Result<20>
    SLICE_X29Y17.CLK     Tah         (-Th)    -0.215   a<20>
                                                       a_20_rstpot
                                                       a_20
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.657ns logic, 0.368ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point a_24 (SLICE_X29Y18.D6), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_23 (FF)
  Destination:          a_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_23 to a_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.CQ      Tcko                  0.198   a<24>
                                                       a_23
    SLICE_X28Y18.D5      net (fanout=2)        0.068   a<23>
    SLICE_X28Y18.COUT    Topcyd                0.181   Mcount_a_cy<23>
                                                       a<23>_rt
                                                       Mcount_a_cy<23>
    SLICE_X28Y19.CIN     net (fanout=1)        0.001   Mcount_a_cy<23>
    SLICE_X28Y19.AMUX    Tcina                 0.127   Result<26>
                                                       Mcount_a_xor<26>
    SLICE_X29Y18.D6      net (fanout=1)        0.117   Result<24>
    SLICE_X29Y18.CLK     Tah         (-Th)    -0.215   a<24>
                                                       a_24_rstpot
                                                       a_24
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.721ns logic, 0.186ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_19 (FF)
  Destination:          a_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_19 to a_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.198   a<20>
                                                       a_19
    SLICE_X28Y17.D5      net (fanout=2)        0.066   a<19>
    SLICE_X28Y17.COUT    Topcyd                0.181   Mcount_a_cy<19>
                                                       a<19>_rt
                                                       Mcount_a_cy<19>
    SLICE_X28Y18.CIN     net (fanout=1)        0.001   Mcount_a_cy<19>
    SLICE_X28Y18.COUT    Tbyp                  0.032   Mcount_a_cy<23>
                                                       Mcount_a_cy<23>
    SLICE_X28Y19.CIN     net (fanout=1)        0.001   Mcount_a_cy<23>
    SLICE_X28Y19.AMUX    Tcina                 0.127   Result<26>
                                                       Mcount_a_xor<26>
    SLICE_X29Y18.D6      net (fanout=1)        0.117   Result<24>
    SLICE_X29Y18.CLK     Tah         (-Th)    -0.215   a<24>
                                                       a_24_rstpot
                                                       a_24
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.753ns logic, 0.185ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_22 (FF)
  Destination:          a_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_22 to a_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.BQ      Tcko                  0.198   a<24>
                                                       a_22
    SLICE_X28Y18.C4      net (fanout=2)        0.118   a<22>
    SLICE_X28Y18.COUT    Topcyc                0.195   Mcount_a_cy<23>
                                                       a<22>_rt
                                                       Mcount_a_cy<23>
    SLICE_X28Y19.CIN     net (fanout=1)        0.001   Mcount_a_cy<23>
    SLICE_X28Y19.AMUX    Tcina                 0.127   Result<26>
                                                       Mcount_a_xor<26>
    SLICE_X29Y18.D6      net (fanout=1)        0.117   Result<24>
    SLICE_X29Y18.CLK     Tah         (-Th)    -0.215   a<24>
                                                       a_24_rstpot
                                                       a_24
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.735ns logic, 0.236ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: a<10>/CLK
  Logical resource: a_7/CK
  Location pin: SLICE_X26Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: a<10>/CLK
  Logical resource: a_8/CK
  Location pin: SLICE_X26Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.247|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1135 paths, 0 nets, and 139 connections

Design statistics:
   Minimum period:   4.247ns{1}   (Maximum frequency: 235.460MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan  9 11:13:21 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



