{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694481705479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694481705486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 21:21:45 2023 " "Processing started: Mon Sep 11 21:21:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694481705486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481705486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_SoC_Lab2 -c DE2_SoC_Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_SoC_Lab2 -c DE2_SoC_Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481705486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694481707927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694481707927 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_system.qsys " "Elaborating Platform Designer system entity \"nios_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694481715672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:58 Progress: Loading DE1_Soc_Lab2/nios_system.qsys " "2023.09.11.21:21:58 Progress: Loading DE1_Soc_Lab2/nios_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481718462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:58 Progress: Reading input file " "2023.09.11.21:21:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481718865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:58 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.09.11.21:21:58 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481718944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Parameterizing module clk_0 " "2023.09.11.21:21:59 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2023.09.11.21:21:59 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Parameterizing module hex0 " "2023.09.11.21:21:59 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2023.09.11.21:21:59 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Parameterizing module jtag_uart_0 " "2023.09.11.21:21:59 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.09.11.21:21:59 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Parameterizing module nios2_gen2_0 " "2023.09.11.21:21:59 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.09.11.21:21:59 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Parameterizing module onchip_memory2_0 " "2023.09.11.21:21:59 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Adding pushbuttons \[altera_avalon_pio 18.1\] " "2023.09.11.21:21:59 Progress: Adding pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Parameterizing module pushbuttons " "2023.09.11.21:21:59 Progress: Parameterizing module pushbuttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2023.09.11.21:21:59 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Parameterizing module switches " "2023.09.11.21:21:59 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:21:59 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2023.09.11.21:21:59 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481719817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:22:00 Progress: Parameterizing module sysid_qsys_0 " "2023.09.11.21:22:00 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481720120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:22:00 Progress: Building connections " "2023.09.11.21:22:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481720121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:22:00 Progress: Parameterizing connections " "2023.09.11.21:22:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481720154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:22:00 Progress: Validating " "2023.09.11.21:22:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481720156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.09.11.21:22:00 Progress: Done reading input file " "2023.09.11.21:22:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481720676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481721255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481721256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481721256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481721256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481721256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH " "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481722016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'nios_system_hex0' " "Hex0: Starting RTL generation for module 'nios_system_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481725496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_hex0 --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0002_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0002_hex0_gen//nios_system_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_hex0 --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0002_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0002_hex0_gen//nios_system_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481725496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'nios_system_hex0' " "Hex0: Done RTL generation for module 'nios_system_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481725840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"nios_system\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"nios_system\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481725847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481725856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481725856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481726258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481726274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481726667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481726676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481726676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Starting RTL generation for module 'nios_system_pushbuttons' " "Pushbuttons: Starting RTL generation for module 'nios_system_pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pushbuttons --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0005_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0005_pushbuttons_gen//nios_system_pushbuttons_component_configuration.pl  --do_build_sim=0  \] " "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pushbuttons --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0005_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0005_pushbuttons_gen//nios_system_pushbuttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Done RTL generation for module 'nios_system_pushbuttons' " "Pushbuttons: Done RTL generation for module 'nios_system_pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: \"nios_system\" instantiated altera_avalon_pio \"pushbuttons\" " "Pushbuttons: \"nios_system\" instantiated altera_avalon_pio \"pushbuttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios_system_switches' " "Switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0006_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0006_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0006_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0006_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios_system_switches' " "Switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481727746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481730142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481730361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481730575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481730790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481731001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481731223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481731436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481733130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481733136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481733143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481733155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0010_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_gen2_0_cpu --dir=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/evilc/AppData/Local/Temp/alt9612_1670071018326821605.dir/0010_cpu_gen//nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481733155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*) Starting Nios II generation " "Cpu: # 2023.09.11 21:22:14 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   Checking for plaintext license. " "Cpu: # 2023.09.11 21:22:14 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.09.11 21:22:14 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.09.11 21:22:14 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.09.11 21:22:14 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   Plaintext license not found. " "Cpu: # 2023.09.11 21:22:14 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.09.11 21:22:14 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.09.11 21:22:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:14 (*)   Creating all objects for CPU " "Cpu: # 2023.09.11 21:22:14 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:15 (*)   Generating RTL from CPU objects " "Cpu: # 2023.09.11 21:22:15 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:15 (*)   Creating plain-text RTL " "Cpu: # 2023.09.11 21:22:15 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.09.11 21:22:16 (*) Done Nios II generation " "Cpu: # 2023.09.11 21:22:16 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'nios_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Done \"nios_system\" with 30 modules, 43 files " "Nios_system: Done \"nios_system\" with 30 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481736749 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_system.qsys " "Finished elaborating Platform Designer system entity \"nios_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694481737860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/nios_system.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739488 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739654 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739788 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739806 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739826 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1694481739846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739852 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481739994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481739994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid_qsys_0 " "Found entity 1: nios_system_sysid_qsys_0" {  } { { "nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pushbuttons " "Found entity 1: nios_system_pushbuttons" {  } { { "nios_system/synthesis/submodules/nios_system_pushbuttons.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0 " "Found entity 1: nios_system_nios2_gen2_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_gen2_0_cpu " "Found entity 21: nios_system_nios2_gen2_0_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740383 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740383 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740383 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740383 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_hex0 " "Found entity 1: nios_system_hex0" {  } { { "nios_system/synthesis/submodules/nios_system_hex0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_inst-nios_system_arch " "Found design unit 1: nios_system_inst-nios_system_arch" {  } { { "nios_system_inst.vhd" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system_inst.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740420 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst " "Found entity 1: nios_system_inst" {  } { { "nios_system_inst.vhd" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system_inst.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694481740420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740420 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "nios_system nios_system " "Can't compile duplicate declarations of entity \"nios_system\" into library \"nios_system\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "nios_system nios_system/synthesis/nios_system.vhd nios_system " "Instance could be entity \"nios_system\" in file nios_system/synthesis/nios_system.vhd compiled in library nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1694481740448 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "nios_system c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/nios_system.v nios_system " "Instance could be entity \"nios_system\" in file c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/nios_system.v compiled in library nios_system" {  } { { "db/ip/nios_system/nios_system.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/nios_system.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1694481740448 ""}  } { { "db/ip/nios_system/nios_system.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/nios_system.v" 6 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694481740448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/nios_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740448 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740467 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740475 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740492 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_master_agent.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740508 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_master_translator.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740537 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740552 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_reset_controller.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_reset_controller.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740567 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_reset_synchronizer.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740576 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_hex0.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_hex0.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_hex0.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_hex0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_hex0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_hex0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_irq_mapper.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_irq_mapper.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740598 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740617 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740642 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740661 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740670 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740679 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740688 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740704 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740720 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740729 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740739 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_004.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740748 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740757 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740789 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740799 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740817 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740829 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740847 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740866 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740886 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740898 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_pushbuttons.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_pushbuttons.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_pushbuttons.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_pushbuttons.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_pushbuttons.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_pushbuttons.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740910 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_switches.v C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_switches.v " "File \"c:/projects/cpet561/de1_soc_lab2/db/ip/nios_system/submodules/nios_system_switches.v\" is a duplicate of already analyzed file \"C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1694481740920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740922 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nios_system_sysid_qsys_0 nios_system_sysid_qsys_0.v(34) " "Verilog HDL error at nios_system_sysid_qsys_0.v(34): module \"nios_system_sysid_qsys_0\" cannot be declared more than once" {  } { { "db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1694481740937 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nios_system_sysid_qsys_0 nios_system_sysid_qsys_0.v(34) " "HDL info at nios_system_sysid_qsys_0.v(34): see declaration for object \"nios_system_sysid_qsys_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" "" { Text "C:/projects/CPET561/DE1_Soc_Lab2/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694481740938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481740940 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/CPET561/DE1_Soc_Lab2/output_files/DE2_SoC_Lab2.map.smsg " "Generated suppressed messages file C:/projects/CPET561/DE1_Soc_Lab2/output_files/DE2_SoC_Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481741150 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694481741466 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 11 21:22:21 2023 " "Processing ended: Mon Sep 11 21:22:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694481741466 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694481741466 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694481741466 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694481741466 ""}
