TimeQuest Timing Analyzer report for PLLearn
Thu Nov 08 16:47:00 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'b2v_inst|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'b2v_inst|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'b2v_inst|altpll_component|pll|clk[0]'
 14. Slow Model Minimum Pulse Width: 'clk_in'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'b2v_inst|altpll_component|pll|clk[0]'
 25. Fast Model Hold: 'b2v_inst|altpll_component|pll|clk[0]'
 26. Fast Model Minimum Pulse Width: 'b2v_inst|altpll_component|pll|clk[0]'
 27. Fast Model Minimum Pulse Width: 'clk_in'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; PLLearn                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                          ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------+------------------------------------------+
; b2v_inst|altpll_component|pll|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_in ; b2v_inst|altpll_component|pll|inclk[0] ; { b2v_inst|altpll_component|pll|clk[0] } ;
; clk_in                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                        ; { clk_in }                               ;
+--------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                    ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 291.38 MHz ; 291.38 MHz      ; b2v_inst|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; b2v_inst|altpll_component|pll|clk[0] ; 1.568 ; 0.000         ;
+--------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; b2v_inst|altpll_component|pll|clk[0] ; 0.768 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; b2v_inst|altpll_component|pll|clk[0] ; 1.258  ; 0.000         ;
; clk_in                               ; 10.000 ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'b2v_inst|altpll_component|pll|clk[0]'                                                                                                                                           ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.568 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.472      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.625 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.415      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 1.922 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 3.118      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.049 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.991      ;
; 2.446 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.594      ;
; 2.473 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.567      ;
; 2.503 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.537      ;
; 2.559 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.481      ;
; 2.599 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.441      ;
; 2.645 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.395      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.662 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.378      ;
; 2.685 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.355      ;
; 2.731 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.309      ;
; 2.771 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.269      ;
; 2.800 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.240      ;
; 2.817 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.223      ;
; 2.857 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.183      ;
; 2.903 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.137      ;
; 2.927 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.113      ;
; 2.943 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.097      ;
; 2.989 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.051      ;
; 3.029 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 2.011      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.086 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.954      ;
; 3.509 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.531      ;
; 3.538 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.502      ;
; 3.577 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.463      ;
; 3.962 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.078      ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'b2v_inst|altpll_component|pll|clk[0]'                                                                                                                                            ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.768 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.772 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 1.157 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.463      ;
; 1.176 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.190 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.196 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.502      ;
; 1.225 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.229 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.230 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.648 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.655 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.669 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.975      ;
; 1.705 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.709 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.015      ;
; 1.710 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.016      ;
; 1.741 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.745 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.051      ;
; 1.791 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.097      ;
; 1.795 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.101      ;
; 1.796 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.102      ;
; 1.807 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.113      ;
; 1.827 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.133      ;
; 1.828 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.134      ;
; 1.831 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.137      ;
; 1.877 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.183      ;
; 1.881 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.187      ;
; 1.914 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.220      ;
; 1.917 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.223      ;
; 1.934 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.240      ;
; 1.963 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.269      ;
; 1.967 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.273      ;
; 2.000 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.306      ;
; 2.003 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.309      ;
; 2.049 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.355      ;
; 2.072 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.072 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.072 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.072 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.072 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.072 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.378      ;
; 2.089 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.395      ;
; 2.135 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.441      ;
; 2.175 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.481      ;
; 2.231 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.537      ;
; 2.261 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.567      ;
; 2.288 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.594      ;
; 2.685 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.991      ;
; 2.685 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.991      ;
; 2.812 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.118      ;
; 2.812 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.118      ;
; 2.812 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.118      ;
; 2.812 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.118      ;
; 2.812 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.118      ;
; 3.109 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.415      ;
; 3.109 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.415      ;
; 3.109 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.415      ;
; 3.109 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.415      ;
; 3.166 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.472      ;
; 3.166 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.472      ;
; 3.166 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.472      ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'b2v_inst|altpll_component|pll|clk[0]'                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[0]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[0]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[1]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[1]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[2]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[2]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[3]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[3]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[4]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[4]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[5]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[5]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[6]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[6]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[7]                 ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[7]                 ;
; 1.258 ; 2.500        ; 1.242          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|salida                   ;
; 1.258 ; 2.500        ; 1.242          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|salida                   ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[0]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[0]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[1]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[1]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[2]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[2]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[3]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[3]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[4]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[4]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[5]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[5]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[6]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[6]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[7]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[7]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|salida|clk                             ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|salida|clk                             ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in'                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in|combout                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in|combout                         ;
; 17.059 ; 20.000       ; 2.941          ; Port Rate        ; clk_in ; Rise       ; clk_in                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; resetPLL  ; clk_in     ; 8.530 ; 8.530 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; resetPLL  ; clk_in     ; -8.264 ; -8.264 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Hiclk     ; clk_in     ; 3.047 ;       ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; div_clk   ; clk_in     ; 4.179 ; 4.179 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; Hiclk     ; clk_in     ;       ; 3.047 ; Fall       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Hiclk     ; clk_in     ; 3.047 ;       ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; div_clk   ; clk_in     ; 4.179 ; 4.179 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; Hiclk     ; clk_in     ;       ; 3.047 ; Fall       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; b2v_inst|altpll_component|pll|clk[0] ; 3.855 ; 0.000         ;
+--------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; b2v_inst|altpll_component|pll|clk[0] ; 0.251 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; b2v_inst|altpll_component|pll|clk[0] ; 1.500  ; 0.000         ;
; clk_in                               ; 10.000 ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'b2v_inst|altpll_component|pll|clk[0]'                                                                                                                                           ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.855 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.177      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.869 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.163      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.935 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.097      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 3.986 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 1.046      ;
; 4.123 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.909      ;
; 4.158 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.874      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.160 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.872      ;
; 4.192 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.840      ;
; 4.193 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.839      ;
; 4.204 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.828      ;
; 4.218 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.814      ;
; 4.227 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.805      ;
; 4.228 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.804      ;
; 4.262 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.770      ;
; 4.263 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.769      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.277 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.755      ;
; 4.284 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.748      ;
; 4.297 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.735      ;
; 4.298 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.734      ;
; 4.332 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.700      ;
; 4.333 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.699      ;
; 4.335 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.697      ;
; 4.367 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.665      ;
; 4.507 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.525      ;
; 4.507 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.525      ;
; 4.526 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.506      ;
; 4.624 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 5.000        ; 0.000      ; 0.408      ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'b2v_inst|altpll_component|pll|clk[0]'                                                                                                                                            ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.251 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.256 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.354 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.362 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.368 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.373 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.500 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.652      ;
; 0.506 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.513 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.515 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.668      ;
; 0.535 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.545 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.550 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.570 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.582 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.735      ;
; 0.585 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.596 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.603 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603 ; updownCounter:b2v_inst2|count[7] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.617 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.618 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.770      ;
; 0.620 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.640 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.652 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.653 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.662 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.676 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|salida   ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.687 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.688 ; updownCounter:b2v_inst2|count[1] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.840      ;
; 0.720 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[5] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.720 ; updownCounter:b2v_inst2|count[6] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.872      ;
; 0.722 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[6] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.874      ;
; 0.757 ; updownCounter:b2v_inst2|count[0] ; updownCounter:b2v_inst2|count[7] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.909      ;
; 0.894 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.894 ; updownCounter:b2v_inst2|count[2] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.945 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.945 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.945 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.945 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[4] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.945 ; updownCounter:b2v_inst2|count[5] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 1.011 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.163      ;
; 1.011 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.163      ;
; 1.011 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[3] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.163      ;
; 1.011 ; updownCounter:b2v_inst2|count[4] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.163      ;
; 1.025 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[0] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.177      ;
; 1.025 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[1] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.177      ;
; 1.025 ; updownCounter:b2v_inst2|count[3] ; updownCounter:b2v_inst2|count[2] ; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.177      ;
+-------+----------------------------------+----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'b2v_inst|altpll_component|pll|clk[0]'                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[0]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[0]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[1]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[1]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[2]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[2]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[3]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[3]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[4]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[4]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[5]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[5]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[6]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[6]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[7]                 ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|count[7]                 ;
; 1.500 ; 2.500        ; 1.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|salida                   ;
; 1.500 ; 2.500        ; 1.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; updownCounter:b2v_inst2|salida                   ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[0]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[0]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[1]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[1]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[2]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[2]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[3]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[3]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[4]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[4]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[5]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[5]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[6]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[6]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[7]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|count[7]|clk                           ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|salida|clk                             ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst2|salida|clk                             ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 2.500 ; 2.500        ; 0.000          ; High Pulse Width ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 2.500 ; 2.500        ; 0.000          ; Low Pulse Width  ; b2v_inst|altpll_component|pll|clk[0] ; Rise       ; b2v_inst|altpll_component|_clk0~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in'                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; b2v_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in|combout                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in|combout                         ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; clk_in ; Rise       ; clk_in                                 ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; resetPLL  ; clk_in     ; 4.201 ; 4.201 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; resetPLL  ; clk_in     ; -4.081 ; -4.081 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Hiclk     ; clk_in     ; 1.174 ;       ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; div_clk   ; clk_in     ; 1.712 ; 1.712 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; Hiclk     ; clk_in     ;       ; 1.174 ; Fall       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Hiclk     ; clk_in     ; 1.174 ;       ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; div_clk   ; clk_in     ; 1.712 ; 1.712 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; Hiclk     ; clk_in     ;       ; 1.174 ; Fall       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+---------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 1.568 ; 0.251 ; N/A      ; N/A     ; 1.258               ;
;  b2v_inst|altpll_component|pll|clk[0] ; 1.568 ; 0.251 ; N/A      ; N/A     ; 1.258               ;
;  clk_in                               ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  b2v_inst|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_in                               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; resetPLL  ; clk_in     ; 8.530 ; 8.530 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; resetPLL  ; clk_in     ; -4.081 ; -4.081 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Hiclk     ; clk_in     ; 3.047 ;       ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; div_clk   ; clk_in     ; 4.179 ; 4.179 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; Hiclk     ; clk_in     ;       ; 3.047 ; Fall       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Hiclk     ; clk_in     ; 1.174 ;       ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; div_clk   ; clk_in     ; 1.712 ; 1.712 ; Rise       ; b2v_inst|altpll_component|pll|clk[0] ;
; Hiclk     ; clk_in     ;       ; 1.174 ; Fall       ; b2v_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 90       ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; b2v_inst|altpll_component|pll|clk[0] ; b2v_inst|altpll_component|pll|clk[0] ; 90       ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 08 16:46:57 2018
Info: Command: quartus_sta PLLearn -c PLLearn
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PLLearn.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info (332110): create_generated_clock -source {b2v_inst|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {b2v_inst|altpll_component|pll|clk[0]} {b2v_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.568
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.568         0.000 b2v_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.768
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.768         0.000 b2v_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.258
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.258         0.000 b2v_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 clk_in 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 3.855
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.855         0.000 b2v_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.251
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.251         0.000 b2v_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.500         0.000 b2v_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 clk_in 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4583 megabytes
    Info: Processing ended: Thu Nov 08 16:47:00 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


