Fitter report for NNSync
Sun Aug 09 23:48:53 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sun Aug 09 23:48:53 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; NNSync                                     ;
; Top-level Entity Name              ; NNSync                                     ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX15BF14C6                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 301 / 14,400 ( 2 % )                       ;
;     Total combinational functions  ; 287 / 14,400 ( 2 % )                       ;
;     Dedicated logic registers      ; 116 / 14,400 ( < 1 % )                     ;
; Total registers                    ; 116                                        ;
; Total pins                         ; 39 / 81 ( 48 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,304 / 552,960 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                              ;
; Total PLLs                         ; 0 / 3 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; nnOut_0[-4] ; Incomplete set of assignments ;
; nnOut_0[-3] ; Incomplete set of assignments ;
; nnOut_0[-2] ; Incomplete set of assignments ;
; nnOut_0[-1] ; Incomplete set of assignments ;
; nnOut_0[0]  ; Incomplete set of assignments ;
; nnOut_0[1]  ; Incomplete set of assignments ;
; nnOut_0[2]  ; Incomplete set of assignments ;
; nnOut_0[3]  ; Incomplete set of assignments ;
; nnOut_0[4]  ; Incomplete set of assignments ;
; nnOut_1[-4] ; Incomplete set of assignments ;
; nnOut_1[-3] ; Incomplete set of assignments ;
; nnOut_1[-2] ; Incomplete set of assignments ;
; nnOut_1[-1] ; Incomplete set of assignments ;
; nnOut_1[0]  ; Incomplete set of assignments ;
; nnOut_1[1]  ; Incomplete set of assignments ;
; nnOut_1[2]  ; Incomplete set of assignments ;
; nnOut_1[3]  ; Incomplete set of assignments ;
; nnOut_1[4]  ; Incomplete set of assignments ;
; ready       ; Incomplete set of assignments ;
; clk         ; Incomplete set of assignments ;
; nnIn_0[-4]  ; Incomplete set of assignments ;
; nnIn_0[-3]  ; Incomplete set of assignments ;
; nnIn_0[-2]  ; Incomplete set of assignments ;
; nnIn_0[-1]  ; Incomplete set of assignments ;
; nnIn_0[0]   ; Incomplete set of assignments ;
; nnIn_0[1]   ; Incomplete set of assignments ;
; nnIn_0[2]   ; Incomplete set of assignments ;
; nnIn_0[3]   ; Incomplete set of assignments ;
; nnIn_0[4]   ; Incomplete set of assignments ;
; nnIn_1[-4]  ; Incomplete set of assignments ;
; nnIn_1[-3]  ; Incomplete set of assignments ;
; nnIn_1[-2]  ; Incomplete set of assignments ;
; nnIn_1[-1]  ; Incomplete set of assignments ;
; nnIn_1[0]   ; Incomplete set of assignments ;
; nnIn_1[1]   ; Incomplete set of assignments ;
; nnIn_1[2]   ; Incomplete set of assignments ;
; reset       ; Incomplete set of assignments ;
; nnIn_1[3]   ; Incomplete set of assignments ;
; nnIn_1[4]   ; Incomplete set of assignments ;
; nnOut_0[-4] ; Missing location assignment   ;
; nnOut_0[-3] ; Missing location assignment   ;
; nnOut_0[-2] ; Missing location assignment   ;
; nnOut_0[-1] ; Missing location assignment   ;
; nnOut_0[0]  ; Missing location assignment   ;
; nnOut_0[1]  ; Missing location assignment   ;
; nnOut_0[2]  ; Missing location assignment   ;
; nnOut_0[3]  ; Missing location assignment   ;
; nnOut_0[4]  ; Missing location assignment   ;
; nnOut_1[-4] ; Missing location assignment   ;
; nnOut_1[-3] ; Missing location assignment   ;
; nnOut_1[-2] ; Missing location assignment   ;
; nnOut_1[-1] ; Missing location assignment   ;
; nnOut_1[0]  ; Missing location assignment   ;
; nnOut_1[1]  ; Missing location assignment   ;
; nnOut_1[2]  ; Missing location assignment   ;
; nnOut_1[3]  ; Missing location assignment   ;
; nnOut_1[4]  ; Missing location assignment   ;
; ready       ; Missing location assignment   ;
; clk         ; Missing location assignment   ;
; nnIn_0[-4]  ; Missing location assignment   ;
; nnIn_0[-3]  ; Missing location assignment   ;
; nnIn_0[-2]  ; Missing location assignment   ;
; nnIn_0[-1]  ; Missing location assignment   ;
; nnIn_0[0]   ; Missing location assignment   ;
; nnIn_0[1]   ; Missing location assignment   ;
; nnIn_0[2]   ; Missing location assignment   ;
; nnIn_0[3]   ; Missing location assignment   ;
; nnIn_0[4]   ; Missing location assignment   ;
; nnIn_1[-4]  ; Missing location assignment   ;
; nnIn_1[-3]  ; Missing location assignment   ;
; nnIn_1[-2]  ; Missing location assignment   ;
; nnIn_1[-1]  ; Missing location assignment   ;
; nnIn_1[0]   ; Missing location assignment   ;
; nnIn_1[1]   ; Missing location assignment   ;
; nnIn_1[2]   ; Missing location assignment   ;
; reset       ; Missing location assignment   ;
; nnIn_1[3]   ; Missing location assignment   ;
; nnIn_1[4]   ; Missing location assignment   ;
+-------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 501 ) ; 0.00 % ( 0 / 501 )         ; 0.00 % ( 0 / 501 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 501 ) ; 0.00 % ( 0 / 501 )         ; 0.00 % ( 0 / 501 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 491 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/output_files/NNSync.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 301 / 14,400 ( 2 % )      ;
;     -- Combinational with no register       ; 185                       ;
;     -- Register only                        ; 14                        ;
;     -- Combinational with a register        ; 102                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 81                        ;
;     -- 3 input functions                    ; 132                       ;
;     -- <=2 input functions                  ; 74                        ;
;     -- Register only                        ; 14                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 191                       ;
;     -- arithmetic mode                      ; 96                        ;
;                                             ;                           ;
; Total registers*                            ; 116 / 14,733 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 116 / 14,400 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 25 / 900 ( 3 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 39 / 81 ( 48 % )          ;
;     -- Clock pins                           ; 3 / 6 ( 50 % )            ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )            ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 60 ( 2 % )            ;
; Total block memory bits                     ; 2,304 / 552,960 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 552,960 ( 2 % )   ;
; PLLs                                        ; 0 / 3 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )             ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )             ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0.8% / 0.7% / 0.8%        ;
; Peak interconnect usage (total/H/V)         ; 1.8% / 1.8% / 1.8%        ;
; Maximum fan-out                             ; 113                       ;
; Highest non-global fan-out                  ; 26                        ;
; Total fan-out                               ; 1246                      ;
; Average fan-out                             ; 2.47                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 301 / 14400 ( 2 % )   ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 185                   ; 0                              ;
;     -- Register only                        ; 14                    ; 0                              ;
;     -- Combinational with a register        ; 102                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 81                    ; 0                              ;
;     -- 3 input functions                    ; 132                   ; 0                              ;
;     -- <=2 input functions                  ; 74                    ; 0                              ;
;     -- Register only                        ; 14                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 191                   ; 0                              ;
;     -- arithmetic mode                      ; 96                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 116                   ; 0                              ;
;     -- Dedicated logic registers            ; 116 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 25 / 900 ( 3 % )      ; 0 / 900 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 39                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                     ; 0                              ;
; Total memory bits                           ; 2304                  ; 0                              ;
; Total RAM block bits                        ; 9216                  ; 0                              ;
; M9K                                         ; 1 / 60 ( 1 % )        ; 0 / 60 ( 0 % )                 ;
; Clock control block                         ; 2 / 23 ( 8 % )        ; 0 / 23 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 1241                  ; 5                              ;
;     -- Registered Connections               ; 357                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 20                    ; 0                              ;
;     -- Output Ports                         ; 19                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk        ; J7    ; 3A       ; 16           ; 0            ; 14           ; 115                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[-1] ; B11   ; 7        ; 24           ; 31           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[-2] ; A11   ; 7        ; 20           ; 31           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[-3] ; B8    ; 7        ; 22           ; 31           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[-4] ; F10   ; 6        ; 33           ; 24           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[0]  ; C8    ; 7        ; 22           ; 31           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[1]  ; B10   ; 7        ; 24           ; 31           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[2]  ; F11   ; 6        ; 33           ; 24           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[3]  ; A13   ; 7        ; 26           ; 31           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_0[4]  ; B13   ; 7        ; 26           ; 31           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[-1] ; F13   ; 6        ; 33           ; 16           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[-2] ; D10   ; 6        ; 33           ; 27           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[-3] ; H13   ; 5        ; 33           ; 16           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[-4] ; G13   ; 5        ; 33           ; 16           ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[0]  ; F12   ; 6        ; 33           ; 16           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[1]  ; G10   ; 6        ; 33           ; 22           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[2]  ; G9    ; 6        ; 33           ; 22           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[3]  ; F9    ; 6        ; 33           ; 25           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; nnIn_1[4]  ; E13   ; 6        ; 33           ; 25           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; reset      ; D13   ; 7        ; 29           ; 31           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; nnOut_0[-1] ; A6    ; 8        ; 10           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[-2] ; M4    ; 3        ; 8            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[-3] ; K8    ; 4        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[-4] ; L12   ; 5        ; 33           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[0]  ; N6    ; 3        ; 12           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[1]  ; L7    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[2]  ; N9    ; 4        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[3]  ; A12   ; 7        ; 20           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_0[4]  ; B6    ; 8        ; 14           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[-1] ; L13   ; 5        ; 33           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[-2] ; L4    ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[-3] ; A7    ; 8        ; 12           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[-4] ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[0]  ; M6    ; 3        ; 12           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[1]  ; N4    ; 3        ; 10           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[2]  ; A8    ; 8        ; 12           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[3]  ; N8    ; 4        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; nnOut_1[4]  ; L5    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ready       ; N11   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                            ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2                 ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1                 ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0                 ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE             ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS               ; -                        ; -                ; Dedicated Programming Pin ;
; N4       ; DIFFIO_B1p, CRC_ERROR ; Use as regular IO        ; nnOut_1[1]       ; Dual Purpose Pin          ;
; N5       ; DIFFIO_B1n, NCEO      ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; M6       ; DIFFIO_B2p, INIT_DONE ; Use as regular IO        ; nnOut_1[0]       ; Dual Purpose Pin          ;
; G10      ; DIFFIO_R4n, DEV_OE    ; Use as regular IO        ; nnIn_1[1]        ; Dual Purpose Pin          ;
; D10      ; DIFFIO_R2n, DEV_CLRn  ; Use as regular IO        ; nnIn_1[-2]       ; Dual Purpose Pin          ;
; A6       ; CLKUSR                ; Use as regular IO        ; nnOut_0[-1]      ; Dual Purpose Pin          ;
; A5       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG               ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE                   ; -                        ; -                ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 8 / 8 ( 100 % ) ; 2.5V          ; --           ; --               ;
; 3A       ; 1 / 2 ( 50 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 4 / 14 ( 29 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 4 / 12 ( 33 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 9 / 12 ( 75 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 9 / 14 ( 64 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 5 / 5 ( 100 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; nnOut_0[-1]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 87         ; 8        ; nnOut_1[-3]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 88         ; 8        ; nnOut_1[2]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; nnIn_0[-2]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 80         ; 7        ; nnOut_0[3]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 73         ; 7        ; nnIn_0[3]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; nnOut_0[4]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; nnIn_0[-3]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; nnIn_0[1]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 75         ; 7        ; nnIn_0[-1]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; nnIn_0[4]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; nnOut_1[-4]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; nnIn_0[0]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; nnIn_1[-2]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; reset                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; nnIn_1[4]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; nnIn_1[3]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F10      ; 62         ; 6        ; nnIn_0[-4]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F11      ; 61         ; 6        ; nnIn_0[2]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F12      ; 58         ; 6        ; nnIn_1[0]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F13      ; 57         ; 6        ; nnIn_1[-1]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; nnIn_1[2]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 59         ; 6        ; nnIn_1[1]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; nnIn_1[-4]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 56         ; 5        ; nnIn_1[-3]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J7       ; 30         ; 3A       ; clk                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; nnOut_0[-3]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 36         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 47         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 54         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; nnOut_1[-2]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L5       ; 27         ; 3        ; nnOut_1[4]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; nnOut_0[1]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; nnOut_0[-4]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 49         ; 5        ; nnOut_1[-1]                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; nnOut_0[-2]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; nnOut_1[0]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 31         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; nnOut_1[1]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; nnOut_0[0]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 32         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 33         ; 4        ; nnOut_1[3]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 34         ; 4        ; nnOut_0[2]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 39         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 40         ; 4        ; ready                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 42         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NNSync                                        ; 301 (72)    ; 116 (64)                  ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0         ; 39   ; 0            ; 185 (15)     ; 14 (10)           ; 102 (38)         ; |NNSync                                                                                                                                     ; work         ;
;    |TFWrapper_UNIPOLAR_SIGMIOD:mem_0|          ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 16 (16)          ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0                                                                                                    ; work         ;
;       |TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm                                                                     ; work         ;
;          |altsyncram:ram_rtl_0|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0                                                ; work         ;
;             |altsyncram_l291:auto_generated|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated                 ; work         ;
;    |neuron_layer_0:Neuron_1_0|                 ; 197 (73)    ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (24)     ; 1 (1)             ; 48 (40)          ; |NNSync|neuron_layer_0:Neuron_1_0                                                                                                           ; work         ;
;       |lpm_mult:Mult0|                         ; 63 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0                                                                                            ; work         ;
;          |mult_v6t:auto_generated|             ; 63 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|           ; 63 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_hah1:auto_generated|  ; 63 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated                ; work         ;
;                   |mult_bho:mult1|             ; 63 (63)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 60 (60)      ; 0 (0)             ; 3 (3)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1 ; work         ;
;       |lpm_mult:Mult1|                         ; 64 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1                                                                                            ; work         ;
;          |mult_v6t:auto_generated|             ; 64 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated                                                                    ; work         ;
;             |alt_mac_mult:mac_mult1|           ; 64 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                |mac_mult_hah1:auto_generated|  ; 64 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 3 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated                ; work         ;
;                   |mult_bho:mult1|             ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 3 (3)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1 ; work         ;
;       |lpm_mult:Mult2|                         ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2                                                                                            ; work         ;
;          |multcore:mult_core|                  ; 5 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (2)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core                                                                         ; work         ;
;             |mpar_add:padder|                  ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                         ; work         ;
;                |lpm_add_sub:adder[0]|          ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                    ; work         ;
;                   |add_sub_smh:auto_generated| ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |NNSync|neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_smh:auto_generated         ; work         ;
;    |weightMemory:wm|                           ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 0 (0)            ; |NNSync|weightMemory:wm                                                                                                                     ; work         ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; nnOut_0[-4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[-3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[-2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[-1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_0[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[-4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[-3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[-2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[-1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nnOut_1[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ready       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nnIn_0[-4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_0[-3]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_0[-2]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_0[-1]  ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_0[0]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_0[1]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_0[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; nnIn_0[3]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_0[4]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_1[-4]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nnIn_1[-3]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nnIn_1[-2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_1[-1]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nnIn_1[0]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nnIn_1[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; nnIn_1[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; reset       ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; nnIn_1[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; nnIn_1[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                ;                   ;         ;
; nnIn_0[-4]                                                                                                                                         ;                   ;         ;
;      - process_1~0                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[-4]~0                                                                                                                        ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[0] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[1] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[1] ; 0                 ; 6       ;
; nnIn_0[-3]                                                                                                                                         ;                   ;         ;
;      - process_1~0                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[-3]~1                                                                                                                        ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[1] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[2] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[2] ; 0                 ; 6       ;
; nnIn_0[-2]                                                                                                                                         ;                   ;         ;
;      - process_1~1                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[-2]~2                                                                                                                        ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[2] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[3] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[3] ; 0                 ; 6       ;
; nnIn_0[-1]                                                                                                                                         ;                   ;         ;
;      - process_1~1                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[-1]~3                                                                                                                        ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[3] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[4] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[4] ; 0                 ; 6       ;
; nnIn_0[0]                                                                                                                                          ;                   ;         ;
;      - process_1~2                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[0]~4                                                                                                                         ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[4] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[5] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[5] ; 0                 ; 6       ;
; nnIn_0[1]                                                                                                                                          ;                   ;         ;
;      - process_1~2                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[1]~5                                                                                                                         ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[6] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[5] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[6] ; 0                 ; 6       ;
; nnIn_0[2]                                                                                                                                          ;                   ;         ;
;      - process_1~3                                                                                                                                 ; 1                 ; 6       ;
;      - nnIn_0_latched[2]~6                                                                                                                         ; 1                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[6] ; 1                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[7] ; 1                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[7] ; 1                 ; 6       ;
; nnIn_0[3]                                                                                                                                          ;                   ;         ;
;      - process_1~3                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[3]~7                                                                                                                         ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[7] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[8] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[8] ; 0                 ; 6       ;
; nnIn_0[4]                                                                                                                                          ;                   ;         ;
;      - process_1~5                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_0_latched[4]~8                                                                                                                         ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[9] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[9] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[8] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[9] ; 0                 ; 6       ;
; nnIn_1[-4]                                                                                                                                         ;                   ;         ;
; nnIn_1[-3]                                                                                                                                         ;                   ;         ;
; nnIn_1[-2]                                                                                                                                         ;                   ;         ;
;      - process_1~6                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_1_latched[-2]~2                                                                                                                        ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[2] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[3] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[3] ; 0                 ; 6       ;
; nnIn_1[-1]                                                                                                                                         ;                   ;         ;
; nnIn_1[0]                                                                                                                                          ;                   ;         ;
; nnIn_1[1]                                                                                                                                          ;                   ;         ;
;      - process_1~8                                                                                                                                 ; 1                 ; 6       ;
;      - nnIn_1_latched[1]~5                                                                                                                         ; 1                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[6] ; 1                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[5] ; 1                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[6] ; 1                 ; 6       ;
; nnIn_1[2]                                                                                                                                          ;                   ;         ;
;      - process_1~8                                                                                                                                 ; 0                 ; 6       ;
;      - nnIn_1_latched[2]~6                                                                                                                         ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[6] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[7] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[7] ; 0                 ; 6       ;
; reset                                                                                                                                              ;                   ;         ;
;      - loadOff[0]                                                                                                                                  ; 1                 ; 6       ;
;      - loadOff[1]                                                                                                                                  ; 1                 ; 6       ;
;      - process_1~11                                                                                                                                ; 1                 ; 6       ;
;      - wmAddr~0                                                                                                                                    ; 1                 ; 6       ;
;      - wmAddr~1                                                                                                                                    ; 1                 ; 6       ;
;      - wmAddr~2                                                                                                                                    ; 1                 ; 6       ;
; nnIn_1[3]                                                                                                                                          ;                   ;         ;
;      - process_1~10                                                                                                                                ; 0                 ; 6       ;
;      - nnIn_1_latched[3]~7                                                                                                                         ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[7] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[8] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[8] ; 0                 ; 6       ;
; nnIn_1[4]                                                                                                                                          ;                   ;         ;
;      - process_1~10                                                                                                                                ; 0                 ; 6       ;
;      - nnIn_1_latched[4]~8                                                                                                                         ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[9] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[9] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[8] ; 0                 ; 6       ;
;      - neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[9] ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                  ;
+----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                   ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clk                                    ; PIN_J7             ; 3       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; clk                                    ; PIN_J7             ; 113     ; Clock                     ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; currentNeuronOutput[-4]~0              ; LCCOMB_X11_Y15_N26 ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neuron_layer_0:Neuron_1_0|Mux0~0       ; LCCOMB_X22_Y23_N0  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neuron_layer_0:Neuron_1_0|Mux10~0      ; LCCOMB_X22_Y23_N30 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neuron_layer_0:Neuron_1_0|Mux27~0      ; LCCOMB_X22_Y23_N24 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; neuron_layer_0:Neuron_1_0|Mux76~0      ; LCCOMB_X19_Y24_N24 ; 17      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; neuron_layer_0:Neuron_1_0|clockIter[1] ; FF_X19_Y24_N31     ; 17      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; output_latch_0[-4]~0                   ; LCCOMB_X8_Y13_N30  ; 18      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reset                                  ; PIN_D13            ; 6       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; threshNeuronOutputs[2][-4]~0           ; LCCOMB_X10_Y13_N24 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; wmClk                                  ; LCCOMB_X16_Y1_N24  ; 3       ; Clock                     ; yes    ; Global Clock         ; GCLK16           ; --                        ;
+----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                      ;
+-------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk   ; PIN_J7            ; 113     ; 27                                   ; Global Clock         ; GCLK17           ; --                        ;
; wmClk ; LCCOMB_X16_Y1_N24 ; 3       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+-------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; neuron_layer_0:Neuron_1_0|Add0~34                                                                                                                          ; 26      ;
; neuron_layer_0:Neuron_1_0|Add0~32                                                                                                                          ; 25      ;
; process_1~11                                                                                                                                               ; 24      ;
; neuron_layer_0:Neuron_1_0|w_1[-1]                                                                                                                          ; 22      ;
; neuron_layer_0:Neuron_1_0|w_0[-1]                                                                                                                          ; 22      ;
; neuron_layer_0:Neuron_1_0|w_1[4]                                                                                                                           ; 21      ;
; neuron_layer_0:Neuron_1_0|w_0[4]                                                                                                                           ; 21      ;
; neuron_layer_0:Neuron_1_0|clockIter[0]                                                                                                                     ; 18      ;
; output_latch_0[-4]~0                                                                                                                                       ; 18      ;
; neuron_layer_0:Neuron_1_0|Mux76~0                                                                                                                          ; 17      ;
; neuron_layer_0:Neuron_1_0|clockIter[1]                                                                                                                     ; 17      ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|~QUARTUS_CREATED_GND~I ; 16      ;
; neuron_layer_0:Neuron_1_0|Mux46~2                                                                                                                          ; 16      ;
; currentNeuronOutput[4]                                                                                                                                     ; 14      ;
; clockCount[1]                                                                                                                                              ; 13      ;
; clockCount[2]                                                                                                                                              ; 13      ;
; neuron_layer_0:Neuron_1_0|w_1[0]                                                                                                                           ; 11      ;
; neuron_layer_0:Neuron_1_0|w_0[0]                                                                                                                           ; 11      ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|cs4a[2]~0              ; 10      ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|cs4a[2]~0              ; 10      ;
; threshNeuronOutputs[2][-4]~0                                                                                                                               ; 10      ;
; currentNeuronOutput[-4]~0                                                                                                                                  ; 9       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~18                                                                                                                   ; 9       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~16                                                                                                                   ; 8       ;
; neuron_layer_0:Neuron_1_0|currentProduct[6]                                                                                                                ; 7       ;
; nnIn_1[4]~input                                                                                                                                            ; 6       ;
; reset~input                                                                                                                                                ; 6       ;
; nnIn_0[4]~input                                                                                                                                            ; 6       ;
; nnIn_1[3]~input                                                                                                                                            ; 5       ;
; nnIn_1[2]~input                                                                                                                                            ; 5       ;
; nnIn_1[1]~input                                                                                                                                            ; 5       ;
; nnIn_1[0]~input                                                                                                                                            ; 5       ;
; nnIn_1[-1]~input                                                                                                                                           ; 5       ;
; nnIn_1[-2]~input                                                                                                                                           ; 5       ;
; nnIn_1[-3]~input                                                                                                                                           ; 5       ;
; nnIn_1[-4]~input                                                                                                                                           ; 5       ;
; nnIn_0[3]~input                                                                                                                                            ; 5       ;
; nnIn_0[2]~input                                                                                                                                            ; 5       ;
; nnIn_0[1]~input                                                                                                                                            ; 5       ;
; nnIn_0[0]~input                                                                                                                                            ; 5       ;
; nnIn_0[-1]~input                                                                                                                                           ; 5       ;
; nnIn_0[-2]~input                                                                                                                                           ; 5       ;
; nnIn_0[-3]~input                                                                                                                                           ; 5       ;
; nnIn_0[-4]~input                                                                                                                                           ; 5       ;
; wmAddr[0]                                                                                                                                                  ; 5       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|LessThan1~1                                                                                                               ; 5       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[-4]~1                                                                                                                ; 5       ;
; wmAddr[2]                                                                                                                                                  ; 4       ;
; neuron_layer_0:Neuron_1_0|w_2[-1]                                                                                                                          ; 4       ;
; clockCount[0]                                                                                                                                              ; 4       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[1]~8                                                                                                                 ; 4       ;
; loadOff[1]                                                                                                                                                 ; 4       ;
; loadOff[0]                                                                                                                                                 ; 4       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_smh:auto_generated|op_1~4                         ; 4       ;
; wmAddr[1]                                                                                                                                                  ; 3       ;
; weightMemory:wm|data[4]                                                                                                                                    ; 3       ;
; neuron_layer_0:Neuron_1_0|Mux27~0                                                                                                                          ; 3       ;
; neuron_layer_0:Neuron_1_0|Mux10~0                                                                                                                          ; 3       ;
; weightMemory:wm|data[8]                                                                                                                                    ; 3       ;
; neuron_layer_0:Neuron_1_0|Mux0~0                                                                                                                           ; 3       ;
; weightMemory:wm|data[3]                                                                                                                                    ; 3       ;
; activateSig[0]                                                                                                                                             ; 3       ;
; neuron_layer_0:Neuron_1_0|w_2[0]                                                                                                                           ; 3       ;
; currentNeuronOutput[2]                                                                                                                                     ; 3       ;
; currentNeuronOutput[1]                                                                                                                                     ; 3       ;
; currentNeuronOutput[3]                                                                                                                                     ; 3       ;
; currentNeuronOutput[0]                                                                                                                                     ; 3       ;
; clk~input                                                                                                                                                  ; 2       ;
; ~GND                                                                                                                                                       ; 2       ;
; neuron_layer_0:Neuron_1_0|Mux28~0                                                                                                                          ; 2       ;
; neuron_layer_0:Neuron_1_0|w_2[1]                                                                                                                           ; 2       ;
; neuron_layer_0:Neuron_1_0|currentSum[11]                                                                                                                   ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[4]~14                                                                                                                ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[3]~13                                                                                                                ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[2]~11                                                                                                                ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[1]~9                                                                                                                 ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[0]~6                                                                                                                 ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[-1]~5                                                                                                                ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[-2]~4                                                                                                                ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[-3]~3                                                                                                                ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[-4]~2                                                                                                                ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|LessThan1~0                                                                                                               ; 2       ;
; currentNeuronOutput[-1]                                                                                                                                    ; 2       ;
; currentNeuronOutput[-2]                                                                                                                                    ; 2       ;
; currentNeuronOutput[-3]                                                                                                                                    ; 2       ;
; currentNeuronOutput[-4]                                                                                                                                    ; 2       ;
; nnIn_1_latched[4]                                                                                                                                          ; 2       ;
; nnIn_1_latched[3]                                                                                                                                          ; 2       ;
; nnIn_1_latched[2]                                                                                                                                          ; 2       ;
; nnIn_1_latched[1]                                                                                                                                          ; 2       ;
; nnIn_1_latched[0]                                                                                                                                          ; 2       ;
; nnIn_1_latched[-1]                                                                                                                                         ; 2       ;
; nnIn_1_latched[-2]                                                                                                                                         ; 2       ;
; nnIn_1_latched[-3]                                                                                                                                         ; 2       ;
; nnIn_1_latched[-4]                                                                                                                                         ; 2       ;
; nnIn_0_latched[4]                                                                                                                                          ; 2       ;
; nnIn_0_latched[3]                                                                                                                                          ; 2       ;
; nnIn_0_latched[2]                                                                                                                                          ; 2       ;
; nnIn_0_latched[1]                                                                                                                                          ; 2       ;
; nnIn_0_latched[0]                                                                                                                                          ; 2       ;
; nnIn_0_latched[-1]                                                                                                                                         ; 2       ;
; nnIn_0_latched[-2]                                                                                                                                         ; 2       ;
; nnIn_0_latched[-3]                                                                                                                                         ; 2       ;
; nnIn_0_latched[-4]                                                                                                                                         ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~18                                                                                                                          ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~16                                                                                                                          ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~14                                                                                                                          ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~12                                                                                                                          ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~10                                                                                                                          ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~8                                                                                                                           ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~6                                                                                                                           ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~4                                                                                                                           ; 2       ;
; neuron_layer_0:Neuron_1_0|Add0~2                                                                                                                           ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a8                           ; 2       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a0                           ; 2       ;
; holdWM~feeder                                                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux46~3                                                                                                                          ; 1       ;
; wmAddr~2                                                                                                                                                   ; 1       ;
; wmAddr~1                                                                                                                                                   ; 1       ;
; holdWM                                                                                                                                                     ; 1       ;
; wmAddr~0                                                                                                                                                   ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[8]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[5]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[6]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[7]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[9]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[8]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[5]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[6]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[7]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[9]                ; 1       ;
; weightMemory:wm|ram~1                                                                                                                                      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[0]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[1]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[2]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[3]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[4]                ; 1       ;
; weightMemory:wm|ram~0                                                                                                                                      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[0]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[1]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[2]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[3]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le3a[4]                ; 1       ;
; activateSig[0]~0                                                                                                                                           ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[8]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[5]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[7]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[6]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[8]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[7]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[9]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[9]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[8]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[5]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[7]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[6]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[8]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[7]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[9]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[9]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[1]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[0]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[2]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[1]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[3]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[2]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[4]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[3]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[5]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[4]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[6]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[1]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[0]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[2]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[1]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[3]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[2]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[4]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[3]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[5]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le5a[4]                ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|le7a[6]                ; 1       ;
; neuron_layer_0:Neuron_1_0|clockIter~1                                                                                                                      ; 1       ;
; neuron_layer_0:Neuron_1_0|clockIter~0                                                                                                                      ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux56~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux55~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux54~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux53~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux52~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux51~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux50~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux49~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux48~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux47~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|romout[1][5]~0                                                                                 ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|_~0                                                                                            ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux62~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux42~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux61~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux41~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux60~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux59~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux58~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Mux57~0                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[2]~8                                                                                                                         ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[1]~7                                                                                                                         ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[4]~6                                                                                                                         ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[3]~5                                                                                                                         ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[-1]~4                                                                                                                        ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[-2]~3                                                                                                                        ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[-3]~2                                                                                                                        ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[-4]~1                                                                                                                        ; 1       ;
; neuron_layer_0:Neuron_1_0|sum[0]~0                                                                                                                         ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[1]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[2]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[3]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[4]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[5]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[6]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[7]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[8]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[9]                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[10]                                                                                                                   ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[-5]                                                                                                                   ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[-4]                                                                                                                   ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[-3]                                                                                                                   ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[-2]                                                                                                                   ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[-1]                                                                                                                   ; 1       ;
; neuron_layer_0:Neuron_1_0|currentSum[0]                                                                                                                    ; 1       ;
; clockCount~1                                                                                                                                               ; 1       ;
; clockCount~0                                                                                                                                               ; 1       ;
; Mux7~0                                                                                                                                                     ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[2]                                                                                                                      ; 1       ;
; Mux8~0                                                                                                                                                     ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[1]                                                                                                                      ; 1       ;
; Mux5~0                                                                                                                                                     ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[4]                                                                                                                      ; 1       ;
; Mux6~0                                                                                                                                                     ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[3]                                                                                                                      ; 1       ;
; Mux10~0                                                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[-1]                                                                                                                     ; 1       ;
; Mux11~0                                                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[-2]                                                                                                                     ; 1       ;
; Mux12~0                                                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[-3]                                                                                                                     ; 1       ;
; Mux13~0                                                                                                                                                    ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[-4]                                                                                                                     ; 1       ;
; Mux9~0                                                                                                                                                     ; 1       ;
; neuron_layer_0:Neuron_1_0|latchOut[0]                                                                                                                      ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~0                                                                                                                    ; 1       ;
; nnIn_1_latched[4]~8                                                                                                                                        ; 1       ;
; nnIn_1_latched[3]~7                                                                                                                                        ; 1       ;
; nnIn_1_latched[2]~6                                                                                                                                        ; 1       ;
; nnIn_1_latched[1]~5                                                                                                                                        ; 1       ;
; nnIn_1_latched[0]~4                                                                                                                                        ; 1       ;
; nnIn_1_latched[-1]~3                                                                                                                                       ; 1       ;
; nnIn_1_latched[-2]~2                                                                                                                                       ; 1       ;
; nnIn_1_latched[-3]~1                                                                                                                                       ; 1       ;
; nnIn_1_latched[-4]~0                                                                                                                                       ; 1       ;
; nnIn_0_latched[4]~8                                                                                                                                        ; 1       ;
; nnIn_0_latched[3]~7                                                                                                                                        ; 1       ;
; nnIn_0_latched[2]~6                                                                                                                                        ; 1       ;
; nnIn_0_latched[1]~5                                                                                                                                        ; 1       ;
; nnIn_0_latched[0]~4                                                                                                                                        ; 1       ;
; nnIn_0_latched[-1]~3                                                                                                                                       ; 1       ;
; nnIn_0_latched[-2]~2                                                                                                                                       ; 1       ;
; nnIn_0_latched[-3]~1                                                                                                                                       ; 1       ;
; nnIn_0_latched[-4]~0                                                                                                                                       ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[3]~12                                                                                                                ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[2]~10                                                                                                                ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[1]~7                                                                                                                 ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|data[-4]~0                                                                                                                ; 1       ;
; threshNeuronOutputs[2][4]                                                                                                                                  ; 1       ;
; threshNeuronOutputs[2][3]                                                                                                                                  ; 1       ;
; threshNeuronOutputs[2][2]                                                                                                                                  ; 1       ;
; threshNeuronOutputs[2][1]                                                                                                                                  ; 1       ;
; threshNeuronOutputs[2][0]                                                                                                                                  ; 1       ;
; threshNeuronOutputs[2][-1]                                                                                                                                 ; 1       ;
; threshNeuronOutputs[2][-2]                                                                                                                                 ; 1       ;
; threshNeuronOutputs[2][-3]                                                                                                                                 ; 1       ;
; process_1~10                                                                                                                                               ; 1       ;
; process_1~9                                                                                                                                                ; 1       ;
; process_1~8                                                                                                                                                ; 1       ;
; process_1~7                                                                                                                                                ; 1       ;
; process_1~6                                                                                                                                                ; 1       ;
; process_1~5                                                                                                                                                ; 1       ;
; process_1~4                                                                                                                                                ; 1       ;
; process_1~3                                                                                                                                                ; 1       ;
; process_1~2                                                                                                                                                ; 1       ;
; process_1~1                                                                                                                                                ; 1       ;
; process_1~0                                                                                                                                                ; 1       ;
; threshNeuronOutputs[2][-4]                                                                                                                                 ; 1       ;
; output_latch_1[4]                                                                                                                                          ; 1       ;
; output_latch_1[3]                                                                                                                                          ; 1       ;
; output_latch_1[2]                                                                                                                                          ; 1       ;
; output_latch_1[1]                                                                                                                                          ; 1       ;
; output_latch_1[0]                                                                                                                                          ; 1       ;
; output_latch_1[-1]                                                                                                                                         ; 1       ;
; output_latch_1[-2]                                                                                                                                         ; 1       ;
; output_latch_1[-3]                                                                                                                                         ; 1       ;
; output_latch_1[-4]                                                                                                                                         ; 1       ;
; output_latch_0[4]                                                                                                                                          ; 1       ;
; output_latch_0[3]                                                                                                                                          ; 1       ;
; output_latch_0[2]                                                                                                                                          ; 1       ;
; output_latch_0[1]                                                                                                                                          ; 1       ;
; output_latch_0[0]                                                                                                                                          ; 1       ;
; output_latch_0[-1]                                                                                                                                         ; 1       ;
; output_latch_0[-2]                                                                                                                                         ; 1       ;
; output_latch_0[-3]                                                                                                                                         ; 1       ;
; output_latch_0[-4]                                                                                                                                         ; 1       ;
; loadOff[1]~4                                                                                                                                               ; 1       ;
; loadOff[0]~3                                                                                                                                               ; 1       ;
; loadOff[0]~2                                                                                                                                               ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[1]~0                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[2]~2                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[3]~3                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[4]~4                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[5]~9                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_smh:auto_generated|op_1~3                         ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_smh:auto_generated|op_1~2                         ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[6]~1                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[14]~24     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[13]~23     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[13]~22     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[12]~21     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[12]~20     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[11]~19     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[11]~18     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[10]~17     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[10]~16     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[9]~15      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[9]~14      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[7]~14     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[6]~13     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[6]~12     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[5]~11     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[5]~10     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[11]~22    ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[10]~21    ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[10]~20    ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[9]~19     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[9]~18     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[8]~17     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[8]~16     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[7]~15     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[7]~14     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[14]~24     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[13]~23     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[13]~22     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[12]~21     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[12]~20     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[11]~19     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[11]~18     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[10]~17     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[10]~16     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[9]~15      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[9]~14      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[7]~14     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[6]~13     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[6]~12     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[5]~11     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[5]~10     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[11]~22    ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[10]~21    ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[10]~20    ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[9]~19     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[9]~18     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[8]~17     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[8]~16     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[7]~15     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[7]~14     ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-3]~5                                                                                                             ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-2]~6                                                                                                             ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-1]~7                                                                                                             ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_smh:auto_generated|op_1~1                         ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_smh:auto_generated|op_1~0                         ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[0]~8                                                                                                              ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[8]~13      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[8]~12      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[7]~11      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[7]~10      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[6]~9       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[6]~8       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[5]~7       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[5]~6       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[4]~5       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[4]~4       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[3]~3       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[3]~2       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[2]~1       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[4]~9      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[4]~8      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[3]~7      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[3]~6      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[2]~5      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[2]~4      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[1]~3      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[1]~2      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[0]~1      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[0]~0      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[6]~13     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[6]~12     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[5]~11     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[5]~10     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[4]~9      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[4]~8      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[3]~7      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[3]~6      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[2]~5      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[2]~4      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[1]~3      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[1]~2      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[0]~1      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult1|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[0]~0      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[8]~13      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[8]~12      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[7]~11      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[7]~10      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[6]~9       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[6]~8       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[5]~7       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[5]~6       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[4]~5       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[4]~4       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[3]~3       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[3]~2       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add8_result[2]~1       ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[4]~9      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[4]~8      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[3]~7      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[3]~6      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[2]~5      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[2]~4      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[1]~3      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[1]~2      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[0]~1      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add16_result[0]~0      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[6]~13     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[6]~12     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[5]~11     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[5]~10     ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[4]~9      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[4]~8      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[3]~7      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[3]~6      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[2]~5      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[2]~4      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[1]~3      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[1]~2      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[0]~1      ; 1       ;
; neuron_layer_0:Neuron_1_0|lpm_mult:Mult0|mult_v6t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_hah1:auto_generated|mult_bho:mult1|add12_result[0]~0      ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~33                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~31                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~30                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~29                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~28                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~27                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~26                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~25                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~24                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~23                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~22                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~21                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~20                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~19                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~17                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~15                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~13                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[1]                                                                                                                ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[2]                                                                                                                ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[3]                                                                                                                ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[4]                                                                                                                ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[5]                                                                                                                ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~11                                                                                                                          ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~9                                                                                                                           ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~7                                                                                                                           ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~5                                                                                                                           ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~3                                                                                                                           ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~1                                                                                                                           ; 1       ;
; neuron_layer_0:Neuron_1_0|Add0~0                                                                                                                           ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-5]                                                                                                               ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-4]                                                                                                               ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-3]                                                                                                               ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-2]                                                                                                               ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[-1]                                                                                                               ; 1       ;
; neuron_layer_0:Neuron_1_0|currentProduct[0]                                                                                                                ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~15                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~14                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~13                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~12                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~11                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~10                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~9                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~8                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~7                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~6                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~5                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~4                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~3                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~2                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add0~1                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~17                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~15                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~14                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~13                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~12                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~11                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~10                                                                                                                   ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~9                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~8                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~7                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~6                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~5                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~4                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~3                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~2                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|Add1~1                                                                                                                    ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a1                           ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a2                           ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a3                           ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a4                           ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a5                           ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a6                           ; 1       ;
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ram_block1a7                           ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------------------+---------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                           ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                         ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------------------+---------------+----------------------+-----------------+-----------------+---------------+
; TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2304 ; 256                         ; 9                           ; --                          ; --                          ; 2304                ; 1    ; db/NNSync.ram0_TFWrap_Mem_UNIPOLAR_SIGMIOD_7de7c362.hdl.mif ; M9K_X7_Y13_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------------------------------+---------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NNSync|TFWrapper_UNIPOLAR_SIGMIOD:mem_0|TFWrap_Mem_UNIPOLAR_SIGMIOD:sm|altsyncram:ram_rtl_0|altsyncram_l291:auto_generated|ALTSYNCRAM                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000001000) (10) (8) (08)    ;(000000111) (7) (7) (07)   ;(000000111) (7) (7) (07)   ;(000000111) (7) (7) (07)   ;(000000111) (7) (7) (07)   ;(000000110) (6) (6) (06)   ;(000000110) (6) (6) (06)   ;(000000110) (6) (6) (06)   ;
;8;(000000110) (6) (6) (06)    ;(000000101) (5) (5) (05)   ;(000000101) (5) (5) (05)   ;(000000101) (5) (5) (05)   ;(000000101) (5) (5) (05)   ;(000000100) (4) (4) (04)   ;(000000100) (4) (4) (04)   ;(000000100) (4) (4) (04)   ;
;16;(000000100) (4) (4) (04)    ;(000000100) (4) (4) (04)   ;(000000011) (3) (3) (03)   ;(000000011) (3) (3) (03)   ;(000000011) (3) (3) (03)   ;(000000011) (3) (3) (03)   ;(000000011) (3) (3) (03)   ;(000000011) (3) (3) (03)   ;
;24;(000000010) (2) (2) (02)    ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;(000000010) (2) (2) (02)   ;
;32;(000000001) (1) (1) (01)    ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;
;40;(000000001) (1) (1) (01)    ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000001) (1) (1) (01)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;48;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;56;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;64;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;72;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;80;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;88;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;96;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;104;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;112;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;120;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;128;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;136;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;144;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;152;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;160;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;168;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;176;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;184;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;192;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;200;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;208;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;216;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;224;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;232;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;240;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;
;248;(000000000) (0) (0) (00)    ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;(000000000) (0) (0) (00)   ;


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 361 / 42,960 ( < 1 % ) ;
; C16 interconnects                 ; 34 / 1,518 ( 2 % )     ;
; C4 interconnects                  ; 144 / 26,928 ( < 1 % ) ;
; Direct links                      ; 109 / 42,960 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 123 / 14,400 ( < 1 % ) ;
; R24 interconnects                 ; 25 / 1,710 ( 1 % )     ;
; R4 interconnects                  ; 183 / 37,740 ( < 1 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.04) ; Number of LABs  (Total = 25) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 4                            ;
; 11                                          ; 2                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 1                            ;
; 16                                          ; 10                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.24) ; Number of LABs  (Total = 25) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 17                           ;
; 1 Clock enable                     ; 6                            ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Clock enables                    ; 2                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.44) ; Number of LABs  (Total = 25) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 3                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.52) ; Number of LABs  (Total = 25) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 2                            ;
; 2                                               ; 1                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 0                            ;
; 6                                               ; 3                            ;
; 7                                               ; 2                            ;
; 8                                               ; 2                            ;
; 9                                               ; 1                            ;
; 10                                              ; 2                            ;
; 11                                              ; 2                            ;
; 12                                              ; 5                            ;
; 13                                              ; 0                            ;
; 14                                              ; 2                            ;
; 15                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.28) ; Number of LABs  (Total = 25) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 4                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 39        ; 0            ; 0            ; 39        ; 39        ; 0            ; 19           ; 0            ; 0            ; 20           ; 0            ; 19           ; 20           ; 0            ; 0            ; 0            ; 19           ; 0            ; 0            ; 0            ; 0            ; 0            ; 39        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 39           ; 39           ; 39           ; 39           ; 39           ; 0         ; 39           ; 39           ; 0         ; 0         ; 39           ; 20           ; 39           ; 39           ; 19           ; 39           ; 20           ; 19           ; 39           ; 39           ; 39           ; 20           ; 39           ; 39           ; 39           ; 39           ; 39           ; 0         ; 39           ; 39           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; nnOut_0[-4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[-3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[-2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[-1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_0[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[-4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[-3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[-2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[-1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnOut_1[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ready              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[-4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[-3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[-2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[-1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_0[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[-4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[-3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[-2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[-1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nnIn_1[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 1.6               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                       ;
+----------------------------------------+----------------------------------------+-------------------+
; Source Register                        ; Destination Register                   ; Delay Added in ns ;
+----------------------------------------+----------------------------------------+-------------------+
; wmAddr[2]                              ; weightMemory:wm|data[3]                ; 0.646             ;
; wmAddr[0]                              ; weightMemory:wm|data[4]                ; 0.363             ;
; wmAddr[1]                              ; weightMemory:wm|data[8]                ; 0.362             ;
; neuron_layer_0:Neuron_1_0|clockIter[1] ; neuron_layer_0:Neuron_1_0|clockIter[0] ; 0.020             ;
+----------------------------------------+----------------------------------------+-------------------+
Note: This table only shows the top 4 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119004): Automatically selected device EP4CGX15BF14C6 for design NNSync
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30BF14C6 is compatible
    Info (176445): Device EP4CGX22BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 39 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'NNSync.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node holdWM
        Info (176357): Destination node wmClk
Info (176353): Automatically promoted node wmClk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 19 input, 19 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.21 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 2.5 V at J7
Info (144001): Generated suppressed messages file E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/output_files/NNSync.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1372 megabytes
    Info: Processing ended: Sun Aug 09 23:48:53 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Documents/Visual Studio 2013/Projects/NeuralNetwork/NNGen/bin/Debug/Proj/output_files/NNSync.fit.smsg.


