# HACK@DAC 2018

The properties are listed in the table below

| SystemVerilog Assertion   |      Description      | CWE-ID |
|----------|-------------|------|
| {(or1200\_except.wb\_pc == or1200\_sprs.spr\_dat\_ppc) \|\| (rst == 1)} |  Control Flow | 1281  |
| XX |    XX   | XX   |
| YY | YY | ZZ |
