[_gen_fixednorm_009]
fpga_miu = 60.0
occur = 0.00320605047013
asic_miu = 300.0

[_gen_fixednorm_008]
fpga_miu = 55.5555555556
occur = 0.0208873779356
asic_miu = 277.777777778

[_gen_fixednorm_001]
fpga_miu = 24.4444444444
occur = 0.0208873779356
asic_miu = 122.222222222

[_gen_fixednorm_000]
fpga_miu = 20.0
occur = 0.00320605047013
asic_miu = 100.0

[_gen_fixednorm_003]
fpga_miu = 33.3333333333
occur = 0.241442304776
asic_miu = 166.666666667

[_gen_fixednorm_002]
fpga_miu = 28.8888888889
occur = 0.090752159859
asic_miu = 144.444444444

[_gen_fixednorm_005]
fpga_miu = 42.2222222222
occur = 0.39371210696
asic_miu = 211.111111111

[_gen_fixednorm_004]
fpga_miu = 37.7777777778
occur = 0.39371210696
asic_miu = 188.888888889

[_gen_fixednorm_007]
fpga_miu = 51.1111111111
occur = 0.090752159859
asic_miu = 255.555555556

[_gen_fixednorm_006]
fpga_miu = 46.6666666667
occur = 0.241442304776
asic_miu = 233.333333333

