
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.16+63 (git sha1 11e75bc27, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: protocol.sv
Parsing SystemVerilog input from `protocol.sv' to AST representation.
Storing AST representation for module `$abstract\Init'.
Storing AST representation for module `$abstract\Try'.
Storing AST representation for module `$abstract\Try_1'.
Storing AST representation for module `$abstract\Crit'.
Storing AST representation for module `$abstract\Crit_1'.
Storing AST representation for module `$abstract\Exit'.
Storing AST representation for module `$abstract\Exit_1'.
Storing AST representation for module `$abstract\Idle'.
Storing AST representation for module `$abstract\Idle_1'.
Storing AST representation for module `$abstract\system'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\system'.
Generating RTLIL representation for module `\system'.

2.2.1. Analyzing design hierarchy..
Top module:  \system

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Idle_1'.
Generating RTLIL representation for module `\Idle_1'.

2.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\Idle'.
Generating RTLIL representation for module `\Idle'.

2.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\Exit_1'.
Generating RTLIL representation for module `\Exit_1'.

2.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\Exit'.
Generating RTLIL representation for module `\Exit'.

2.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\Crit_1'.
Generating RTLIL representation for module `\Crit_1'.

2.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Crit'.
Generating RTLIL representation for module `\Crit'.

2.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Try_1'.
Generating RTLIL representation for module `\Try_1'.

2.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Try'.
Generating RTLIL representation for module `\Try'.

2.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\Init'.
Generating RTLIL representation for module `\Init'.

2.2.11. Analyzing design hierarchy..
Top module:  \system
Used module:     \Idle_1
Used module:     \Idle
Used module:     \Exit_1
Used module:     \Exit
Used module:     \Crit_1
Used module:     \Crit
Used module:     \Try_1
Used module:     \Try
Used module:     \Init

2.2.12. Analyzing design hierarchy..
Top module:  \system
Used module:     \Idle_1
Used module:     \Idle
Used module:     \Exit_1
Used module:     \Exit
Used module:     \Crit_1
Used module:     \Crit
Used module:     \Try_1
Used module:     \Try
Used module:     \Init
Removing unused module `$abstract\system'.
Removing unused module `$abstract\Idle_1'.
Removing unused module `$abstract\Idle'.
Removing unused module `$abstract\Exit_1'.
Removing unused module `$abstract\Exit'.
Removing unused module `$abstract\Crit_1'.
Removing unused module `$abstract\Crit'.
Removing unused module `$abstract\Try_1'.
Removing unused module `$abstract\Try'.
Removing unused module `$abstract\Init'.
Removed 10 unused modules.
Module system directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 16 switch rules as full_case in process $proc$protocol.sv:434$45 in module system.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 6 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\system.$proc$protocol.sv:0$84'.
  Set init value: $formal$protocol.sv:518$6_EN = 1'0
Found init rule in `\system.$proc$protocol.sv:0$82'.
  Set init value: $formal$protocol.sv:514$5_EN = 1'0
Found init rule in `\system.$proc$protocol.sv:0$80'.
  Set init value: $formal$protocol.sv:510$4_EN = 1'0
Found init rule in `\system.$proc$protocol.sv:0$78'.
  Set init value: $formal$protocol.sv:506$3_EN = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\system.$proc$protocol.sv:0$84'.
Creating decoders for process `\system.$proc$protocol.sv:0$82'.
Creating decoders for process `\system.$proc$protocol.sv:0$80'.
Creating decoders for process `\system.$proc$protocol.sv:0$78'.
Creating decoders for process `\system.$proc$protocol.sv:0$72'.
Creating decoders for process `\system.$proc$protocol.sv:504$46'.
     1/8: $0$formal$protocol.sv:506$3_EN[0:0]$48
     2/8: $0$formal$protocol.sv:506$3_CHECK[0:0]$47
     3/8: $0$formal$protocol.sv:510$4_EN[0:0]$50
     4/8: $0$formal$protocol.sv:510$4_CHECK[0:0]$49
     5/8: $0$formal$protocol.sv:514$5_EN[0:0]$52
     6/8: $0$formal$protocol.sv:514$5_CHECK[0:0]$51
     7/8: $0$formal$protocol.sv:518$6_EN[0:0]$54
     8/8: $0$formal$protocol.sv:518$6_CHECK[0:0]$53
Creating decoders for process `\system.$proc$protocol.sv:434$45'.
     1/4: $0\x_reg[0:0]
     2/4: $0\n_reg_2[1:0]
     3/4: $0\n_reg_1[1:0]
     4/4: $0\n_reg_0[1:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\system.$formal$protocol.sv:500$1_CHECK' from process `\system.$proc$protocol.sv:0$72'.
No latch inferred for signal `\system.$formal$protocol.sv:500$1_EN' from process `\system.$proc$protocol.sv:0$72'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\system.$formal$protocol.sv:506$3_CHECK' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:506$3_EN' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:510$4_CHECK' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$195' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:510$4_EN' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$196' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:514$5_CHECK' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$197' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:514$5_EN' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$198' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:518$6_CHECK' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$199' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:518$6_EN' using process `\system.$proc$protocol.sv:504$46'.
  created $dff cell `$procdff$200' with positive edge clock.
Creating register for signal `\system.\n_reg_0' using process `\system.$proc$protocol.sv:434$45'.
  created $dff cell `$procdff$201' with positive edge clock.
Creating register for signal `\system.\n_reg_1' using process `\system.$proc$protocol.sv:434$45'.
  created $dff cell `$procdff$202' with positive edge clock.
Creating register for signal `\system.\n_reg_2' using process `\system.$proc$protocol.sv:434$45'.
  created $dff cell `$procdff$203' with positive edge clock.
Creating register for signal `\system.\x_reg' using process `\system.$proc$protocol.sv:434$45'.
  created $dff cell `$procdff$204' with positive edge clock.

2.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `system.$proc$protocol.sv:0$84'.
Removing empty process `system.$proc$protocol.sv:0$82'.
Removing empty process `system.$proc$protocol.sv:0$80'.
Removing empty process `system.$proc$protocol.sv:0$78'.
Removing empty process `system.$proc$protocol.sv:0$72'.
Found and cleaned up 4 empty switches in `\system.$proc$protocol.sv:504$46'.
Removing empty process `system.$proc$protocol.sv:504$46'.
Found and cleaned up 16 empty switches in `\system.$proc$protocol.sv:434$45'.
Removing empty process `system.$proc$protocol.sv:434$45'.
Cleaned up 20 empty switches.

2.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module Try.
<suppressed ~1 debug messages>
Optimizing module Try_1.
<suppressed ~1 debug messages>
Optimizing module Crit.
Optimizing module Crit_1.
Optimizing module Exit.
Optimizing module Exit_1.
Optimizing module Idle.
Optimizing module Idle_1.
Optimizing module system.
<suppressed ~12 debug messages>

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module Try.
Optimizing module Try_1.
Optimizing module Crit.
Optimizing module Crit_1.
Optimizing module Exit.
Optimizing module Exit_1.
Optimizing module Idle.
Optimizing module Idle_1.
Optimizing module system.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \Try..
Finding unused cells or wires in module \Try_1..
Finding unused cells or wires in module \Crit..
Finding unused cells or wires in module \Crit_1..
Finding unused cells or wires in module \Exit..
Finding unused cells or wires in module \Exit_1..
Finding unused cells or wires in module \Idle..
Finding unused cells or wires in module \Idle_1..
Finding unused cells or wires in module \system..
Removed 4 unused cells and 114 unused wires.
<suppressed ~14 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module Crit...
Checking module Crit_1...
Checking module Exit...
Checking module Exit_1...
Checking module Idle...
Checking module Idle_1...
Checking module Init...
Checking module Try...
Checking module Try_1...
Checking module system...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Crit.
Optimizing module Crit_1.
Optimizing module Exit.
Optimizing module Exit_1.
Optimizing module Idle.
Optimizing module Idle_1.
Optimizing module Init.
Optimizing module Try.
Optimizing module Try_1.
Optimizing module system.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Crit'.
<suppressed ~6 debug messages>
Finding identical cells in module `\Crit_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\Exit'.
Finding identical cells in module `\Exit_1'.
Finding identical cells in module `\Idle'.
<suppressed ~3 debug messages>
Finding identical cells in module `\Idle_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\Init'.
Finding identical cells in module `\Try'.
Finding identical cells in module `\Try_1'.
Finding identical cells in module `\system'.
<suppressed ~30 debug messages>
Removed a total of 16 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Crit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Crit_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Exit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Exit_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Idle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Idle_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Try..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Try_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Crit.
  Optimizing cells in module \Crit_1.
  Optimizing cells in module \Exit.
  Optimizing cells in module \Exit_1.
  Optimizing cells in module \Idle.
  Optimizing cells in module \Idle_1.
  Optimizing cells in module \Init.
  Optimizing cells in module \Try.
  Optimizing cells in module \Try_1.
  Optimizing cells in module \system.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Crit'.
Finding identical cells in module `\Crit_1'.
Finding identical cells in module `\Exit'.
Finding identical cells in module `\Exit_1'.
Finding identical cells in module `\Idle'.
Finding identical cells in module `\Idle_1'.
Finding identical cells in module `\Init'.
Finding identical cells in module `\Try'.
Finding identical cells in module `\Try_1'.
Finding identical cells in module `\system'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Crit..
Finding unused cells or wires in module \Crit_1..
Finding unused cells or wires in module \Exit..
Finding unused cells or wires in module \Exit_1..
Finding unused cells or wires in module \Idle..
Finding unused cells or wires in module \Idle_1..
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \Try..
Finding unused cells or wires in module \Try_1..
Finding unused cells or wires in module \system..
Removed 0 unused cells and 14 unused wires.
<suppressed ~5 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module Crit.
Optimizing module Crit_1.
Optimizing module Exit.
Optimizing module Exit_1.
Optimizing module Idle.
Optimizing module Idle_1.
Optimizing module Init.
Optimizing module Try.
Optimizing module Try_1.
Optimizing module system.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Crit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Crit_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Exit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Exit_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Idle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Idle_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Try..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Try_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Crit.
  Optimizing cells in module \Crit_1.
  Optimizing cells in module \Exit.
  Optimizing cells in module \Exit_1.
  Optimizing cells in module \Idle.
  Optimizing cells in module \Idle_1.
  Optimizing cells in module \Init.
  Optimizing cells in module \Try.
  Optimizing cells in module \Try_1.
  Optimizing cells in module \system.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Crit'.
Finding identical cells in module `\Crit_1'.
Finding identical cells in module `\Exit'.
Finding identical cells in module `\Exit_1'.
Finding identical cells in module `\Idle'.
Finding identical cells in module `\Idle_1'.
Finding identical cells in module `\Init'.
Finding identical cells in module `\Try'.
Finding identical cells in module `\Try_1'.
Finding identical cells in module `\system'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Crit..
Finding unused cells or wires in module \Crit_1..
Finding unused cells or wires in module \Exit..
Finding unused cells or wires in module \Exit_1..
Finding unused cells or wires in module \Idle..
Finding unused cells or wires in module \Idle_1..
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \Try..
Finding unused cells or wires in module \Try_1..
Finding unused cells or wires in module \system..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module Crit.
Optimizing module Crit_1.
Optimizing module Exit.
Optimizing module Exit_1.
Optimizing module Idle.
Optimizing module Idle_1.
Optimizing module Init.
Optimizing module Try.
Optimizing module Try_1.
Optimizing module system.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell Crit.$eq$protocol.sv:62$112 ($eq).
Removed top 1 bits (of 2) from port B of cell Crit_1.$eq$protocol.sv:80$104 ($eq).
Removed top 3 bits (of 4) from port B of cell system.$eq$protocol.sv:262$12 ($eq).
Removed top 2 bits (of 4) from port B of cell system.$eq$protocol.sv:267$17 ($eq).
Removed top 2 bits (of 4) from port B of cell system.$eq$protocol.sv:272$22 ($eq).
Removed top 1 bits (of 4) from port B of cell system.$eq$protocol.sv:277$27 ($eq).
Removed top 1 bits (of 4) from port B of cell system.$eq$protocol.sv:282$32 ($eq).
Removed top 1 bits (of 4) from port B of cell system.$eq$protocol.sv:283$33 ($eq).
Removed top 1 bits (of 4) from port B of cell system.$eq$protocol.sv:284$34 ($eq).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Crit..
Finding unused cells or wires in module \Crit_1..
Finding unused cells or wires in module \Exit..
Finding unused cells or wires in module \Exit_1..
Finding unused cells or wires in module \Idle..
Finding unused cells or wires in module \Idle_1..
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \Try..
Finding unused cells or wires in module \Try_1..
Finding unused cells or wires in module \system..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Crit.
Optimizing module Crit_1.
Optimizing module Exit.
Optimizing module Exit_1.
Optimizing module Idle.
Optimizing module Idle_1.
Optimizing module Init.
Optimizing module Try.
Optimizing module Try_1.
Optimizing module system.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Crit'.
Finding identical cells in module `\Crit_1'.
Finding identical cells in module `\Exit'.
Finding identical cells in module `\Exit_1'.
Finding identical cells in module `\Idle'.
Finding identical cells in module `\Idle_1'.
Finding identical cells in module `\Init'.
Finding identical cells in module `\Try'.
Finding identical cells in module `\Try_1'.
Finding identical cells in module `\system'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Crit..
Finding unused cells or wires in module \Crit_1..
Finding unused cells or wires in module \Exit..
Finding unused cells or wires in module \Exit_1..
Finding unused cells or wires in module \Idle..
Finding unused cells or wires in module \Idle_1..
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \Try..
Finding unused cells or wires in module \Try_1..
Finding unused cells or wires in module \system..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== Crit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            1
     $eq                             1
     $mux                            4

=== Crit_1 ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          11
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $and                            1
     $eq                             1
     $mux                            4

=== Exit ===

   Number of wires:                 11
   Number of wire bits:             18
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $eq                             1
     $mux                            2

=== Exit_1 ===

   Number of wires:                 11
   Number of wire bits:             18
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $eq                             1
     $mux                            2

=== Idle ===

   Number of wires:                 12
   Number of wire bits:             19
   Number of public wires:          11
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             1
     $mux                            3
     $or                             1

=== Idle_1 ===

   Number of wires:                 12
   Number of wire bits:             19
   Number of public wires:          11
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             1
     $mux                            3
     $or                             1

=== Init ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           9
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            2
     $or                             1

=== Try ===

   Number of wires:                 11
   Number of wire bits:             18
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $logic_not                      1
     $mux                            2

=== Try_1 ===

   Number of wires:                 11
   Number of wire bits:             18
   Number of public wires:          10
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $logic_not                      1
     $mux                            2

=== system ===

   Number of wires:                156
   Number of wire bits:            246
   Number of public wires:         121
   Number of public wire bits:     199
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $assert                         4
     $assume                         1
     $dff                            9
     $eq                            10
     $initstate                      1
     $logic_and                      1
     $logic_not                      1
     $mux                           40
     $ne                             2
     $not                            2
     $or                             2
     Crit                            1
     Crit_1                          1
     Exit                            1
     Exit_1                          1
     Idle                            1
     Idle_1                          1
     Init                            1
     Try                             1
     Try_1                           1

=== design hierarchy ===

   system                            1
     Crit                            1
     Crit_1                          1
     Exit                            1
     Exit_1                          1
     Idle                            1
     Idle_1                          1
     Init                            1
     Try                             1
     Try_1                           1

   Number of wires:                259
   Number of wire bits:            411
   Number of public wires:         214
   Number of public wire bits:     354
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     $and                            2
     $assert                         4
     $assume                         1
     $dff                            9
     $eq                            16
     $initstate                      1
     $logic_and                      1
     $logic_not                      3
     $mux                           64
     $ne                             2
     $not                            2
     $or                             5

2.13. Executing CHECK pass (checking for obvious problems).
Checking module Crit...
Checking module Crit_1...
Checking module Exit...
Checking module Exit_1...
Checking module Idle...
Checking module Idle_1...
Checking module Init...
Checking module Try...
Checking module Try_1...
Checking module system...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \system
Used module:     \Init
Used module:     \Try
Used module:     \Try_1
Used module:     \Crit
Used module:     \Crit_1
Used module:     \Exit
Used module:     \Exit_1
Used module:     \Idle
Used module:     \Idle_1

3.2. Analyzing design hierarchy..
Top module:  \system
Used module:     \Init
Used module:     \Try
Used module:     \Try_1
Used module:     \Crit
Used module:     \Crit_1
Used module:     \Exit
Used module:     \Exit_1
Used module:     \Idle
Used module:     \Idle_1
Removed 0 unused modules.
Module system directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 8e9526ffb1, CPU: user 0.07s system 0.01s, MEM: 13.34 MB peak
Yosys 0.16+63 (git sha1 11e75bc27, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 21% 4x opt_merge (0 sec), 19% 6x opt_expr (0 sec), ...
