#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr 26 01:27:55 2024
# Process ID: 14340
# Current directory: C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14948 C:\Users\nimes\Desktop\LabNano\Lab\nanoProcessor\fProcessor\project_2.xpr
# Log file: C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/vivado.log
# Journal file: C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Microprocessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1045.613 ; gain = 65.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:16]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Slow_Clk.vhd:4' bound to instance 'Slow_Clock' of component 'Slow_Clk' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Slow_Clk.vhd:14]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Slow_Clk.vhd:20]
WARNING: [Synth 8-614] signal 'clkStatus' is read in the process but is not in the sensitivity list [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Slow_Clk.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Slow_Clk.vhd:14]
INFO: [Synth 8-3491] module 'Inst_Decoder' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Inst_Decoder.vhd:4' bound to instance 'Instruction_Decoder' of component 'Inst_Decoder' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Inst_Decoder' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Inst_Decoder.vhd:21]
INFO: [Synth 8-3491] module 'Inst_Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Inst_Reg.vhd:4' bound to instance 'instReg13' of component 'Inst_Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Inst_Decoder.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Inst_Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Inst_Reg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Inst_Reg' (2#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Inst_Reg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Inst_Decoder' (3#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Inst_Decoder.vhd:21]
INFO: [Synth 8-3491] module 'Program_Rom' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Program_Rom.vhd:5' bound to instance 'Prog_Rom' of component 'Program_Rom' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Program_Rom' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Program_Rom.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_Rom' (4#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Program_Rom.vhd:12]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/PC.vhd:4' bound to instance 'Prog_Counter' of component 'PC' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:168]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/PC.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/PC.vhd:13]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:4' bound to instance 'Register_Bank' of component 'Reg_Bank' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'decoder' of component 'Decoder_3_to_8' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_3_to_8.vhd:12]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_2_to_4.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (6#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_2_to_4.vhd:12]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_3_to_8.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (7#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Decoder_3_to_8.vhd:12]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_0' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Reg' (8#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:14]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_1' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_2' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:70]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_3' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:78]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_4' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:86]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_5' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_6' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg.vhd:4' bound to instance 'reg_7' of component 'Reg' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (9#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Reg_Bank.vhd:21]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/ALU.vhd:4' bound to instance 'Add_Sub_Unit_4_bit' of component 'ALU' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:192]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'RCA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/RCA.vhd:4' bound to instance 'RCA_4' of component 'RCA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/ALU.vhd:36]
INFO: [Synth 8-638] synthesizing module 'RCA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/RCA.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/RCA.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:14]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA_0' of component 'HA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:27]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/HA.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'HA' (10#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/HA.vhd:13]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA_1' of component 'HA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FA' (11#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/RCA.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/RCA.vhd:49]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_3' of component 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/RCA.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'RCA' (12#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/RCA.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Adder_3_bit.vhd:4' bound to instance 'Adder_3bit' of component 'Adder_3_bit' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Adder_3_bit.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Adder_3_bit.vhd:27]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Adder_3_bit.vhd:37]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Adder_3_bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (14#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Adder_3_bit.vhd:12]
INFO: [Synth 8-3491] module 'Mux_2_3' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_3.vhd:5' bound to instance 'Mux_2_3_0' of component 'Mux_2_3' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Mux_2_3' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_3.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_3.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_3' (15#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_3.vhd:12]
INFO: [Synth 8-3491] module 'Mux_2_4' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_4.vhd:4' bound to instance 'Mux_2_4_0' of component 'Mux_2_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Mux_2_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_4.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_4.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_4' (16#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_2_4.vhd:11]
INFO: [Synth 8-3491] module 'Mux_8_4' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_8_4.vhd:5' bound to instance 'Mux_8_4_A' of component 'Mux_8_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'Mux_8_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_8_4.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_8_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_4' (17#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_8_4.vhd:18]
INFO: [Synth 8-3491] module 'Mux_8_4' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Mux_8_4.vhd:5' bound to instance 'Mux_8_4_B' of component 'Mux_8_4' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:241]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/LUT_16_7.vhd:4' bound to instance 'Seg_7_LUT' of component 'LUT_16_7' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:255]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/LUT_16_7.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (18#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/LUT_16_7.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (19#1) [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/fProcessor/project_2.srcs/sources_1/new/Microprocessor.vhd:16]
WARNING: [Synth 8-3917] design Microprocessor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Microprocessor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Microprocessor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Microprocessor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.555 ; gain = 110.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.555 ; gain = 110.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1090.555 ; gain = 110.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/nimes/Desktop/LabNano/Lab/nanoProcessor/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1453.051 ; gain = 472.785
80 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1453.051 ; gain = 472.785
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1878.094 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1878.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1973.359 ; gain = 515.867
