

================================================================
== Vivado HLS Report for 'sin_taylor_series'
================================================================
* Date:           Wed Jun 14 15:32:26 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        hls_sin_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+----------+
    |   Latency  |  Interval  | Pipeline |
    | min |  max | min |  max |   Type   |
    +-----+------+-----+------+----------+
    |  201|  1156|  197|  1152| dataflow |
    +-----+------+-----+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+------+-----+------+---------+
        |                         |                      |   Latency  |  Interval  | Pipeline|
        |         Instance        |        Module        | min |  max | min |  max |   Type  |
        +-------------------------+----------------------+-----+------+-----+------+---------+
        |Loop_sum_loop_proc_U0    |Loop_sum_loop_proc    |  196|  1151|  196|  1151|   none  |
        |Block_sin_taylor_ser_U0  |Block_sin_taylor_ser  |    4|     4|    4|     4|   none  |
        |p_source_files_sr_U0     |p_source_files_sr     |    0|     0|    0|     0|   none  |
        +-------------------------+----------------------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     14|
|FIFO             |        0|      -|       0|      2|
|Instance         |        -|     53|   10795|  15119|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     53|   10797|  15153|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     24|      10|     28|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+-------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Block_sin_taylor_ser_U0  |Block_sin_taylor_ser  |        0|      3|    515|   1202|
    |Loop_sum_loop_proc_U0    |Loop_sum_loop_proc    |        0|     50|  10214|  13897|
    |p_source_files_sr_U0     |p_source_files_sr     |        0|      0|     66|     20|
    +-------------------------+----------------------+---------+-------+-------+-------+
    |Total                    |                      |        0|     53|  10795|  15119|
    +-------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |sum_negative_0_loc_l_U  |        0|  0|   1|     2|   64|      128|
    |sum_positive_0_loc_l_U  |        0|  0|   1|     2|   64|      128|
    |tmp_loc_channel_U       |        0|  0|   0|     2|   64|      128|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  0|   2|     6|  192|      384|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_sin_taylor_ser_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |Loop_sum_loop_proc_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_sum_negative_0_loc_l        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_sum_positive_0_loc_l        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_sum_negative_0_loc_l  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_sum_positive_0_loc_l  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  14|           7|           7|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_sum_negative_0_loc_l  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sum_positive_0_loc_l  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  18|          4|    2|          4|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_sum_negative_0_loc_l  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sum_positive_0_loc_l  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  2|   0|    2|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|x          |  in |   64|   ap_none  |         x         |    scalar    |
|ap_clk     |  in |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_return  | out |   64| ap_ctrl_hs | sin_taylor_series | return value |
|ap_done    | out |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sin_taylor_series | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sin_taylor_series | return value |
+-----------+-----+-----+------------+-------------------+--------------+

