
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \counter
Parameter \BITS = 32

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\counter\BITS=32'.

4.3. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32

4.4. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32
Removing unused module `\counter'.
Removed 1 unused modules.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32

5.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\counter\BITS=32
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112 in module $paramod\counter\BITS=32.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
     1/1: $0\count[31:31]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
     1/1: $0\count[30:30]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
     1/1: $0\count[29:29]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
     1/1: $0\count[28:28]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
     1/1: $0\count[27:27]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
     1/1: $0\count[26:26]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
     1/1: $0\count[25:25]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
     1/1: $0\count[24:24]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
     1/1: $0\count[23:23]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
     1/1: $0\count[22:22]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
     1/1: $0\count[21:21]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
     1/1: $0\count[20:20]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
     1/1: $0\count[19:19]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
     1/1: $0\count[18:18]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
     1/1: $0\count[17:17]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
     1/1: $0\count[16:16]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
     1/1: $0\count[15:15]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
     1/1: $0\count[14:14]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
     1/1: $0\count[13:13]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
     1/1: $0\count[12:12]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
     1/1: $0\count[11:11]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
     1/1: $0\count[10:10]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
     1/1: $0\count[9:9]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
     1/1: $0\count[8:8]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
     1/1: $0\count[7:7]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
     1/1: $0\count[6:6]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
     1/1: $0\count[5:5]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
     1/1: $0\count[4:4]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
     1/1: $0\count[3:3]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
     1/1: $0\count[2:2]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
     1/1: $0\count[1:1]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
     1/1: $0\count[0:0]
Creating decoders for process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
     1/6: $0\count[31:0] [31:24]
     2/6: $0\count[31:0] [23:16]
     3/6: $0\count[31:0] [15:8]
     4/6: $0\count[31:0] [7:0]
     5/6: $0\ready[0:0]
     6/6: $0\rdata[31:0]

5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\counter\BITS=32.\count [31]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
  created $dff cell `$procdff$260' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [30]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
  created $dff cell `$procdff$261' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [29]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
  created $dff cell `$procdff$262' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [28]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
  created $dff cell `$procdff$263' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [27]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
  created $dff cell `$procdff$264' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [26]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
  created $dff cell `$procdff$265' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [25]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
  created $dff cell `$procdff$266' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [24]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
  created $dff cell `$procdff$267' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [23]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
  created $dff cell `$procdff$268' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [22]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
  created $dff cell `$procdff$269' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [21]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
  created $dff cell `$procdff$270' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [20]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
  created $dff cell `$procdff$271' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [19]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
  created $dff cell `$procdff$272' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [18]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
  created $dff cell `$procdff$273' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [17]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
  created $dff cell `$procdff$274' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [16]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
  created $dff cell `$procdff$275' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [15]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
  created $dff cell `$procdff$276' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [14]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
  created $dff cell `$procdff$277' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [13]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
  created $dff cell `$procdff$278' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [12]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
  created $dff cell `$procdff$279' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [11]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
  created $dff cell `$procdff$280' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [10]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
  created $dff cell `$procdff$281' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [9]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
  created $dff cell `$procdff$282' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [8]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
  created $dff cell `$procdff$283' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [7]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
  created $dff cell `$procdff$284' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [6]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
  created $dff cell `$procdff$285' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [5]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
  created $dff cell `$procdff$286' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [4]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
  created $dff cell `$procdff$287' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [3]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
  created $dff cell `$procdff$288' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [2]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
  created $dff cell `$procdff$289' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [1]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
  created $dff cell `$procdff$290' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count [0]' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
  created $dff cell `$procdff$291' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\rdata' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
  created $dff cell `$procdff$292' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\count' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
  created $dff cell `$procdff$293' with positive edge clock.
Creating register for signal `$paramod\counter\BITS=32.\ready' using process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
  created $dff cell `$procdff$294' with positive edge clock.

5.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$149'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$148'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$147'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$146'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$145'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$144'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$143'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$142'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$141'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$140'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$139'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$138'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$137'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$136'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$135'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$134'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$133'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$132'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$131'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$130'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$129'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$128'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$127'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$126'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$125'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$124'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$123'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$122'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$121'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$120'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$119'.
Found and cleaned up 1 empty switch in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:150$118'.
Found and cleaned up 7 empty switches in `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
Removing empty process `$paramod\counter\BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:127$112'.
Cleaned up 39 empty switches.

5.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\counter\BITS=32.
<suppressed ~1 debug messages>

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~6 debug messages>

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 3 unused cells and 98 unused wires.
<suppressed ~4 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: multiple conflicting drivers for user_proj_example.\counter.count [0]:
    port Q[0] of cell $flatten\counter.$procdff$291 ($dff)
    port Q[0] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [1]:
    port Q[0] of cell $flatten\counter.$procdff$290 ($dff)
    port Q[1] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [2]:
    port Q[0] of cell $flatten\counter.$procdff$289 ($dff)
    port Q[2] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [3]:
    port Q[0] of cell $flatten\counter.$procdff$288 ($dff)
    port Q[3] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [4]:
    port Q[0] of cell $flatten\counter.$procdff$287 ($dff)
    port Q[4] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [5]:
    port Q[0] of cell $flatten\counter.$procdff$286 ($dff)
    port Q[5] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [6]:
    port Q[0] of cell $flatten\counter.$procdff$285 ($dff)
    port Q[6] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [7]:
    port Q[0] of cell $flatten\counter.$procdff$284 ($dff)
    port Q[7] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [8]:
    port Q[0] of cell $flatten\counter.$procdff$283 ($dff)
    port Q[8] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [9]:
    port Q[0] of cell $flatten\counter.$procdff$282 ($dff)
    port Q[9] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [10]:
    port Q[0] of cell $flatten\counter.$procdff$281 ($dff)
    port Q[10] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [11]:
    port Q[0] of cell $flatten\counter.$procdff$280 ($dff)
    port Q[11] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [12]:
    port Q[0] of cell $flatten\counter.$procdff$279 ($dff)
    port Q[12] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [13]:
    port Q[0] of cell $flatten\counter.$procdff$278 ($dff)
    port Q[13] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [14]:
    port Q[0] of cell $flatten\counter.$procdff$277 ($dff)
    port Q[14] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [15]:
    port Q[0] of cell $flatten\counter.$procdff$276 ($dff)
    port Q[15] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [16]:
    port Q[0] of cell $flatten\counter.$procdff$275 ($dff)
    port Q[16] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [17]:
    port Q[0] of cell $flatten\counter.$procdff$274 ($dff)
    port Q[17] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [18]:
    port Q[0] of cell $flatten\counter.$procdff$273 ($dff)
    port Q[18] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [19]:
    port Q[0] of cell $flatten\counter.$procdff$272 ($dff)
    port Q[19] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [20]:
    port Q[0] of cell $flatten\counter.$procdff$271 ($dff)
    port Q[20] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [21]:
    port Q[0] of cell $flatten\counter.$procdff$270 ($dff)
    port Q[21] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [22]:
    port Q[0] of cell $flatten\counter.$procdff$269 ($dff)
    port Q[22] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [23]:
    port Q[0] of cell $flatten\counter.$procdff$268 ($dff)
    port Q[23] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [24]:
    port Q[0] of cell $flatten\counter.$procdff$267 ($dff)
    port Q[24] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [25]:
    port Q[0] of cell $flatten\counter.$procdff$266 ($dff)
    port Q[25] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [26]:
    port Q[0] of cell $flatten\counter.$procdff$265 ($dff)
    port Q[26] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [27]:
    port Q[0] of cell $flatten\counter.$procdff$264 ($dff)
    port Q[27] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [28]:
    port Q[0] of cell $flatten\counter.$procdff$263 ($dff)
    port Q[28] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [29]:
    port Q[0] of cell $flatten\counter.$procdff$262 ($dff)
    port Q[29] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [30]:
    port Q[0] of cell $flatten\counter.$procdff$261 ($dff)
    port Q[30] of cell $flatten\counter.$procdff$293 ($dff)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [31]:
    port Q[0] of cell $flatten\counter.$procdff$260 ($dff)
    port Q[31] of cell $flatten\counter.$procdff$293 ($dff)
found and reported 32 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.7.9. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\counter.$procdff$294 ($dff) from module user_proj_example (D = $flatten\counter.$procmux$250_Y, Q = \counter.ready, rval = 1'0).
Adding SRST signal on $flatten\counter.$procdff$293 ($dff) from module user_proj_example (D = { $flatten\counter.$procmux$218_Y $flatten\counter.$procmux$227_Y $flatten\counter.$procmux$236_Y $flatten\counter.$procmux$245_Y }, Q = \counter.count, rval = 0).
Adding EN signal on $flatten\counter.$procdff$292 ($dff) from module user_proj_example (D = \counter.count, Q = \counter.rdata).
Adding EN signal on $flatten\counter.$procdff$291 ($dff) from module user_proj_example (D = \la_data_in [32], Q = \counter.count [0]).
Adding EN signal on $flatten\counter.$procdff$290 ($dff) from module user_proj_example (D = \la_data_in [33], Q = \counter.count [1]).
Adding EN signal on $flatten\counter.$procdff$289 ($dff) from module user_proj_example (D = \la_data_in [34], Q = \counter.count [2]).
Adding EN signal on $flatten\counter.$procdff$288 ($dff) from module user_proj_example (D = \la_data_in [35], Q = \counter.count [3]).
Adding EN signal on $flatten\counter.$procdff$287 ($dff) from module user_proj_example (D = \la_data_in [36], Q = \counter.count [4]).
Adding EN signal on $flatten\counter.$procdff$286 ($dff) from module user_proj_example (D = \la_data_in [37], Q = \counter.count [5]).
Adding EN signal on $flatten\counter.$procdff$285 ($dff) from module user_proj_example (D = \la_data_in [38], Q = \counter.count [6]).
Adding EN signal on $flatten\counter.$procdff$284 ($dff) from module user_proj_example (D = \la_data_in [39], Q = \counter.count [7]).
Adding EN signal on $flatten\counter.$procdff$283 ($dff) from module user_proj_example (D = \la_data_in [40], Q = \counter.count [8]).
Adding EN signal on $flatten\counter.$procdff$282 ($dff) from module user_proj_example (D = \la_data_in [41], Q = \counter.count [9]).
Adding EN signal on $flatten\counter.$procdff$281 ($dff) from module user_proj_example (D = \la_data_in [42], Q = \counter.count [10]).
Adding EN signal on $flatten\counter.$procdff$280 ($dff) from module user_proj_example (D = \la_data_in [43], Q = \counter.count [11]).
Adding EN signal on $flatten\counter.$procdff$279 ($dff) from module user_proj_example (D = \la_data_in [44], Q = \counter.count [12]).
Adding EN signal on $flatten\counter.$procdff$278 ($dff) from module user_proj_example (D = \la_data_in [45], Q = \counter.count [13]).
Adding EN signal on $flatten\counter.$procdff$277 ($dff) from module user_proj_example (D = \la_data_in [46], Q = \counter.count [14]).
Adding EN signal on $flatten\counter.$procdff$276 ($dff) from module user_proj_example (D = \la_data_in [47], Q = \counter.count [15]).
Adding EN signal on $flatten\counter.$procdff$275 ($dff) from module user_proj_example (D = \la_data_in [48], Q = \counter.count [16]).
Adding EN signal on $flatten\counter.$procdff$274 ($dff) from module user_proj_example (D = \la_data_in [49], Q = \counter.count [17]).
Adding EN signal on $flatten\counter.$procdff$273 ($dff) from module user_proj_example (D = \la_data_in [50], Q = \counter.count [18]).
Adding EN signal on $flatten\counter.$procdff$272 ($dff) from module user_proj_example (D = \la_data_in [51], Q = \counter.count [19]).
Adding EN signal on $flatten\counter.$procdff$271 ($dff) from module user_proj_example (D = \la_data_in [52], Q = \counter.count [20]).
Adding EN signal on $flatten\counter.$procdff$270 ($dff) from module user_proj_example (D = \la_data_in [53], Q = \counter.count [21]).
Adding EN signal on $flatten\counter.$procdff$269 ($dff) from module user_proj_example (D = \la_data_in [54], Q = \counter.count [22]).
Adding EN signal on $flatten\counter.$procdff$268 ($dff) from module user_proj_example (D = \la_data_in [55], Q = \counter.count [23]).
Adding EN signal on $flatten\counter.$procdff$267 ($dff) from module user_proj_example (D = \la_data_in [56], Q = \counter.count [24]).
Adding EN signal on $flatten\counter.$procdff$266 ($dff) from module user_proj_example (D = \la_data_in [57], Q = \counter.count [25]).
Adding EN signal on $flatten\counter.$procdff$265 ($dff) from module user_proj_example (D = \la_data_in [58], Q = \counter.count [26]).
Adding EN signal on $flatten\counter.$procdff$264 ($dff) from module user_proj_example (D = \la_data_in [59], Q = \counter.count [27]).
Adding EN signal on $flatten\counter.$procdff$263 ($dff) from module user_proj_example (D = \la_data_in [60], Q = \counter.count [28]).
Adding EN signal on $flatten\counter.$procdff$262 ($dff) from module user_proj_example (D = \la_data_in [61], Q = \counter.count [29]).
Adding EN signal on $flatten\counter.$procdff$261 ($dff) from module user_proj_example (D = \la_data_in [62], Q = \counter.count [30]).
Adding EN signal on $flatten\counter.$procdff$260 ($dff) from module user_proj_example (D = \la_data_in [63], Q = \counter.count [31]).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 39 unused cells and 36 unused wires.
<suppressed ~40 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.9.16. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115 ($add).

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115 ($add).
  creating $alu model for $macc $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115.
  creating $alu cell for $flatten\counter.$add$/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:134$115: $auto$alumacc.cc:485:replace_alu$334
  created 1 $alu and 0 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.15.9. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

5.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~4 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

5.20.10. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~419 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~183 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 36 unused cells and 116 unused wires.
<suppressed ~37 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 287 gates and 397 wires to a netlist network with 110 inputs and 68 outputs.

5.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:       97
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:       33
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:       51
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       15
ABC RESULTS:               XOR cells:       17
ABC RESULTS:        internal signals:      219
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       68
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~32 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1 unused cells and 197 unused wires.
<suppressed ~6 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

5.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

5.26. Printing statistics.

=== user_proj_example ===

   Number of wires:                247
   Number of wire bits:           1114
   Number of public wires:          30
   Number of public wire bits:     897
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     $_ANDNOT_                      16
     $_AND_                          6
     $_DFFE_PP_                     64
     $_MUX_                         97
     $_NAND_                        15
     $_NOR_                         33
     $_ORNOT_                        1
     $_OR_                          51
     $_SDFF_PP0_                    33
     $_XNOR_                        15
     $_XOR_                         17

5.27. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: multiple conflicting drivers for user_proj_example.\counter.count [31]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$586 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$553 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [30]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$585 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$552 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [29]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$584 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$551 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [28]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$583 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$550 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [27]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$582 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$549 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [26]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$581 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$548 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [25]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$580 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$547 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [24]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$579 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$546 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [23]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$578 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$545 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [22]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$577 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$544 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [21]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$576 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$543 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [20]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$575 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$542 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [19]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$574 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$541 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [18]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$573 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$540 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [17]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$572 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$539 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [16]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$571 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$538 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [15]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$570 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$537 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [14]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$569 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$536 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [13]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$568 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$535 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [12]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$567 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$534 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [11]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$566 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$533 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [10]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$565 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$532 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [9]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$564 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$531 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [8]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$563 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$530 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [7]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$562 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$529 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [6]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$561 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$528 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [5]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$560 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$527 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [4]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$559 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$526 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [3]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$558 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$525 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [2]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$557 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$524 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [1]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$556 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$523 ($_SDFF_PP0_)
Warning: multiple conflicting drivers for user_proj_example.\counter.count [0]:
    port Q[0] of cell $auto$simplemap.cc:442:simplemap_dffe$555 ($_DFFE_PP_)
    port Q[0] of cell $auto$simplemap.cc:527:simplemap_adff_sdff$522 ($_SDFF_PP0_)
found and reported 32 problems.

6. Executing SHARE pass (SAT-based resource sharing).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9. Finished OPT passes. (There is nothing left to do.)

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 11 unused wires.
<suppressed ~11 debug messages>

9. Printing statistics.

=== user_proj_example ===

   Number of wires:                236
   Number of wire bits:            855
   Number of public wires:          19
   Number of public wire bits:     638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     $_ANDNOT_                      16
     $_AND_                          6
     $_DFFE_PP_                     64
     $_MUX_                         97
     $_NAND_                        15
     $_NOR_                         33
     $_ORNOT_                        1
     $_OR_                          51
     $_SDFF_PP0_                    33
     $_XNOR_                        15
     $_XOR_                         17

10. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

10.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 97 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_4 cells.

11. Printing statistics.

=== user_proj_example ===

   Number of wires:                333
   Number of wire bits:            952
   Number of public wires:          19
   Number of public wire bits:     638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                445
     $_ANDNOT_                      16
     $_AND_                          6
     $_MUX_                        194
     $_NAND_                        15
     $_NOR_                         33
     $_ORNOT_                        1
     $_OR_                          51
     $_XNOR_                        15
     $_XOR_                         17
     sky130_fd_sc_hd__dfxtp_4       97

12. Executing ABC pass (technology mapping using ABC).

12.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-wiPIZ2/input.blif'..
Extracted 348 gates and 523 wires to a netlist network with 174 inputs and 99 outputs.

12.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-wiPIZ2/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-wiPIZ2/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-wiPIZ2/input.blif 
ABC: + read_lib -w /project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib" has 61 cells (8 skipped: 8 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.03 sec
ABC: Memory =    2.51 MB. Time =     0.03 sec
ABC: + read_constr -v /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: + upsize -D 10000 
ABC: Current delay (4025.59 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    524 ( 18.1 %)   Cap =  8.7 ff (  1.3 %)   Area =     3782.38 ( 90.6 %)   Delay =  4625.45 ps  (  7.1 %)               
ABC: Path  0 --      98 : 0    1 pi                       A =   0.00  Df =   6.1   -4.2 ps  S =  17.8 ps  Cin =  0.0 ff  Cout =   4.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     281 : 2    3 sky130_fd_sc_hd__nand2_2 A =   6.26  Df = 108.5  -19.5 ps  S = 128.9 ps  Cin =  4.4 ff  Cout =  21.9 ff  Cmax = 295.7 ff  G =  472  
ABC: Path  2 --     331 : 1    4 sky130_fd_sc_hd__inv_8   A =  11.26  Df = 149.4   -7.0 ps  S =  33.3 ps  Cin = 17.7 ff  Cout =   8.8 ff  Cmax =1035.5 ff  G =   47  
ABC: Path  3 --     338 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 331.0  -57.6 ps  S = 197.2 ps  Cin =  2.1 ff  Cout =  16.1 ff  Cmax = 130.0 ff  G =  722  
ABC: Path  4 --     349 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 609.9 -151.6 ps  S = 284.9 ps  Cin =  2.1 ff  Cout =  23.7 ff  Cmax = 130.0 ff  G = 1055  
ABC: Path  5 --     350 : 2    3 sky130_fd_sc_hd__nor2_2  A =   6.26  Df = 682.2  -87.2 ps  S = 113.5 ps  Cin =  4.4 ff  Cout =   7.7 ff  Cmax = 141.9 ff  G =  165  
ABC: Path  6 --     353 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1273.1 -556.5 ps  S =  90.9 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path  7 --     359 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df =1871.3-1066.7 ps  S =  91.0 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =   99  
ABC: Path  8 --     381 : 2    2 sky130_fd_sc_hd__or2_2   A =   6.26  Df =2177.6-1281.5 ps  S =  56.7 ps  Cin =  1.5 ff  Cout =   3.6 ff  Cmax = 299.4 ff  G =  237  
ABC: Path  9 --     382 : 4    4 sky130_fd_sc_hd__or4_2   A =   8.76  Df =2787.7-1748.5 ps  S = 148.3 ps  Cin =  1.5 ff  Cout =  16.1 ff  Cmax = 310.4 ff  G = 1022  
ABC: Path 10 --     383 : 4    3 sky130_fd_sc_hd__or4_2   A =   8.76  Df =3420.6-2220.9 ps  S = 144.9 ps  Cin =  1.5 ff  Cout =  14.7 ff  Cmax = 310.4 ff  G =  932  
ABC: Path 11 --     384 : 3    2 sky130_fd_sc_hd__or3_2   A =   7.51  Df =3873.3-2548.7 ps  S =  88.1 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 310.4 ff  G =  383  
ABC: Path 12 --     386 : 2    3 sky130_fd_sc_hd__or2_2   A =   6.26  Df =4176.5-2738.7 ps  S =  68.0 ps  Cin =  1.5 ff  Cout =   7.8 ff  Cmax = 299.4 ff  G =  508  
ABC: Path 13 --     794 : 2    1 sky130_fd_sc_hd__and2_2  A =   7.51  Df =4374.9-2797.8 ps  S =  46.6 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 303.0 ff  G =  299  
ABC: Path 14 --     796 : 3    1 sky130_fd_sc_hd__nor3_2  A =  10.01  Df =4533.6 -221.4 ps  S = 144.2 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax =  92.5 ff  G =   99  
ABC: Path 15 --     797 : 3    1 sky130_fd_sc_hd__nor3_2  A =  10.01  Df =4625.4  -55.9 ps  S = 339.0 ps  Cin =  4.4 ff  Cout =  17.6 ff  Cmax =  92.5 ff  G =  403  
ABC: Start-point = pi97 (\wbs_cyc_i).  End-point = po98 ($auto$rtlil.cc:2290:MuxGate$1713).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  174/   99  lat =    0  nd =   524  edge =   1038  area =3783.68  delay =17.00  lev = 17
ABC: + write_blif /tmp/yosys-abc-wiPIZ2/output.blif 

12.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__inv_8 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      135
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      110
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__o22a_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       15
ABC RESULTS:        internal signals:      250
ABC RESULTS:           input signals:      174
ABC RESULTS:          output signals:       99
Removing temp directory.

13. Executing SETUNDEF pass (replace undef values with defined constants).

14. Executing HILOMAP pass (mapping to constant drivers).

15. Executing SPLITNETS pass (splitting up multi-bit signals).

16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 626 unused wires.
<suppressed ~34 debug messages>

17. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$2445: \io_oeb [36] -> \io_oeb [0]
Added user_proj_example.$auto$insbuf.cc:79:execute$2446: \io_oeb [36] -> \io_oeb [1]
Added user_proj_example.$auto$insbuf.cc:79:execute$2447: \io_oeb [36] -> \io_oeb [2]
Added user_proj_example.$auto$insbuf.cc:79:execute$2448: \io_oeb [36] -> \io_oeb [3]
Added user_proj_example.$auto$insbuf.cc:79:execute$2449: \io_oeb [36] -> \io_oeb [4]
Added user_proj_example.$auto$insbuf.cc:79:execute$2450: \io_oeb [36] -> \io_oeb [5]
Added user_proj_example.$auto$insbuf.cc:79:execute$2451: \io_oeb [36] -> \io_oeb [6]
Added user_proj_example.$auto$insbuf.cc:79:execute$2452: \io_oeb [36] -> \io_oeb [7]
Added user_proj_example.$auto$insbuf.cc:79:execute$2453: \io_oeb [36] -> \io_oeb [8]
Added user_proj_example.$auto$insbuf.cc:79:execute$2454: \io_oeb [36] -> \io_oeb [9]
Added user_proj_example.$auto$insbuf.cc:79:execute$2455: \io_oeb [36] -> \io_oeb [10]
Added user_proj_example.$auto$insbuf.cc:79:execute$2456: \io_oeb [36] -> \io_oeb [11]
Added user_proj_example.$auto$insbuf.cc:79:execute$2457: \io_oeb [36] -> \io_oeb [12]
Added user_proj_example.$auto$insbuf.cc:79:execute$2458: \io_oeb [36] -> \io_oeb [13]
Added user_proj_example.$auto$insbuf.cc:79:execute$2459: \io_oeb [36] -> \io_oeb [14]
Added user_proj_example.$auto$insbuf.cc:79:execute$2460: \io_oeb [36] -> \io_oeb [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$2461: \io_oeb [36] -> \io_oeb [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$2462: \io_oeb [36] -> \io_oeb [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$2463: \io_oeb [36] -> \io_oeb [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$2464: \io_oeb [36] -> \io_oeb [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$2465: \io_oeb [36] -> \io_oeb [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$2466: \io_oeb [36] -> \io_oeb [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$2467: \io_oeb [36] -> \io_oeb [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$2468: \io_oeb [36] -> \io_oeb [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$2469: \io_oeb [36] -> \io_oeb [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$2470: \io_oeb [36] -> \io_oeb [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$2471: \io_oeb [36] -> \io_oeb [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$2472: \io_oeb [36] -> \io_oeb [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$2473: \io_oeb [36] -> \io_oeb [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$2474: \io_oeb [36] -> \io_oeb [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$2475: \io_oeb [36] -> \io_oeb [30]
Added user_proj_example.$auto$insbuf.cc:79:execute$2476: \io_oeb [36] -> \io_oeb [31]
Added user_proj_example.$auto$insbuf.cc:79:execute$2477: \io_oeb [36] -> \io_oeb [32]
Added user_proj_example.$auto$insbuf.cc:79:execute$2478: \io_oeb [36] -> \io_oeb [33]
Added user_proj_example.$auto$insbuf.cc:79:execute$2479: \io_oeb [36] -> \io_oeb [34]
Added user_proj_example.$auto$insbuf.cc:79:execute$2480: \io_oeb [36] -> \io_oeb [35]
Added user_proj_example.$auto$insbuf.cc:79:execute$2481: \io_out [0] -> \la_data_out [0]
Added user_proj_example.$auto$insbuf.cc:79:execute$2482: \io_out [1] -> \la_data_out [1]
Added user_proj_example.$auto$insbuf.cc:79:execute$2483: \io_out [2] -> \la_data_out [2]
Added user_proj_example.$auto$insbuf.cc:79:execute$2484: \io_out [3] -> \la_data_out [3]
Added user_proj_example.$auto$insbuf.cc:79:execute$2485: \io_out [4] -> \la_data_out [4]
Added user_proj_example.$auto$insbuf.cc:79:execute$2486: \io_out [5] -> \la_data_out [5]
Added user_proj_example.$auto$insbuf.cc:79:execute$2487: \io_out [6] -> \la_data_out [6]
Added user_proj_example.$auto$insbuf.cc:79:execute$2488: \io_out [7] -> \la_data_out [7]
Added user_proj_example.$auto$insbuf.cc:79:execute$2489: \io_out [8] -> \la_data_out [8]
Added user_proj_example.$auto$insbuf.cc:79:execute$2490: \io_out [9] -> \la_data_out [9]
Added user_proj_example.$auto$insbuf.cc:79:execute$2491: \io_out [10] -> \la_data_out [10]
Added user_proj_example.$auto$insbuf.cc:79:execute$2492: \io_out [11] -> \la_data_out [11]
Added user_proj_example.$auto$insbuf.cc:79:execute$2493: \io_out [12] -> \la_data_out [12]
Added user_proj_example.$auto$insbuf.cc:79:execute$2494: \io_out [13] -> \la_data_out [13]
Added user_proj_example.$auto$insbuf.cc:79:execute$2495: \io_out [14] -> \la_data_out [14]
Added user_proj_example.$auto$insbuf.cc:79:execute$2496: \io_out [15] -> \la_data_out [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$2497: \io_out [16] -> \la_data_out [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$2498: \io_out [17] -> \la_data_out [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$2499: \io_out [18] -> \la_data_out [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$2500: \io_out [19] -> \la_data_out [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$2501: \io_out [20] -> \la_data_out [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$2502: \io_out [21] -> \la_data_out [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$2503: \io_out [22] -> \la_data_out [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$2504: \io_out [23] -> \la_data_out [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$2505: \io_out [24] -> \la_data_out [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$2506: \io_out [25] -> \la_data_out [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$2507: \io_out [26] -> \la_data_out [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$2508: \io_out [27] -> \la_data_out [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$2509: \io_out [28] -> \la_data_out [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$2510: \io_out [29] -> \la_data_out [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$2511: \io_out [30] -> \la_data_out [30]
Added user_proj_example.$auto$insbuf.cc:79:execute$2512: \io_out [31] -> \la_data_out [31]

18. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
found and reported 237 problems.

19. Printing statistics.

=== user_proj_example ===

   Number of wires:                539
   Number of wire bits:           1127
   Number of public wires:          17
   Number of public wire bits:     605
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                792
     sky130_fd_sc_hd__and2_2        19
     sky130_fd_sc_hd__buf_1         49
     sky130_fd_sc_hd__buf_2         68
     sky130_fd_sc_hd__conb_1       103
     sky130_fd_sc_hd__dfxtp_4       97
     sky130_fd_sc_hd__inv_8         46
     sky130_fd_sc_hd__nand2_2      135
     sky130_fd_sc_hd__nor2_2       110
     sky130_fd_sc_hd__nor3_2        36
     sky130_fd_sc_hd__o22a_4         3
     sky130_fd_sc_hd__or2_2         86
     sky130_fd_sc_hd__or3_2          7
     sky130_fd_sc_hd__or4_2         18
     sky130_fd_sc_hd__xor2_2        15

   Chip area for module '\user_proj_example': 6815.286400

20. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 301 unique messages, 301 total
End of script. Logfile hash: 7074cc541e, CPU: user 0.64s system 0.01s, MEM: 44.95 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 37% 2x abc (0 sec), 24% 4x stat (0 sec), ...
