// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_45 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_10_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_10_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_326_p2;
reg   [0:0] icmp_ln86_reg_1314;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1314_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1314_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1314_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1281_fu_332_p2;
reg   [0:0] icmp_ln86_1281_reg_1325;
wire   [0:0] icmp_ln86_1282_fu_338_p2;
reg   [0:0] icmp_ln86_1282_reg_1330;
reg   [0:0] icmp_ln86_1282_reg_1330_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1282_reg_1330_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1283_fu_344_p2;
reg   [0:0] icmp_ln86_1283_reg_1336;
wire   [0:0] icmp_ln86_1284_fu_350_p2;
reg   [0:0] icmp_ln86_1284_reg_1342;
reg   [0:0] icmp_ln86_1284_reg_1342_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1285_fu_356_p2;
reg   [0:0] icmp_ln86_1285_reg_1348;
reg   [0:0] icmp_ln86_1285_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1285_reg_1348_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1285_reg_1348_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1286_fu_362_p2;
reg   [0:0] icmp_ln86_1286_reg_1354;
reg   [0:0] icmp_ln86_1286_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1286_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1286_reg_1354_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1287_fu_368_p2;
reg   [0:0] icmp_ln86_1287_reg_1360;
wire   [0:0] icmp_ln86_1288_fu_374_p2;
reg   [0:0] icmp_ln86_1288_reg_1366;
reg   [0:0] icmp_ln86_1288_reg_1366_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1289_fu_380_p2;
reg   [0:0] icmp_ln86_1289_reg_1372;
reg   [0:0] icmp_ln86_1289_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1289_reg_1372_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1290_fu_386_p2;
reg   [0:0] icmp_ln86_1290_reg_1378;
reg   [0:0] icmp_ln86_1290_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1290_reg_1378_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1290_reg_1378_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1291_fu_392_p2;
reg   [0:0] icmp_ln86_1291_reg_1384;
reg   [0:0] icmp_ln86_1291_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1291_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1291_reg_1384_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1292_fu_398_p2;
reg   [0:0] icmp_ln86_1292_reg_1390;
reg   [0:0] icmp_ln86_1292_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1292_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1292_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1292_reg_1390_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1293_fu_404_p2;
reg   [0:0] icmp_ln86_1293_reg_1396;
reg   [0:0] icmp_ln86_1293_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1293_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1293_reg_1396_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1293_reg_1396_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1293_reg_1396_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1294_fu_410_p2;
reg   [0:0] icmp_ln86_1294_reg_1402;
reg   [0:0] icmp_ln86_1294_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1294_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1294_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1294_reg_1402_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1294_reg_1402_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1294_reg_1402_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1295_fu_416_p2;
reg   [0:0] icmp_ln86_1295_reg_1408;
reg   [0:0] icmp_ln86_1295_reg_1408_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1296_fu_422_p2;
reg   [0:0] icmp_ln86_1296_reg_1413;
wire   [0:0] icmp_ln86_1297_fu_428_p2;
reg   [0:0] icmp_ln86_1297_reg_1418;
reg   [0:0] icmp_ln86_1297_reg_1418_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1298_fu_434_p2;
reg   [0:0] icmp_ln86_1298_reg_1423;
reg   [0:0] icmp_ln86_1298_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1299_fu_440_p2;
reg   [0:0] icmp_ln86_1299_reg_1428;
reg   [0:0] icmp_ln86_1299_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1299_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1300_fu_446_p2;
reg   [0:0] icmp_ln86_1300_reg_1433;
reg   [0:0] icmp_ln86_1300_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1300_reg_1433_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1301_fu_452_p2;
reg   [0:0] icmp_ln86_1301_reg_1438;
reg   [0:0] icmp_ln86_1301_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1301_reg_1438_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1302_fu_458_p2;
reg   [0:0] icmp_ln86_1302_reg_1443;
reg   [0:0] icmp_ln86_1302_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1302_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1302_reg_1443_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1303_fu_464_p2;
reg   [0:0] icmp_ln86_1303_reg_1448;
reg   [0:0] icmp_ln86_1303_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1303_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1303_reg_1448_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1304_fu_470_p2;
reg   [0:0] icmp_ln86_1304_reg_1453;
reg   [0:0] icmp_ln86_1304_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1304_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1304_reg_1453_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1305_fu_476_p2;
reg   [0:0] icmp_ln86_1305_reg_1458;
reg   [0:0] icmp_ln86_1305_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1305_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1305_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1305_reg_1458_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1306_fu_482_p2;
reg   [0:0] icmp_ln86_1306_reg_1463;
reg   [0:0] icmp_ln86_1306_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1306_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1306_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1306_reg_1463_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1307_fu_488_p2;
reg   [0:0] icmp_ln86_1307_reg_1468;
reg   [0:0] icmp_ln86_1307_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1307_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1307_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1307_reg_1468_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1308_fu_494_p2;
reg   [0:0] icmp_ln86_1308_reg_1473;
reg   [0:0] icmp_ln86_1308_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1308_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1308_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1308_reg_1473_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1308_reg_1473_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1309_fu_500_p2;
reg   [0:0] icmp_ln86_1309_reg_1478;
reg   [0:0] icmp_ln86_1309_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1309_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1309_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1309_reg_1478_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1309_reg_1478_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1310_fu_506_p2;
reg   [0:0] icmp_ln86_1310_reg_1483;
reg   [0:0] icmp_ln86_1310_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1310_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1310_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1310_reg_1483_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1310_reg_1483_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1310_reg_1483_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_512_p2;
reg   [0:0] and_ln102_reg_1488;
reg   [0:0] and_ln102_reg_1488_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1488_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_523_p2;
reg   [0:0] and_ln104_reg_1498;
wire   [0:0] and_ln102_1240_fu_528_p2;
reg   [0:0] and_ln102_1240_reg_1504;
wire   [0:0] and_ln104_246_fu_537_p2;
reg   [0:0] and_ln104_246_reg_1511;
wire   [0:0] and_ln102_1244_fu_542_p2;
reg   [0:0] and_ln102_1244_reg_1516;
wire   [0:0] and_ln102_1245_fu_552_p2;
reg   [0:0] and_ln102_1245_reg_1522;
wire   [0:0] or_ln117_fu_568_p2;
reg   [0:0] or_ln117_reg_1528;
wire   [0:0] xor_ln104_fu_574_p2;
reg   [0:0] xor_ln104_reg_1533;
wire   [0:0] and_ln102_1241_fu_579_p2;
reg   [0:0] and_ln102_1241_reg_1539;
wire   [0:0] and_ln104_247_fu_588_p2;
reg   [0:0] and_ln104_247_reg_1545;
reg   [0:0] and_ln104_247_reg_1545_pp0_iter3_reg;
wire   [0:0] and_ln102_1246_fu_598_p2;
reg   [0:0] and_ln102_1246_reg_1551;
wire   [3:0] select_ln117_1248_fu_699_p3;
reg   [3:0] select_ln117_1248_reg_1556;
wire   [0:0] or_ln117_1160_fu_706_p2;
reg   [0:0] or_ln117_1160_reg_1561;
wire   [0:0] and_ln102_1239_fu_711_p2;
reg   [0:0] and_ln102_1239_reg_1567;
wire   [0:0] and_ln104_245_fu_720_p2;
reg   [0:0] and_ln104_245_reg_1573;
wire   [0:0] and_ln102_1242_fu_725_p2;
reg   [0:0] and_ln102_1242_reg_1579;
wire   [0:0] and_ln102_1248_fu_739_p2;
reg   [0:0] and_ln102_1248_reg_1585;
wire   [0:0] or_ln117_1164_fu_813_p2;
reg   [0:0] or_ln117_1164_reg_1591;
wire   [3:0] select_ln117_1254_fu_827_p3;
reg   [3:0] select_ln117_1254_reg_1596;
wire   [0:0] and_ln104_248_fu_840_p2;
reg   [0:0] and_ln104_248_reg_1601;
wire   [0:0] and_ln102_1243_fu_845_p2;
reg   [0:0] and_ln102_1243_reg_1606;
reg   [0:0] and_ln102_1243_reg_1606_pp0_iter5_reg;
wire   [0:0] and_ln104_249_fu_854_p2;
reg   [0:0] and_ln104_249_reg_1613;
reg   [0:0] and_ln104_249_reg_1613_pp0_iter5_reg;
reg   [0:0] and_ln104_249_reg_1613_pp0_iter6_reg;
wire   [0:0] and_ln102_1249_fu_869_p2;
reg   [0:0] and_ln102_1249_reg_1619;
wire   [0:0] or_ln117_1169_fu_952_p2;
reg   [0:0] or_ln117_1169_reg_1624;
wire   [4:0] select_ln117_1260_fu_964_p3;
reg   [4:0] select_ln117_1260_reg_1629;
wire   [0:0] or_ln117_1171_fu_972_p2;
reg   [0:0] or_ln117_1171_reg_1634;
wire   [0:0] or_ln117_1173_fu_978_p2;
reg   [0:0] or_ln117_1173_reg_1640;
reg   [0:0] or_ln117_1173_reg_1640_pp0_iter5_reg;
wire   [0:0] or_ln117_1175_fu_1054_p2;
reg   [0:0] or_ln117_1175_reg_1648;
wire   [4:0] select_ln117_1266_fu_1067_p3;
reg   [4:0] select_ln117_1266_reg_1653;
wire   [0:0] or_ln117_1179_fu_1129_p2;
reg   [0:0] or_ln117_1179_reg_1658;
wire   [4:0] select_ln117_1270_fu_1143_p3;
reg   [4:0] select_ln117_1270_reg_1663;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_614_fu_518_p2;
wire   [0:0] xor_ln104_616_fu_532_p2;
wire   [0:0] xor_ln104_620_fu_547_p2;
wire   [0:0] and_ln102_1268_fu_557_p2;
wire   [0:0] and_ln102_1253_fu_562_p2;
wire   [0:0] xor_ln104_617_fu_583_p2;
wire   [0:0] xor_ln104_621_fu_593_p2;
wire   [0:0] and_ln102_1269_fu_611_p2;
wire   [0:0] and_ln102_1252_fu_603_p2;
wire   [0:0] xor_ln117_fu_621_p2;
wire   [1:0] zext_ln117_fu_627_p1;
wire   [1:0] select_ln117_fu_631_p3;
wire   [1:0] select_ln117_1243_fu_638_p3;
wire   [0:0] and_ln102_1254_fu_607_p2;
wire   [2:0] zext_ln117_136_fu_645_p1;
wire   [0:0] or_ln117_1156_fu_649_p2;
wire   [2:0] select_ln117_1244_fu_654_p3;
wire   [0:0] or_ln117_1157_fu_661_p2;
wire   [0:0] and_ln102_1255_fu_616_p2;
wire   [2:0] select_ln117_1245_fu_665_p3;
wire   [0:0] or_ln117_1158_fu_673_p2;
wire   [2:0] select_ln117_1246_fu_679_p3;
wire   [2:0] select_ln117_1247_fu_687_p3;
wire   [3:0] zext_ln117_137_fu_695_p1;
wire   [0:0] xor_ln104_615_fu_715_p2;
wire   [0:0] xor_ln104_622_fu_730_p2;
wire   [0:0] and_ln102_1270_fu_748_p2;
wire   [0:0] and_ln102_1247_fu_735_p2;
wire   [0:0] and_ln102_1256_fu_744_p2;
wire   [0:0] or_ln117_1159_fu_763_p2;
wire   [0:0] and_ln102_1257_fu_753_p2;
wire   [3:0] select_ln117_1249_fu_768_p3;
wire   [0:0] or_ln117_1161_fu_775_p2;
wire   [3:0] select_ln117_1250_fu_780_p3;
wire   [0:0] or_ln117_1162_fu_787_p2;
wire   [0:0] and_ln102_1258_fu_758_p2;
wire   [3:0] select_ln117_1251_fu_791_p3;
wire   [0:0] or_ln117_1163_fu_799_p2;
wire   [3:0] select_ln117_1252_fu_805_p3;
wire   [3:0] select_ln117_1253_fu_819_p3;
wire   [0:0] xor_ln104_618_fu_835_p2;
wire   [0:0] xor_ln104_619_fu_849_p2;
wire   [0:0] xor_ln104_623_fu_859_p2;
wire   [0:0] and_ln102_1271_fu_874_p2;
wire   [0:0] xor_ln104_624_fu_864_p2;
wire   [0:0] and_ln102_1272_fu_888_p2;
wire   [0:0] and_ln102_1259_fu_879_p2;
wire   [0:0] or_ln117_1165_fu_898_p2;
wire   [3:0] select_ln117_1255_fu_903_p3;
wire   [0:0] and_ln102_1260_fu_884_p2;
wire   [4:0] zext_ln117_138_fu_910_p1;
wire   [0:0] or_ln117_1166_fu_914_p2;
wire   [4:0] select_ln117_1256_fu_919_p3;
wire   [0:0] or_ln117_1167_fu_926_p2;
wire   [0:0] and_ln102_1261_fu_893_p2;
wire   [4:0] select_ln117_1257_fu_930_p3;
wire   [0:0] or_ln117_1168_fu_938_p2;
wire   [4:0] select_ln117_1258_fu_944_p3;
wire   [4:0] select_ln117_1259_fu_956_p3;
wire   [0:0] xor_ln104_625_fu_982_p2;
wire   [0:0] and_ln102_1273_fu_995_p2;
wire   [0:0] and_ln102_1250_fu_987_p2;
wire   [0:0] and_ln102_1262_fu_991_p2;
wire   [0:0] or_ln117_1170_fu_1010_p2;
wire   [0:0] and_ln102_1263_fu_1000_p2;
wire   [4:0] select_ln117_1261_fu_1015_p3;
wire   [0:0] or_ln117_1172_fu_1022_p2;
wire   [4:0] select_ln117_1262_fu_1027_p3;
wire   [0:0] and_ln102_1264_fu_1005_p2;
wire   [4:0] select_ln117_1263_fu_1034_p3;
wire   [0:0] or_ln117_1174_fu_1042_p2;
wire   [4:0] select_ln117_1264_fu_1047_p3;
wire   [4:0] select_ln117_1265_fu_1059_p3;
wire   [0:0] xor_ln104_626_fu_1075_p2;
wire   [0:0] and_ln102_1274_fu_1084_p2;
wire   [0:0] and_ln102_1251_fu_1080_p2;
wire   [0:0] and_ln102_1265_fu_1089_p2;
wire   [0:0] or_ln117_1176_fu_1099_p2;
wire   [0:0] or_ln117_1177_fu_1104_p2;
wire   [0:0] and_ln102_1266_fu_1094_p2;
wire   [4:0] select_ln117_1267_fu_1108_p3;
wire   [0:0] or_ln117_1178_fu_1115_p2;
wire   [4:0] select_ln117_1268_fu_1121_p3;
wire   [4:0] select_ln117_1269_fu_1135_p3;
wire   [0:0] xor_ln104_627_fu_1151_p2;
wire   [0:0] and_ln102_1275_fu_1156_p2;
wire   [0:0] and_ln102_1267_fu_1161_p2;
wire   [0:0] or_ln117_1180_fu_1166_p2;
wire   [10:0] agg_result_fu_1178_p65;
wire   [4:0] agg_result_fu_1178_p66;
wire   [10:0] agg_result_fu_1178_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1178_p1;
wire   [4:0] agg_result_fu_1178_p3;
wire   [4:0] agg_result_fu_1178_p5;
wire   [4:0] agg_result_fu_1178_p7;
wire   [4:0] agg_result_fu_1178_p9;
wire   [4:0] agg_result_fu_1178_p11;
wire   [4:0] agg_result_fu_1178_p13;
wire   [4:0] agg_result_fu_1178_p15;
wire   [4:0] agg_result_fu_1178_p17;
wire   [4:0] agg_result_fu_1178_p19;
wire   [4:0] agg_result_fu_1178_p21;
wire   [4:0] agg_result_fu_1178_p23;
wire   [4:0] agg_result_fu_1178_p25;
wire   [4:0] agg_result_fu_1178_p27;
wire   [4:0] agg_result_fu_1178_p29;
wire   [4:0] agg_result_fu_1178_p31;
wire  signed [4:0] agg_result_fu_1178_p33;
wire  signed [4:0] agg_result_fu_1178_p35;
wire  signed [4:0] agg_result_fu_1178_p37;
wire  signed [4:0] agg_result_fu_1178_p39;
wire  signed [4:0] agg_result_fu_1178_p41;
wire  signed [4:0] agg_result_fu_1178_p43;
wire  signed [4:0] agg_result_fu_1178_p45;
wire  signed [4:0] agg_result_fu_1178_p47;
wire  signed [4:0] agg_result_fu_1178_p49;
wire  signed [4:0] agg_result_fu_1178_p51;
wire  signed [4:0] agg_result_fu_1178_p53;
wire  signed [4:0] agg_result_fu_1178_p55;
wire  signed [4:0] agg_result_fu_1178_p57;
wire  signed [4:0] agg_result_fu_1178_p59;
wire  signed [4:0] agg_result_fu_1178_p61;
wire  signed [4:0] agg_result_fu_1178_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_11_1_1_x14 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x14_U700(
    .din0(11'd594),
    .din1(11'd245),
    .din2(11'd263),
    .din3(11'd1965),
    .din4(11'd1927),
    .din5(11'd1469),
    .din6(11'd1364),
    .din7(11'd380),
    .din8(11'd139),
    .din9(11'd24),
    .din10(11'd27),
    .din11(11'd2011),
    .din12(11'd1961),
    .din13(11'd89),
    .din14(11'd1966),
    .din15(11'd1635),
    .din16(11'd1982),
    .din17(11'd189),
    .din18(11'd1721),
    .din19(11'd2027),
    .din20(11'd1488),
    .din21(11'd603),
    .din22(11'd1862),
    .din23(11'd523),
    .din24(11'd2044),
    .din25(11'd119),
    .din26(11'd2039),
    .din27(11'd1932),
    .din28(11'd1969),
    .din29(11'd165),
    .din30(11'd45),
    .din31(11'd1975),
    .def(agg_result_fu_1178_p65),
    .sel(agg_result_fu_1178_p66),
    .dout(agg_result_fu_1178_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1239_reg_1567 <= and_ln102_1239_fu_711_p2;
        and_ln102_1240_reg_1504 <= and_ln102_1240_fu_528_p2;
        and_ln102_1241_reg_1539 <= and_ln102_1241_fu_579_p2;
        and_ln102_1242_reg_1579 <= and_ln102_1242_fu_725_p2;
        and_ln102_1243_reg_1606 <= and_ln102_1243_fu_845_p2;
        and_ln102_1243_reg_1606_pp0_iter5_reg <= and_ln102_1243_reg_1606;
        and_ln102_1244_reg_1516 <= and_ln102_1244_fu_542_p2;
        and_ln102_1245_reg_1522 <= and_ln102_1245_fu_552_p2;
        and_ln102_1246_reg_1551 <= and_ln102_1246_fu_598_p2;
        and_ln102_1248_reg_1585 <= and_ln102_1248_fu_739_p2;
        and_ln102_1249_reg_1619 <= and_ln102_1249_fu_869_p2;
        and_ln102_reg_1488 <= and_ln102_fu_512_p2;
        and_ln102_reg_1488_pp0_iter1_reg <= and_ln102_reg_1488;
        and_ln102_reg_1488_pp0_iter2_reg <= and_ln102_reg_1488_pp0_iter1_reg;
        and_ln104_245_reg_1573 <= and_ln104_245_fu_720_p2;
        and_ln104_246_reg_1511 <= and_ln104_246_fu_537_p2;
        and_ln104_247_reg_1545 <= and_ln104_247_fu_588_p2;
        and_ln104_247_reg_1545_pp0_iter3_reg <= and_ln104_247_reg_1545;
        and_ln104_248_reg_1601 <= and_ln104_248_fu_840_p2;
        and_ln104_249_reg_1613 <= and_ln104_249_fu_854_p2;
        and_ln104_249_reg_1613_pp0_iter5_reg <= and_ln104_249_reg_1613;
        and_ln104_249_reg_1613_pp0_iter6_reg <= and_ln104_249_reg_1613_pp0_iter5_reg;
        and_ln104_reg_1498 <= and_ln104_fu_523_p2;
        icmp_ln86_1281_reg_1325 <= icmp_ln86_1281_fu_332_p2;
        icmp_ln86_1282_reg_1330 <= icmp_ln86_1282_fu_338_p2;
        icmp_ln86_1282_reg_1330_pp0_iter1_reg <= icmp_ln86_1282_reg_1330;
        icmp_ln86_1282_reg_1330_pp0_iter2_reg <= icmp_ln86_1282_reg_1330_pp0_iter1_reg;
        icmp_ln86_1283_reg_1336 <= icmp_ln86_1283_fu_344_p2;
        icmp_ln86_1284_reg_1342 <= icmp_ln86_1284_fu_350_p2;
        icmp_ln86_1284_reg_1342_pp0_iter1_reg <= icmp_ln86_1284_reg_1342;
        icmp_ln86_1285_reg_1348 <= icmp_ln86_1285_fu_356_p2;
        icmp_ln86_1285_reg_1348_pp0_iter1_reg <= icmp_ln86_1285_reg_1348;
        icmp_ln86_1285_reg_1348_pp0_iter2_reg <= icmp_ln86_1285_reg_1348_pp0_iter1_reg;
        icmp_ln86_1285_reg_1348_pp0_iter3_reg <= icmp_ln86_1285_reg_1348_pp0_iter2_reg;
        icmp_ln86_1286_reg_1354 <= icmp_ln86_1286_fu_362_p2;
        icmp_ln86_1286_reg_1354_pp0_iter1_reg <= icmp_ln86_1286_reg_1354;
        icmp_ln86_1286_reg_1354_pp0_iter2_reg <= icmp_ln86_1286_reg_1354_pp0_iter1_reg;
        icmp_ln86_1286_reg_1354_pp0_iter3_reg <= icmp_ln86_1286_reg_1354_pp0_iter2_reg;
        icmp_ln86_1287_reg_1360 <= icmp_ln86_1287_fu_368_p2;
        icmp_ln86_1288_reg_1366 <= icmp_ln86_1288_fu_374_p2;
        icmp_ln86_1288_reg_1366_pp0_iter1_reg <= icmp_ln86_1288_reg_1366;
        icmp_ln86_1289_reg_1372 <= icmp_ln86_1289_fu_380_p2;
        icmp_ln86_1289_reg_1372_pp0_iter1_reg <= icmp_ln86_1289_reg_1372;
        icmp_ln86_1289_reg_1372_pp0_iter2_reg <= icmp_ln86_1289_reg_1372_pp0_iter1_reg;
        icmp_ln86_1290_reg_1378 <= icmp_ln86_1290_fu_386_p2;
        icmp_ln86_1290_reg_1378_pp0_iter1_reg <= icmp_ln86_1290_reg_1378;
        icmp_ln86_1290_reg_1378_pp0_iter2_reg <= icmp_ln86_1290_reg_1378_pp0_iter1_reg;
        icmp_ln86_1290_reg_1378_pp0_iter3_reg <= icmp_ln86_1290_reg_1378_pp0_iter2_reg;
        icmp_ln86_1291_reg_1384 <= icmp_ln86_1291_fu_392_p2;
        icmp_ln86_1291_reg_1384_pp0_iter1_reg <= icmp_ln86_1291_reg_1384;
        icmp_ln86_1291_reg_1384_pp0_iter2_reg <= icmp_ln86_1291_reg_1384_pp0_iter1_reg;
        icmp_ln86_1291_reg_1384_pp0_iter3_reg <= icmp_ln86_1291_reg_1384_pp0_iter2_reg;
        icmp_ln86_1292_reg_1390 <= icmp_ln86_1292_fu_398_p2;
        icmp_ln86_1292_reg_1390_pp0_iter1_reg <= icmp_ln86_1292_reg_1390;
        icmp_ln86_1292_reg_1390_pp0_iter2_reg <= icmp_ln86_1292_reg_1390_pp0_iter1_reg;
        icmp_ln86_1292_reg_1390_pp0_iter3_reg <= icmp_ln86_1292_reg_1390_pp0_iter2_reg;
        icmp_ln86_1292_reg_1390_pp0_iter4_reg <= icmp_ln86_1292_reg_1390_pp0_iter3_reg;
        icmp_ln86_1293_reg_1396 <= icmp_ln86_1293_fu_404_p2;
        icmp_ln86_1293_reg_1396_pp0_iter1_reg <= icmp_ln86_1293_reg_1396;
        icmp_ln86_1293_reg_1396_pp0_iter2_reg <= icmp_ln86_1293_reg_1396_pp0_iter1_reg;
        icmp_ln86_1293_reg_1396_pp0_iter3_reg <= icmp_ln86_1293_reg_1396_pp0_iter2_reg;
        icmp_ln86_1293_reg_1396_pp0_iter4_reg <= icmp_ln86_1293_reg_1396_pp0_iter3_reg;
        icmp_ln86_1293_reg_1396_pp0_iter5_reg <= icmp_ln86_1293_reg_1396_pp0_iter4_reg;
        icmp_ln86_1294_reg_1402 <= icmp_ln86_1294_fu_410_p2;
        icmp_ln86_1294_reg_1402_pp0_iter1_reg <= icmp_ln86_1294_reg_1402;
        icmp_ln86_1294_reg_1402_pp0_iter2_reg <= icmp_ln86_1294_reg_1402_pp0_iter1_reg;
        icmp_ln86_1294_reg_1402_pp0_iter3_reg <= icmp_ln86_1294_reg_1402_pp0_iter2_reg;
        icmp_ln86_1294_reg_1402_pp0_iter4_reg <= icmp_ln86_1294_reg_1402_pp0_iter3_reg;
        icmp_ln86_1294_reg_1402_pp0_iter5_reg <= icmp_ln86_1294_reg_1402_pp0_iter4_reg;
        icmp_ln86_1294_reg_1402_pp0_iter6_reg <= icmp_ln86_1294_reg_1402_pp0_iter5_reg;
        icmp_ln86_1295_reg_1408 <= icmp_ln86_1295_fu_416_p2;
        icmp_ln86_1295_reg_1408_pp0_iter1_reg <= icmp_ln86_1295_reg_1408;
        icmp_ln86_1296_reg_1413 <= icmp_ln86_1296_fu_422_p2;
        icmp_ln86_1297_reg_1418 <= icmp_ln86_1297_fu_428_p2;
        icmp_ln86_1297_reg_1418_pp0_iter1_reg <= icmp_ln86_1297_reg_1418;
        icmp_ln86_1298_reg_1423 <= icmp_ln86_1298_fu_434_p2;
        icmp_ln86_1298_reg_1423_pp0_iter1_reg <= icmp_ln86_1298_reg_1423;
        icmp_ln86_1299_reg_1428 <= icmp_ln86_1299_fu_440_p2;
        icmp_ln86_1299_reg_1428_pp0_iter1_reg <= icmp_ln86_1299_reg_1428;
        icmp_ln86_1299_reg_1428_pp0_iter2_reg <= icmp_ln86_1299_reg_1428_pp0_iter1_reg;
        icmp_ln86_1300_reg_1433 <= icmp_ln86_1300_fu_446_p2;
        icmp_ln86_1300_reg_1433_pp0_iter1_reg <= icmp_ln86_1300_reg_1433;
        icmp_ln86_1300_reg_1433_pp0_iter2_reg <= icmp_ln86_1300_reg_1433_pp0_iter1_reg;
        icmp_ln86_1301_reg_1438 <= icmp_ln86_1301_fu_452_p2;
        icmp_ln86_1301_reg_1438_pp0_iter1_reg <= icmp_ln86_1301_reg_1438;
        icmp_ln86_1301_reg_1438_pp0_iter2_reg <= icmp_ln86_1301_reg_1438_pp0_iter1_reg;
        icmp_ln86_1302_reg_1443 <= icmp_ln86_1302_fu_458_p2;
        icmp_ln86_1302_reg_1443_pp0_iter1_reg <= icmp_ln86_1302_reg_1443;
        icmp_ln86_1302_reg_1443_pp0_iter2_reg <= icmp_ln86_1302_reg_1443_pp0_iter1_reg;
        icmp_ln86_1302_reg_1443_pp0_iter3_reg <= icmp_ln86_1302_reg_1443_pp0_iter2_reg;
        icmp_ln86_1303_reg_1448 <= icmp_ln86_1303_fu_464_p2;
        icmp_ln86_1303_reg_1448_pp0_iter1_reg <= icmp_ln86_1303_reg_1448;
        icmp_ln86_1303_reg_1448_pp0_iter2_reg <= icmp_ln86_1303_reg_1448_pp0_iter1_reg;
        icmp_ln86_1303_reg_1448_pp0_iter3_reg <= icmp_ln86_1303_reg_1448_pp0_iter2_reg;
        icmp_ln86_1304_reg_1453 <= icmp_ln86_1304_fu_470_p2;
        icmp_ln86_1304_reg_1453_pp0_iter1_reg <= icmp_ln86_1304_reg_1453;
        icmp_ln86_1304_reg_1453_pp0_iter2_reg <= icmp_ln86_1304_reg_1453_pp0_iter1_reg;
        icmp_ln86_1304_reg_1453_pp0_iter3_reg <= icmp_ln86_1304_reg_1453_pp0_iter2_reg;
        icmp_ln86_1305_reg_1458 <= icmp_ln86_1305_fu_476_p2;
        icmp_ln86_1305_reg_1458_pp0_iter1_reg <= icmp_ln86_1305_reg_1458;
        icmp_ln86_1305_reg_1458_pp0_iter2_reg <= icmp_ln86_1305_reg_1458_pp0_iter1_reg;
        icmp_ln86_1305_reg_1458_pp0_iter3_reg <= icmp_ln86_1305_reg_1458_pp0_iter2_reg;
        icmp_ln86_1305_reg_1458_pp0_iter4_reg <= icmp_ln86_1305_reg_1458_pp0_iter3_reg;
        icmp_ln86_1306_reg_1463 <= icmp_ln86_1306_fu_482_p2;
        icmp_ln86_1306_reg_1463_pp0_iter1_reg <= icmp_ln86_1306_reg_1463;
        icmp_ln86_1306_reg_1463_pp0_iter2_reg <= icmp_ln86_1306_reg_1463_pp0_iter1_reg;
        icmp_ln86_1306_reg_1463_pp0_iter3_reg <= icmp_ln86_1306_reg_1463_pp0_iter2_reg;
        icmp_ln86_1306_reg_1463_pp0_iter4_reg <= icmp_ln86_1306_reg_1463_pp0_iter3_reg;
        icmp_ln86_1307_reg_1468 <= icmp_ln86_1307_fu_488_p2;
        icmp_ln86_1307_reg_1468_pp0_iter1_reg <= icmp_ln86_1307_reg_1468;
        icmp_ln86_1307_reg_1468_pp0_iter2_reg <= icmp_ln86_1307_reg_1468_pp0_iter1_reg;
        icmp_ln86_1307_reg_1468_pp0_iter3_reg <= icmp_ln86_1307_reg_1468_pp0_iter2_reg;
        icmp_ln86_1307_reg_1468_pp0_iter4_reg <= icmp_ln86_1307_reg_1468_pp0_iter3_reg;
        icmp_ln86_1308_reg_1473 <= icmp_ln86_1308_fu_494_p2;
        icmp_ln86_1308_reg_1473_pp0_iter1_reg <= icmp_ln86_1308_reg_1473;
        icmp_ln86_1308_reg_1473_pp0_iter2_reg <= icmp_ln86_1308_reg_1473_pp0_iter1_reg;
        icmp_ln86_1308_reg_1473_pp0_iter3_reg <= icmp_ln86_1308_reg_1473_pp0_iter2_reg;
        icmp_ln86_1308_reg_1473_pp0_iter4_reg <= icmp_ln86_1308_reg_1473_pp0_iter3_reg;
        icmp_ln86_1308_reg_1473_pp0_iter5_reg <= icmp_ln86_1308_reg_1473_pp0_iter4_reg;
        icmp_ln86_1309_reg_1478 <= icmp_ln86_1309_fu_500_p2;
        icmp_ln86_1309_reg_1478_pp0_iter1_reg <= icmp_ln86_1309_reg_1478;
        icmp_ln86_1309_reg_1478_pp0_iter2_reg <= icmp_ln86_1309_reg_1478_pp0_iter1_reg;
        icmp_ln86_1309_reg_1478_pp0_iter3_reg <= icmp_ln86_1309_reg_1478_pp0_iter2_reg;
        icmp_ln86_1309_reg_1478_pp0_iter4_reg <= icmp_ln86_1309_reg_1478_pp0_iter3_reg;
        icmp_ln86_1309_reg_1478_pp0_iter5_reg <= icmp_ln86_1309_reg_1478_pp0_iter4_reg;
        icmp_ln86_1310_reg_1483 <= icmp_ln86_1310_fu_506_p2;
        icmp_ln86_1310_reg_1483_pp0_iter1_reg <= icmp_ln86_1310_reg_1483;
        icmp_ln86_1310_reg_1483_pp0_iter2_reg <= icmp_ln86_1310_reg_1483_pp0_iter1_reg;
        icmp_ln86_1310_reg_1483_pp0_iter3_reg <= icmp_ln86_1310_reg_1483_pp0_iter2_reg;
        icmp_ln86_1310_reg_1483_pp0_iter4_reg <= icmp_ln86_1310_reg_1483_pp0_iter3_reg;
        icmp_ln86_1310_reg_1483_pp0_iter5_reg <= icmp_ln86_1310_reg_1483_pp0_iter4_reg;
        icmp_ln86_1310_reg_1483_pp0_iter6_reg <= icmp_ln86_1310_reg_1483_pp0_iter5_reg;
        icmp_ln86_reg_1314 <= icmp_ln86_fu_326_p2;
        icmp_ln86_reg_1314_pp0_iter1_reg <= icmp_ln86_reg_1314;
        icmp_ln86_reg_1314_pp0_iter2_reg <= icmp_ln86_reg_1314_pp0_iter1_reg;
        icmp_ln86_reg_1314_pp0_iter3_reg <= icmp_ln86_reg_1314_pp0_iter2_reg;
        or_ln117_1160_reg_1561 <= or_ln117_1160_fu_706_p2;
        or_ln117_1164_reg_1591 <= or_ln117_1164_fu_813_p2;
        or_ln117_1169_reg_1624 <= or_ln117_1169_fu_952_p2;
        or_ln117_1171_reg_1634 <= or_ln117_1171_fu_972_p2;
        or_ln117_1173_reg_1640 <= or_ln117_1173_fu_978_p2;
        or_ln117_1173_reg_1640_pp0_iter5_reg <= or_ln117_1173_reg_1640;
        or_ln117_1175_reg_1648 <= or_ln117_1175_fu_1054_p2;
        or_ln117_1179_reg_1658 <= or_ln117_1179_fu_1129_p2;
        or_ln117_reg_1528 <= or_ln117_fu_568_p2;
        select_ln117_1248_reg_1556 <= select_ln117_1248_fu_699_p3;
        select_ln117_1254_reg_1596 <= select_ln117_1254_fu_827_p3;
        select_ln117_1260_reg_1629 <= select_ln117_1260_fu_964_p3;
        select_ln117_1266_reg_1653 <= select_ln117_1266_fu_1067_p3;
        select_ln117_1270_reg_1663 <= select_ln117_1270_fu_1143_p3;
        xor_ln104_reg_1533 <= xor_ln104_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign agg_result_fu_1178_p65 = 'bx;

assign agg_result_fu_1178_p66 = ((or_ln117_1180_fu_1166_p2[0:0] == 1'b1) ? select_ln117_1270_reg_1663 : 5'd31);

assign and_ln102_1239_fu_711_p2 = (xor_ln104_reg_1533 & icmp_ln86_1282_reg_1330_pp0_iter2_reg);

assign and_ln102_1240_fu_528_p2 = (icmp_ln86_1283_reg_1336 & and_ln102_reg_1488);

assign and_ln102_1241_fu_579_p2 = (icmp_ln86_1284_reg_1342_pp0_iter1_reg & and_ln104_reg_1498);

assign and_ln102_1242_fu_725_p2 = (icmp_ln86_1285_reg_1348_pp0_iter2_reg & and_ln102_1239_fu_711_p2);

assign and_ln102_1243_fu_845_p2 = (icmp_ln86_1286_reg_1354_pp0_iter3_reg & and_ln104_245_reg_1573);

assign and_ln102_1244_fu_542_p2 = (icmp_ln86_1287_reg_1360 & and_ln102_1240_fu_528_p2);

assign and_ln102_1245_fu_552_p2 = (icmp_ln86_1288_reg_1366 & and_ln104_246_fu_537_p2);

assign and_ln102_1246_fu_598_p2 = (icmp_ln86_1289_reg_1372_pp0_iter1_reg & and_ln102_1241_fu_579_p2);

assign and_ln102_1247_fu_735_p2 = (icmp_ln86_1290_reg_1378_pp0_iter2_reg & and_ln104_247_reg_1545);

assign and_ln102_1248_fu_739_p2 = (icmp_ln86_1291_reg_1384_pp0_iter2_reg & and_ln102_1242_fu_725_p2);

assign and_ln102_1249_fu_869_p2 = (icmp_ln86_1292_reg_1390_pp0_iter3_reg & and_ln104_248_fu_840_p2);

assign and_ln102_1250_fu_987_p2 = (icmp_ln86_1293_reg_1396_pp0_iter4_reg & and_ln102_1243_reg_1606);

assign and_ln102_1251_fu_1080_p2 = (icmp_ln86_1294_reg_1402_pp0_iter5_reg & and_ln104_249_reg_1613_pp0_iter5_reg);

assign and_ln102_1252_fu_603_p2 = (icmp_ln86_1295_reg_1408_pp0_iter1_reg & and_ln102_1244_reg_1516);

assign and_ln102_1253_fu_562_p2 = (and_ln102_1268_fu_557_p2 & and_ln102_1240_fu_528_p2);

assign and_ln102_1254_fu_607_p2 = (icmp_ln86_1297_reg_1418_pp0_iter1_reg & and_ln102_1245_reg_1522);

assign and_ln102_1255_fu_616_p2 = (and_ln104_246_reg_1511 & and_ln102_1269_fu_611_p2);

assign and_ln102_1256_fu_744_p2 = (icmp_ln86_1299_reg_1428_pp0_iter2_reg & and_ln102_1246_reg_1551);

assign and_ln102_1257_fu_753_p2 = (and_ln102_1270_fu_748_p2 & and_ln102_1241_reg_1539);

assign and_ln102_1258_fu_758_p2 = (icmp_ln86_1301_reg_1438_pp0_iter2_reg & and_ln102_1247_fu_735_p2);

assign and_ln102_1259_fu_879_p2 = (and_ln104_247_reg_1545_pp0_iter3_reg & and_ln102_1271_fu_874_p2);

assign and_ln102_1260_fu_884_p2 = (icmp_ln86_1303_reg_1448_pp0_iter3_reg & and_ln102_1248_reg_1585);

assign and_ln102_1261_fu_893_p2 = (and_ln102_1272_fu_888_p2 & and_ln102_1242_reg_1579);

assign and_ln102_1262_fu_991_p2 = (icmp_ln86_1305_reg_1458_pp0_iter4_reg & and_ln102_1249_reg_1619);

assign and_ln102_1263_fu_1000_p2 = (and_ln104_248_reg_1601 & and_ln102_1273_fu_995_p2);

assign and_ln102_1264_fu_1005_p2 = (icmp_ln86_1307_reg_1468_pp0_iter4_reg & and_ln102_1250_fu_987_p2);

assign and_ln102_1265_fu_1089_p2 = (and_ln102_1274_fu_1084_p2 & and_ln102_1243_reg_1606_pp0_iter5_reg);

assign and_ln102_1266_fu_1094_p2 = (icmp_ln86_1309_reg_1478_pp0_iter5_reg & and_ln102_1251_fu_1080_p2);

assign and_ln102_1267_fu_1161_p2 = (and_ln104_249_reg_1613_pp0_iter6_reg & and_ln102_1275_fu_1156_p2);

assign and_ln102_1268_fu_557_p2 = (xor_ln104_620_fu_547_p2 & icmp_ln86_1296_reg_1413);

assign and_ln102_1269_fu_611_p2 = (xor_ln104_621_fu_593_p2 & icmp_ln86_1298_reg_1423_pp0_iter1_reg);

assign and_ln102_1270_fu_748_p2 = (xor_ln104_622_fu_730_p2 & icmp_ln86_1300_reg_1433_pp0_iter2_reg);

assign and_ln102_1271_fu_874_p2 = (xor_ln104_623_fu_859_p2 & icmp_ln86_1302_reg_1443_pp0_iter3_reg);

assign and_ln102_1272_fu_888_p2 = (xor_ln104_624_fu_864_p2 & icmp_ln86_1304_reg_1453_pp0_iter3_reg);

assign and_ln102_1273_fu_995_p2 = (xor_ln104_625_fu_982_p2 & icmp_ln86_1306_reg_1463_pp0_iter4_reg);

assign and_ln102_1274_fu_1084_p2 = (xor_ln104_626_fu_1075_p2 & icmp_ln86_1308_reg_1473_pp0_iter5_reg);

assign and_ln102_1275_fu_1156_p2 = (xor_ln104_627_fu_1151_p2 & icmp_ln86_1310_reg_1483_pp0_iter6_reg);

assign and_ln102_fu_512_p2 = (icmp_ln86_fu_326_p2 & icmp_ln86_1281_fu_332_p2);

assign and_ln104_245_fu_720_p2 = (xor_ln104_reg_1533 & xor_ln104_615_fu_715_p2);

assign and_ln104_246_fu_537_p2 = (xor_ln104_616_fu_532_p2 & and_ln102_reg_1488);

assign and_ln104_247_fu_588_p2 = (xor_ln104_617_fu_583_p2 & and_ln104_reg_1498);

assign and_ln104_248_fu_840_p2 = (xor_ln104_618_fu_835_p2 & and_ln102_1239_reg_1567);

assign and_ln104_249_fu_854_p2 = (xor_ln104_619_fu_849_p2 & and_ln104_245_reg_1573);

assign and_ln104_fu_523_p2 = (xor_ln104_614_fu_518_p2 & icmp_ln86_reg_1314);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1178_p67;

assign icmp_ln86_1281_fu_332_p2 = (($signed(x_0_val_int_reg) < $signed(18'd200)) ? 1'b1 : 1'b0);

assign icmp_ln86_1282_fu_338_p2 = (($signed(x_12_val_int_reg) < $signed(18'd260733)) ? 1'b1 : 1'b0);

assign icmp_ln86_1283_fu_344_p2 = (($signed(x_14_val_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_1284_fu_350_p2 = (($signed(x_0_val_int_reg) < $signed(18'd2298)) ? 1'b1 : 1'b0);

assign icmp_ln86_1285_fu_356_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261641)) ? 1'b1 : 1'b0);

assign icmp_ln86_1286_fu_362_p2 = (($signed(x_0_val_int_reg) < $signed(18'd731)) ? 1'b1 : 1'b0);

assign icmp_ln86_1287_fu_368_p2 = (($signed(x_10_val_int_reg) < $signed(18'd54)) ? 1'b1 : 1'b0);

assign icmp_ln86_1288_fu_374_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261981)) ? 1'b1 : 1'b0);

assign icmp_ln86_1289_fu_380_p2 = (($signed(x_1_val_int_reg) < $signed(18'd260391)) ? 1'b1 : 1'b0);

assign icmp_ln86_1290_fu_386_p2 = (($signed(x_1_val_int_reg) < $signed(18'd258621)) ? 1'b1 : 1'b0);

assign icmp_ln86_1291_fu_392_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262047)) ? 1'b1 : 1'b0);

assign icmp_ln86_1292_fu_398_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261981)) ? 1'b1 : 1'b0);

assign icmp_ln86_1293_fu_404_p2 = (($signed(x_1_val_int_reg) < $signed(18'd262058)) ? 1'b1 : 1'b0);

assign icmp_ln86_1294_fu_410_p2 = (($signed(x_6_val_int_reg) < $signed(18'd1148)) ? 1'b1 : 1'b0);

assign icmp_ln86_1295_fu_416_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261540)) ? 1'b1 : 1'b0);

assign icmp_ln86_1296_fu_422_p2 = (($signed(x_1_val_int_reg) < $signed(18'd324)) ? 1'b1 : 1'b0);

assign icmp_ln86_1297_fu_428_p2 = (($signed(x_2_val_int_reg) < $signed(18'd197)) ? 1'b1 : 1'b0);

assign icmp_ln86_1298_fu_434_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261984)) ? 1'b1 : 1'b0);

assign icmp_ln86_1299_fu_440_p2 = (($signed(x_0_val_int_reg) < $signed(18'd1863)) ? 1'b1 : 1'b0);

assign icmp_ln86_1300_fu_446_p2 = (($signed(x_0_val_int_reg) < $signed(18'd1474)) ? 1'b1 : 1'b0);

assign icmp_ln86_1301_fu_452_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260811)) ? 1'b1 : 1'b0);

assign icmp_ln86_1302_fu_458_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261961)) ? 1'b1 : 1'b0);

assign icmp_ln86_1303_fu_464_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_1304_fu_470_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261541)) ? 1'b1 : 1'b0);

assign icmp_ln86_1305_fu_476_p2 = (($signed(x_14_val_int_reg) < $signed(18'd267)) ? 1'b1 : 1'b0);

assign icmp_ln86_1306_fu_482_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261389)) ? 1'b1 : 1'b0);

assign icmp_ln86_1307_fu_488_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261509)) ? 1'b1 : 1'b0);

assign icmp_ln86_1308_fu_494_p2 = (($signed(x_0_val_int_reg) < $signed(18'd324)) ? 1'b1 : 1'b0);

assign icmp_ln86_1309_fu_500_p2 = (($signed(x_14_val_int_reg) < $signed(18'd221)) ? 1'b1 : 1'b0);

assign icmp_ln86_1310_fu_506_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261340)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_326_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261322)) ? 1'b1 : 1'b0);

assign or_ln117_1156_fu_649_p2 = (and_ln102_1254_fu_607_p2 | and_ln102_1240_reg_1504);

assign or_ln117_1157_fu_661_p2 = (and_ln102_1245_reg_1522 | and_ln102_1240_reg_1504);

assign or_ln117_1158_fu_673_p2 = (or_ln117_1157_fu_661_p2 | and_ln102_1255_fu_616_p2);

assign or_ln117_1159_fu_763_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_1256_fu_744_p2);

assign or_ln117_1160_fu_706_p2 = (and_ln102_reg_1488_pp0_iter1_reg | and_ln102_1246_fu_598_p2);

assign or_ln117_1161_fu_775_p2 = (or_ln117_1160_reg_1561 | and_ln102_1257_fu_753_p2);

assign or_ln117_1162_fu_787_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_1241_reg_1539);

assign or_ln117_1163_fu_799_p2 = (or_ln117_1162_fu_787_p2 | and_ln102_1258_fu_758_p2);

assign or_ln117_1164_fu_813_p2 = (or_ln117_1162_fu_787_p2 | and_ln102_1247_fu_735_p2);

assign or_ln117_1165_fu_898_p2 = (or_ln117_1164_reg_1591 | and_ln102_1259_fu_879_p2);

assign or_ln117_1166_fu_914_p2 = (icmp_ln86_reg_1314_pp0_iter3_reg | and_ln102_1260_fu_884_p2);

assign or_ln117_1167_fu_926_p2 = (icmp_ln86_reg_1314_pp0_iter3_reg | and_ln102_1248_reg_1585);

assign or_ln117_1168_fu_938_p2 = (or_ln117_1167_fu_926_p2 | and_ln102_1261_fu_893_p2);

assign or_ln117_1169_fu_952_p2 = (icmp_ln86_reg_1314_pp0_iter3_reg | and_ln102_1242_reg_1579);

assign or_ln117_1170_fu_1010_p2 = (or_ln117_1169_reg_1624 | and_ln102_1262_fu_991_p2);

assign or_ln117_1171_fu_972_p2 = (or_ln117_1169_fu_952_p2 | and_ln102_1249_fu_869_p2);

assign or_ln117_1172_fu_1022_p2 = (or_ln117_1171_reg_1634 | and_ln102_1263_fu_1000_p2);

assign or_ln117_1173_fu_978_p2 = (icmp_ln86_reg_1314_pp0_iter3_reg | and_ln102_1239_reg_1567);

assign or_ln117_1174_fu_1042_p2 = (or_ln117_1173_reg_1640 | and_ln102_1264_fu_1005_p2);

assign or_ln117_1175_fu_1054_p2 = (or_ln117_1173_reg_1640 | and_ln102_1250_fu_987_p2);

assign or_ln117_1176_fu_1099_p2 = (or_ln117_1175_reg_1648 | and_ln102_1265_fu_1089_p2);

assign or_ln117_1177_fu_1104_p2 = (or_ln117_1173_reg_1640_pp0_iter5_reg | and_ln102_1243_reg_1606_pp0_iter5_reg);

assign or_ln117_1178_fu_1115_p2 = (or_ln117_1177_fu_1104_p2 | and_ln102_1266_fu_1094_p2);

assign or_ln117_1179_fu_1129_p2 = (or_ln117_1177_fu_1104_p2 | and_ln102_1251_fu_1080_p2);

assign or_ln117_1180_fu_1166_p2 = (or_ln117_1179_reg_1658 | and_ln102_1267_fu_1161_p2);

assign or_ln117_fu_568_p2 = (and_ln102_1253_fu_562_p2 | and_ln102_1244_fu_542_p2);

assign select_ln117_1243_fu_638_p3 = ((or_ln117_reg_1528[0:0] == 1'b1) ? select_ln117_fu_631_p3 : 2'd3);

assign select_ln117_1244_fu_654_p3 = ((and_ln102_1240_reg_1504[0:0] == 1'b1) ? zext_ln117_136_fu_645_p1 : 3'd4);

assign select_ln117_1245_fu_665_p3 = ((or_ln117_1156_fu_649_p2[0:0] == 1'b1) ? select_ln117_1244_fu_654_p3 : 3'd5);

assign select_ln117_1246_fu_679_p3 = ((or_ln117_1157_fu_661_p2[0:0] == 1'b1) ? select_ln117_1245_fu_665_p3 : 3'd6);

assign select_ln117_1247_fu_687_p3 = ((or_ln117_1158_fu_673_p2[0:0] == 1'b1) ? select_ln117_1246_fu_679_p3 : 3'd7);

assign select_ln117_1248_fu_699_p3 = ((and_ln102_reg_1488_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_137_fu_695_p1 : 4'd8);

assign select_ln117_1249_fu_768_p3 = ((or_ln117_1159_fu_763_p2[0:0] == 1'b1) ? select_ln117_1248_reg_1556 : 4'd9);

assign select_ln117_1250_fu_780_p3 = ((or_ln117_1160_reg_1561[0:0] == 1'b1) ? select_ln117_1249_fu_768_p3 : 4'd10);

assign select_ln117_1251_fu_791_p3 = ((or_ln117_1161_fu_775_p2[0:0] == 1'b1) ? select_ln117_1250_fu_780_p3 : 4'd11);

assign select_ln117_1252_fu_805_p3 = ((or_ln117_1162_fu_787_p2[0:0] == 1'b1) ? select_ln117_1251_fu_791_p3 : 4'd12);

assign select_ln117_1253_fu_819_p3 = ((or_ln117_1163_fu_799_p2[0:0] == 1'b1) ? select_ln117_1252_fu_805_p3 : 4'd13);

assign select_ln117_1254_fu_827_p3 = ((or_ln117_1164_fu_813_p2[0:0] == 1'b1) ? select_ln117_1253_fu_819_p3 : 4'd14);

assign select_ln117_1255_fu_903_p3 = ((or_ln117_1165_fu_898_p2[0:0] == 1'b1) ? select_ln117_1254_reg_1596 : 4'd15);

assign select_ln117_1256_fu_919_p3 = ((icmp_ln86_reg_1314_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_138_fu_910_p1 : 5'd16);

assign select_ln117_1257_fu_930_p3 = ((or_ln117_1166_fu_914_p2[0:0] == 1'b1) ? select_ln117_1256_fu_919_p3 : 5'd17);

assign select_ln117_1258_fu_944_p3 = ((or_ln117_1167_fu_926_p2[0:0] == 1'b1) ? select_ln117_1257_fu_930_p3 : 5'd18);

assign select_ln117_1259_fu_956_p3 = ((or_ln117_1168_fu_938_p2[0:0] == 1'b1) ? select_ln117_1258_fu_944_p3 : 5'd19);

assign select_ln117_1260_fu_964_p3 = ((or_ln117_1169_fu_952_p2[0:0] == 1'b1) ? select_ln117_1259_fu_956_p3 : 5'd20);

assign select_ln117_1261_fu_1015_p3 = ((or_ln117_1170_fu_1010_p2[0:0] == 1'b1) ? select_ln117_1260_reg_1629 : 5'd21);

assign select_ln117_1262_fu_1027_p3 = ((or_ln117_1171_reg_1634[0:0] == 1'b1) ? select_ln117_1261_fu_1015_p3 : 5'd22);

assign select_ln117_1263_fu_1034_p3 = ((or_ln117_1172_fu_1022_p2[0:0] == 1'b1) ? select_ln117_1262_fu_1027_p3 : 5'd23);

assign select_ln117_1264_fu_1047_p3 = ((or_ln117_1173_reg_1640[0:0] == 1'b1) ? select_ln117_1263_fu_1034_p3 : 5'd24);

assign select_ln117_1265_fu_1059_p3 = ((or_ln117_1174_fu_1042_p2[0:0] == 1'b1) ? select_ln117_1264_fu_1047_p3 : 5'd25);

assign select_ln117_1266_fu_1067_p3 = ((or_ln117_1175_fu_1054_p2[0:0] == 1'b1) ? select_ln117_1265_fu_1059_p3 : 5'd26);

assign select_ln117_1267_fu_1108_p3 = ((or_ln117_1176_fu_1099_p2[0:0] == 1'b1) ? select_ln117_1266_reg_1653 : 5'd27);

assign select_ln117_1268_fu_1121_p3 = ((or_ln117_1177_fu_1104_p2[0:0] == 1'b1) ? select_ln117_1267_fu_1108_p3 : 5'd28);

assign select_ln117_1269_fu_1135_p3 = ((or_ln117_1178_fu_1115_p2[0:0] == 1'b1) ? select_ln117_1268_fu_1121_p3 : 5'd29);

assign select_ln117_1270_fu_1143_p3 = ((or_ln117_1179_fu_1129_p2[0:0] == 1'b1) ? select_ln117_1269_fu_1135_p3 : 5'd30);

assign select_ln117_fu_631_p3 = ((and_ln102_1244_reg_1516[0:0] == 1'b1) ? zext_ln117_fu_627_p1 : 2'd2);

assign xor_ln104_614_fu_518_p2 = (icmp_ln86_1281_reg_1325 ^ 1'd1);

assign xor_ln104_615_fu_715_p2 = (icmp_ln86_1282_reg_1330_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_616_fu_532_p2 = (icmp_ln86_1283_reg_1336 ^ 1'd1);

assign xor_ln104_617_fu_583_p2 = (icmp_ln86_1284_reg_1342_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_618_fu_835_p2 = (icmp_ln86_1285_reg_1348_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_619_fu_849_p2 = (icmp_ln86_1286_reg_1354_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_620_fu_547_p2 = (icmp_ln86_1287_reg_1360 ^ 1'd1);

assign xor_ln104_621_fu_593_p2 = (icmp_ln86_1288_reg_1366_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_622_fu_730_p2 = (icmp_ln86_1289_reg_1372_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_623_fu_859_p2 = (icmp_ln86_1290_reg_1378_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_624_fu_864_p2 = (icmp_ln86_1291_reg_1384_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_625_fu_982_p2 = (icmp_ln86_1292_reg_1390_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_626_fu_1075_p2 = (icmp_ln86_1293_reg_1396_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_627_fu_1151_p2 = (icmp_ln86_1294_reg_1402_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_574_p2 = (icmp_ln86_reg_1314_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_621_p2 = (1'd1 ^ and_ln102_1252_fu_603_p2);

assign zext_ln117_136_fu_645_p1 = select_ln117_1243_fu_638_p3;

assign zext_ln117_137_fu_695_p1 = select_ln117_1247_fu_687_p3;

assign zext_ln117_138_fu_910_p1 = select_ln117_1255_fu_903_p3;

assign zext_ln117_fu_627_p1 = xor_ln117_fu_621_p2;

endmodule //my_prj_decision_function_45
