<profile>

<section name = "Vitis HLS Report for 'mac_logger'" level="0">
<item name = "Date">Thu Nov 10 17:25:02 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">maclogger</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5ev-sfvc784-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.977 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="dataflow_in_loop_VITIS_LOOP_697_1_U0">dataflow_in_loop_VITIS_LOOP_697_1, ?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_697_1">?, ?, ?, -, -, 65535, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 165, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 6, 11110, 17118, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 32, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 4, 14, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="axilites_s_axi_U">axilites_s_axi, 0, 0, 1706, 2888, 0</column>
<column name="dataflow_in_loop_VITIS_LOOP_697_1_U0">dataflow_in_loop_VITIS_LOOP_697_1, 4, 6, 7274, 9571, 0</column>
<column name="fifo_axi_full_m_axi_U">fifo_axi_full_m_axi, 0, 0, 710, 1274, 0</column>
<column name="mac_fifo_m_axi_U">mac_fifo_m_axi, 0, 0, 710, 1274, 0</column>
<column name="ps_m_axi_U">ps_m_axi, 0, 0, 710, 2111, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="loop_dataflow_input_count">+, 0, 76, 18, 16, 1</column>
<column name="loop_dataflow_output_count">+, 0, 76, 18, 16, 1</column>
<column name="bound_minus_1">-, 0, 13, 4, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="loop_dataflow_input_count">9, 2, 16, 32</column>
<column name="loop_dataflow_output_count">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="loop_dataflow_input_count">16, 0, 16, 0</column>
<column name="loop_dataflow_output_count">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_axilites_AWVALID">in, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_AWREADY">out, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_AWADDR">in, 9, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_WVALID">in, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_WREADY">out, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_WDATA">in, 32, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_WSTRB">in, 4, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_ARVALID">in, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_ARREADY">out, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_ARADDR">in, 9, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_RVALID">out, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_RREADY">in, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_RDATA">out, 32, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_RRESP">out, 2, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_BVALID">out, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_BREADY">in, 1, s_axi, axilites, scalar</column>
<column name="s_axi_axilites_BRESP">out, 2, s_axi, axilites, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, mac_logger, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, mac_logger, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, mac_logger, return value</column>
<column name="m_axi_fifo_axi_full_AWVALID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWREADY">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWADDR">out, 64, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWLEN">out, 8, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWSIZE">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWBURST">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWLOCK">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWCACHE">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWPROT">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWQOS">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWREGION">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_AWUSER">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WVALID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WREADY">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WDATA">out, 32, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WSTRB">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WLAST">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_WUSER">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARVALID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARREADY">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARADDR">out, 64, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARID">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARLEN">out, 8, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARSIZE">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARBURST">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARLOCK">out, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARCACHE">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARPROT">out, 3, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARQOS">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARREGION">out, 4, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_ARUSER">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RVALID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RREADY">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RDATA">in, 32, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RLAST">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RUSER">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_RRESP">in, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BVALID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BREADY">out, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BRESP">in, 2, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BID">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_fifo_axi_full_BUSER">in, 1, m_axi, fifo_axi_full, pointer</column>
<column name="m_axi_mac_fifo_AWVALID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWREADY">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWADDR">out, 64, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWLEN">out, 8, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWSIZE">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWBURST">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWLOCK">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWCACHE">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWPROT">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWQOS">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWREGION">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_AWUSER">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WVALID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WREADY">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WDATA">out, 32, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WSTRB">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WLAST">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_WUSER">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARVALID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARREADY">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARADDR">out, 64, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARID">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARLEN">out, 8, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARSIZE">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARBURST">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARLOCK">out, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARCACHE">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARPROT">out, 3, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARQOS">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARREGION">out, 4, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_ARUSER">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RVALID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RREADY">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RDATA">in, 32, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RLAST">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RUSER">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_RRESP">in, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BVALID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BREADY">out, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BRESP">in, 2, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BID">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_mac_fifo_BUSER">in, 1, m_axi, mac_fifo, pointer</column>
<column name="m_axi_ps_AWVALID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWREADY">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWADDR">out, 64, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWLEN">out, 8, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWSIZE">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWBURST">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWLOCK">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWCACHE">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWPROT">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWQOS">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWREGION">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_AWUSER">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WVALID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WREADY">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WDATA">out, 32, m_axi, ps, pointer</column>
<column name="m_axi_ps_WSTRB">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_WLAST">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_WUSER">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARVALID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARREADY">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARADDR">out, 64, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARID">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARLEN">out, 8, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARSIZE">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARBURST">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARLOCK">out, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARCACHE">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARPROT">out, 3, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARQOS">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARREGION">out, 4, m_axi, ps, pointer</column>
<column name="m_axi_ps_ARUSER">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RVALID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RREADY">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RDATA">in, 32, m_axi, ps, pointer</column>
<column name="m_axi_ps_RLAST">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RUSER">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_RRESP">in, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_BVALID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_BREADY">out, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_BRESP">in, 2, m_axi, ps, pointer</column>
<column name="m_axi_ps_BID">in, 1, m_axi, ps, pointer</column>
<column name="m_axi_ps_BUSER">in, 1, m_axi, ps, pointer</column>
<column name="timestamp">in, 64, ap_none, timestamp, scalar</column>
</table>
</item>
</section>
</profile>
