Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2023.2 (Version 2023.2.0.8)
Date: Tue Nov  7 10:11:55 2023

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S005         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-------------------------------------------------------------+
| Topcell | blink                                                       |
| Format  | Verilog                                                     |
| Source  | C:\00digitalesysteme\01-projekt\projekt1\synthesis\blink.vm |
+---------+-------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 19   | 6060  | 0.31       |
| DFF                       | 27   | 6060  | 0.45       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 3    | 84    | 3.57       |
| -- Single-ended I/O       | 3    | 84    | 3.57       |
| -- Differential I/O Pairs | 0    | 38    | 0.00       |
| RAM64x18                  | 0    | 11    | 0.00       |
| RAM1K18                   | 0    | 10    | 0.00       |
| MACC                      | 0    | 11    | 0.00       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 19   | 27  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 19   | 27  |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 1            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  2    |  1     |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------+
| Fanout | Type    | Name                             |
+--------+---------+----------------------------------+
| 27     | INT_NET | Net   : rst_c                    |
|        |         | Driver: rst_ibuf_RNIUUM5/U0_RGB1 |
|        |         | Source: NETLIST                  |
| 27     | INT_NET | Net   : clk_c                    |
|        |         | Driver: clk_ibuf_RNIVTI2/U0_RGB1 |
|        |         | Source: NETLIST                  |
+--------+---------+----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------+
| Fanout | Type    | Name                    |
+--------+---------+-------------------------+
| 10     | INT_NET | Net   : p1.un2_reg_22_Z |
|        |         | Driver: p1.un2_reg_22   |
| 10     | INT_NET | Net   : p1.un2_reg_23_Z |
|        |         | Driver: p1.un2_reg_23   |
| 5      | INT_NET | Net   : reg_Z[25]       |
|        |         | Driver: reg[25]         |
| 2      | INT_NET | Net   : reg_Z[24]       |
|        |         | Driver: reg[24]         |
| 2      | INT_NET | Net   : reg_Z[23]       |
|        |         | Driver: reg[23]         |
| 2      | INT_NET | Net   : reg_Z[22]       |
|        |         | Driver: reg[22]         |
| 2      | INT_NET | Net   : reg_Z[21]       |
|        |         | Driver: reg[21]         |
| 2      | INT_NET | Net   : reg_Z[20]       |
|        |         | Driver: reg[20]         |
| 2      | INT_NET | Net   : reg_Z[19]       |
|        |         | Driver: reg[19]         |
| 2      | INT_NET | Net   : reg_Z[18]       |
|        |         | Driver: reg[18]         |
+--------+---------+-------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------+
| Fanout | Type    | Name                    |
+--------+---------+-------------------------+
| 10     | INT_NET | Net   : p1.un2_reg_22_Z |
|        |         | Driver: p1.un2_reg_22   |
| 10     | INT_NET | Net   : p1.un2_reg_23_Z |
|        |         | Driver: p1.un2_reg_23   |
| 5      | INT_NET | Net   : reg_Z[25]       |
|        |         | Driver: reg[25]         |
| 2      | INT_NET | Net   : reg_Z[24]       |
|        |         | Driver: reg[24]         |
| 2      | INT_NET | Net   : reg_Z[23]       |
|        |         | Driver: reg[23]         |
| 2      | INT_NET | Net   : reg_Z[22]       |
|        |         | Driver: reg[22]         |
| 2      | INT_NET | Net   : reg_Z[21]       |
|        |         | Driver: reg[21]         |
| 2      | INT_NET | Net   : reg_Z[20]       |
|        |         | Driver: reg[20]         |
| 2      | INT_NET | Net   : reg_Z[19]       |
|        |         | Driver: reg[19]         |
| 2      | INT_NET | Net   : reg_Z[18]       |
|        |         | Driver: reg[18]         |
+--------+---------+-------------------------+

