

================================================================
== Vitis HLS Report for 'VMixHlsDataFlowFunction'
================================================================
* Date:           Thu Jul 18 12:04:19 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline |
    |   min   |   max   |    min    |    max    |  min |   max   |   Type   |
    +---------+---------+-----------+-----------+------+---------+----------+
    |     4430|  8316006|  44.300 us|  83.160 ms|  4419|  8316007|  dataflow|
    +---------+---------+-----------+-----------+------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_2_val26_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_layerScaleFactor_2_val26"   --->   Operation 23 'read' 'HwReg_layerScaleFactor_2_val26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_1_val25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_layerScaleFactor_1_val25"   --->   Operation 24 'read' 'HwReg_layerScaleFactor_1_val25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerHeight_2_val"   --->   Operation 25 'read' 'HwReg_layerHeight_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerHeight_1_val"   --->   Operation 26 'read' 'HwReg_layerHeight_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerWidth_2_val"   --->   Operation 27 'read' 'HwReg_layerWidth_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerWidth_1_val"   --->   Operation 28 'read' 'HwReg_layerWidth_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%HwReg_layerStartY_2_val20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartY_2_val20"   --->   Operation 29 'read' 'HwReg_layerStartY_2_val20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%HwReg_layerStartY_1_val19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartY_1_val19"   --->   Operation 30 'read' 'HwReg_layerStartY_1_val19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%HwReg_layerStartX_2_val18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartX_2_val18"   --->   Operation 31 'read' 'HwReg_layerStartX_2_val18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%HwReg_layerStartX_1_val17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartX_1_val17"   --->   Operation 32 'read' 'HwReg_layerStartX_1_val17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_2_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %HwReg_layerEnableFlag_2_val"   --->   Operation 33 'read' 'HwReg_layerEnableFlag_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_1_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %HwReg_layerEnableFlag_1_val"   --->   Operation 34 'read' 'HwReg_layerEnableFlag_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_0_val_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %HwReg_layerEnableFlag_0_val"   --->   Operation 35 'read' 'HwReg_layerEnableFlag_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%HwReg_layerEnable_val16_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %HwReg_layerEnable_val16"   --->   Operation 36 'read' 'HwReg_layerEnable_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%HwReg_height_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %HwReg_height_val"   --->   Operation 37 'read' 'HwReg_height_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%HwReg_width_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %HwReg_width_val"   --->   Operation 38 'read' 'HwReg_width_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_2_val26_c = alloca i32 1"   --->   Operation 39 'alloca' 'HwReg_layerScaleFactor_2_val26_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 8> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_1_val25_c = alloca i32 1"   --->   Operation 40 'alloca' 'HwReg_layerScaleFactor_1_val25_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_2_val_c36 = alloca i32 1"   --->   Operation 41 'alloca' 'HwReg_layerHeight_2_val_c36' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_2_val_c35 = alloca i32 1"   --->   Operation 42 'alloca' 'HwReg_layerHeight_2_val_c35' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_2_val_c34 = alloca i32 1"   --->   Operation 43 'alloca' 'HwReg_layerHeight_2_val_c34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_2_val_c33 = alloca i32 1"   --->   Operation 44 'alloca' 'HwReg_layerHeight_2_val_c33' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_2_val_c = alloca i32 1"   --->   Operation 45 'alloca' 'HwReg_layerHeight_2_val_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_val_c32 = alloca i32 1"   --->   Operation 46 'alloca' 'HwReg_layerHeight_1_val_c32' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_val_c31 = alloca i32 1"   --->   Operation 47 'alloca' 'HwReg_layerHeight_1_val_c31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_val_c30 = alloca i32 1"   --->   Operation 48 'alloca' 'HwReg_layerHeight_1_val_c30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_val_c29 = alloca i32 1"   --->   Operation 49 'alloca' 'HwReg_layerHeight_1_val_c29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%HwReg_layerHeight_1_val_c = alloca i32 1"   --->   Operation 50 'alloca' 'HwReg_layerHeight_1_val_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_2_val_c28 = alloca i32 1"   --->   Operation 51 'alloca' 'HwReg_layerWidth_2_val_c28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_2_val_c27 = alloca i32 1"   --->   Operation 52 'alloca' 'HwReg_layerWidth_2_val_c27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_2_val_c26 = alloca i32 1"   --->   Operation 53 'alloca' 'HwReg_layerWidth_2_val_c26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_2_val_c25 = alloca i32 1"   --->   Operation 54 'alloca' 'HwReg_layerWidth_2_val_c25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_2_val_c = alloca i32 1"   --->   Operation 55 'alloca' 'HwReg_layerWidth_2_val_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_val_c24 = alloca i32 1"   --->   Operation 56 'alloca' 'HwReg_layerWidth_1_val_c24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_val_c23 = alloca i32 1"   --->   Operation 57 'alloca' 'HwReg_layerWidth_1_val_c23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_val_c22 = alloca i32 1"   --->   Operation 58 'alloca' 'HwReg_layerWidth_1_val_c22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_val_c21 = alloca i32 1"   --->   Operation 59 'alloca' 'HwReg_layerWidth_1_val_c21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%HwReg_layerWidth_1_val_c = alloca i32 1"   --->   Operation 60 'alloca' 'HwReg_layerWidth_1_val_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%HwReg_layerStartY_2_val20_c = alloca i32 1"   --->   Operation 61 'alloca' 'HwReg_layerStartY_2_val20_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%HwReg_layerStartY_1_val19_c = alloca i32 1"   --->   Operation 62 'alloca' 'HwReg_layerStartY_1_val19_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%HwReg_layerStartX_2_val18_c = alloca i32 1"   --->   Operation 63 'alloca' 'HwReg_layerStartX_2_val18_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%HwReg_layerStartX_1_val17_c = alloca i32 1"   --->   Operation 64 'alloca' 'HwReg_layerStartX_1_val17_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_2_val_c20 = alloca i32 1"   --->   Operation 65 'alloca' 'HwReg_layerEnableFlag_2_val_c20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_2_val_c19 = alloca i32 1"   --->   Operation 66 'alloca' 'HwReg_layerEnableFlag_2_val_c19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_2_val_c18 = alloca i32 1"   --->   Operation 67 'alloca' 'HwReg_layerEnableFlag_2_val_c18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_2_val_c = alloca i32 1"   --->   Operation 68 'alloca' 'HwReg_layerEnableFlag_2_val_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_1_val_c17 = alloca i32 1"   --->   Operation 69 'alloca' 'HwReg_layerEnableFlag_1_val_c17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_1_val_c16 = alloca i32 1"   --->   Operation 70 'alloca' 'HwReg_layerEnableFlag_1_val_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_1_val_c15 = alloca i32 1"   --->   Operation 71 'alloca' 'HwReg_layerEnableFlag_1_val_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_1_val_c = alloca i32 1"   --->   Operation 72 'alloca' 'HwReg_layerEnableFlag_1_val_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_0_val_c14 = alloca i32 1"   --->   Operation 73 'alloca' 'HwReg_layerEnableFlag_0_val_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_0_val_c13 = alloca i32 1"   --->   Operation 74 'alloca' 'HwReg_layerEnableFlag_0_val_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%HwReg_layerEnableFlag_0_val_c = alloca i32 1"   --->   Operation 75 'alloca' 'HwReg_layerEnableFlag_0_val_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%HwReg_layerEnable_val16_c12 = alloca i32 1"   --->   Operation 76 'alloca' 'HwReg_layerEnable_val16_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 7> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%HwReg_layerEnable_val16_c = alloca i32 1"   --->   Operation 77 'alloca' 'HwReg_layerEnable_val16_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%srcLayer0 = alloca i32 1"   --->   Operation 78 'alloca' 'srcLayer0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%srcLayer0Yuv422 = alloca i32 1"   --->   Operation 79 'alloca' 'srcLayer0Yuv422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%srcLayer0Yuv = alloca i32 1"   --->   Operation 80 'alloca' 'srcLayer0Yuv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%outLayer0 = alloca i32 1"   --->   Operation 81 'alloca' 'outLayer0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%outYuv = alloca i32 1"   --->   Operation 82 'alloca' 'outYuv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out422 = alloca i32 1"   --->   Operation 83 'alloca' 'out422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%out420 = alloca i32 1"   --->   Operation 84 'alloca' 'out420' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%srcLayer1 = alloca i32 1"   --->   Operation 85 'alloca' 'srcLayer1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%srcLayer1x = alloca i32 1"   --->   Operation 86 'alloca' 'srcLayer1x' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%outLayer1 = alloca i32 1"   --->   Operation 87 'alloca' 'outLayer1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%srcLayer1Yuv = alloca i32 1"   --->   Operation 88 'alloca' 'srcLayer1Yuv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%srcLayer1Yuv422 = alloca i32 1"   --->   Operation 89 'alloca' 'srcLayer1Yuv422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%srcLayer1Rgb = alloca i32 1"   --->   Operation 90 'alloca' 'srcLayer1Rgb' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%srcLayer2 = alloca i32 1"   --->   Operation 91 'alloca' 'srcLayer2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%srcLayer2x = alloca i32 1"   --->   Operation 92 'alloca' 'srcLayer2x' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%outLayer2 = alloca i32 1"   --->   Operation 93 'alloca' 'outLayer2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%srcLayer2Yuv = alloca i32 1"   --->   Operation 94 'alloca' 'srcLayer2Yuv' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%srcLayer2Yuv422 = alloca i32 1"   --->   Operation 95 'alloca' 'srcLayer2Yuv422' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%srcLayer2Rgb = alloca i32 1"   --->   Operation 96 'alloca' 'srcLayer2Rgb' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 97 [1/1] (3.28ns)   --->   "%call_ln0 = call void @entry_proc, i3 %HwReg_layerEnable_val16_read, i3 %HwReg_layerEnable_val16_c12, i16 %HwReg_layerStartX_1_val17_read, i16 %HwReg_layerStartX_1_val17_c, i16 %HwReg_layerStartX_2_val18_read, i16 %HwReg_layerStartX_2_val18_c, i16 %HwReg_layerStartY_1_val19_read, i16 %HwReg_layerStartY_1_val19_c, i16 %HwReg_layerStartY_2_val20_read, i16 %HwReg_layerStartY_2_val20_c, i8 %HwReg_layerScaleFactor_1_val25_read, i8 %HwReg_layerScaleFactor_1_val25_c, i8 %HwReg_layerScaleFactor_2_val26_read, i8 %HwReg_layerScaleFactor_2_val26_c"   --->   Operation 97 'call' 'call_ln0' <Predicate = true> <Delay = 3.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 98 [2/2] (3.40ns)   --->   "%call_ln630 = call void @AXIvideo2MultiPixStream.1, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %srcLayer0, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_read, i1 %HwReg_layerEnableFlag_0_val_c14" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:630]   --->   Operation 98 'call' 'call_ln630' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 99 [2/2] (3.40ns)   --->   "%call_ln691 = call void @AXIvideo2MultiPixStream.5, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %srcLayer1, i16 %HwReg_layerHeight_1_val_read, i16 %HwReg_layerWidth_1_val_read, i1 %HwReg_layerEnableFlag_1_val_read, i1 %HwReg_layerEnableFlag_1_val_c17, i16 %HwReg_layerWidth_1_val_c24, i16 %HwReg_layerHeight_1_val_c32" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691]   --->   Operation 99 'call' 'call_ln691' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 100 [2/2] (3.40ns)   --->   "%call_ln761 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i24 %srcLayer2, i16 %HwReg_layerHeight_2_val_read, i16 %HwReg_layerWidth_2_val_read, i1 %HwReg_layerEnableFlag_2_val_read, i1 %HwReg_layerEnableFlag_2_val_c20, i16 %HwReg_layerWidth_2_val_c28, i16 %HwReg_layerHeight_2_val_c36" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 100 'call' 'call_ln761' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln630 = call void @AXIvideo2MultiPixStream.1, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %srcLayer0, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_read, i1 %HwReg_layerEnableFlag_0_val_c14" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:630]   --->   Operation 101 'call' 'call_ln630' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln691 = call void @AXIvideo2MultiPixStream.5, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, i24 %srcLayer1, i16 %HwReg_layerHeight_1_val_read, i16 %HwReg_layerWidth_1_val_read, i1 %HwReg_layerEnableFlag_1_val_read, i1 %HwReg_layerEnableFlag_1_val_c17, i16 %HwReg_layerWidth_1_val_c24, i16 %HwReg_layerHeight_1_val_c32" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:691]   --->   Operation 102 'call' 'call_ln691' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln761 = call void @AXIvideo2MultiPixStream, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, i24 %srcLayer2, i16 %HwReg_layerHeight_2_val_read, i16 %HwReg_layerWidth_2_val_read, i1 %HwReg_layerEnableFlag_2_val_read, i1 %HwReg_layerEnableFlag_2_val_c20, i16 %HwReg_layerWidth_2_val_c28, i16 %HwReg_layerHeight_2_val_c36" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:761]   --->   Operation 103 'call' 'call_ln761' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln634 = call void @v_mix_420_to_422<false>.2, i24 %srcLayer0, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_c14, i24 %srcLayer0Yuv422, i1 %HwReg_layerEnableFlag_0_val_c13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:634]   --->   Operation 104 'call' 'call_ln634' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln696 = call void @v_mix_420_to_422<false>.6, i24 %srcLayer1, i16 %HwReg_layerHeight_1_val_c32, i16 %HwReg_layerWidth_1_val_c24, i1 %HwReg_layerEnableFlag_1_val_c17, i24 %srcLayer1Yuv422, i1 %HwReg_layerEnableFlag_1_val_c16, i16 %HwReg_layerWidth_1_val_c23, i16 %HwReg_layerHeight_1_val_c31" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:696]   --->   Operation 105 'call' 'call_ln696' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln766 = call void @v_mix_420_to_422<false>, i24 %srcLayer2, i16 %HwReg_layerHeight_2_val_c36, i16 %HwReg_layerWidth_2_val_c28, i1 %HwReg_layerEnableFlag_2_val_c20, i24 %srcLayer2Yuv422, i1 %HwReg_layerEnableFlag_2_val_c19, i16 %HwReg_layerWidth_2_val_c27, i16 %HwReg_layerHeight_2_val_c35" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:766]   --->   Operation 106 'call' 'call_ln766' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln634 = call void @v_mix_420_to_422<false>.2, i24 %srcLayer0, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_c14, i24 %srcLayer0Yuv422, i1 %HwReg_layerEnableFlag_0_val_c13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:634]   --->   Operation 107 'call' 'call_ln634' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln696 = call void @v_mix_420_to_422<false>.6, i24 %srcLayer1, i16 %HwReg_layerHeight_1_val_c32, i16 %HwReg_layerWidth_1_val_c24, i1 %HwReg_layerEnableFlag_1_val_c17, i24 %srcLayer1Yuv422, i1 %HwReg_layerEnableFlag_1_val_c16, i16 %HwReg_layerWidth_1_val_c23, i16 %HwReg_layerHeight_1_val_c31" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:696]   --->   Operation 108 'call' 'call_ln696' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln766 = call void @v_mix_420_to_422<false>, i24 %srcLayer2, i16 %HwReg_layerHeight_2_val_c36, i16 %HwReg_layerWidth_2_val_c28, i1 %HwReg_layerEnableFlag_2_val_c20, i24 %srcLayer2Yuv422, i1 %HwReg_layerEnableFlag_2_val_c19, i16 %HwReg_layerWidth_2_val_c27, i16 %HwReg_layerHeight_2_val_c35" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:766]   --->   Operation 109 'call' 'call_ln766' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln638 = call void @v_mix_422_to_444<false>.3, i24 %srcLayer0Yuv422, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_c13, i24 %srcLayer0Yuv, i1 %HwReg_layerEnableFlag_0_val_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:638]   --->   Operation 110 'call' 'call_ln638' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln699 = call void @v_mix_422_to_444<false>.7, i24 %srcLayer1Yuv422, i16 %HwReg_layerHeight_1_val_c31, i16 %HwReg_layerWidth_1_val_c23, i1 %HwReg_layerEnableFlag_1_val_c16, i24 %srcLayer1Yuv, i1 %HwReg_layerEnableFlag_1_val_c15, i16 %HwReg_layerWidth_1_val_c22, i16 %HwReg_layerHeight_1_val_c30" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:699]   --->   Operation 111 'call' 'call_ln699' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln769 = call void @v_mix_422_to_444<false>, i24 %srcLayer2Yuv422, i16 %HwReg_layerHeight_2_val_c35, i16 %HwReg_layerWidth_2_val_c27, i1 %HwReg_layerEnableFlag_2_val_c19, i24 %srcLayer2Yuv, i1 %HwReg_layerEnableFlag_2_val_c18, i16 %HwReg_layerWidth_2_val_c26, i16 %HwReg_layerHeight_2_val_c34" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:769]   --->   Operation 112 'call' 'call_ln769' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln638 = call void @v_mix_422_to_444<false>.3, i24 %srcLayer0Yuv422, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_c13, i24 %srcLayer0Yuv, i1 %HwReg_layerEnableFlag_0_val_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:638]   --->   Operation 113 'call' 'call_ln638' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln699 = call void @v_mix_422_to_444<false>.7, i24 %srcLayer1Yuv422, i16 %HwReg_layerHeight_1_val_c31, i16 %HwReg_layerWidth_1_val_c23, i1 %HwReg_layerEnableFlag_1_val_c16, i24 %srcLayer1Yuv, i1 %HwReg_layerEnableFlag_1_val_c15, i16 %HwReg_layerWidth_1_val_c22, i16 %HwReg_layerHeight_1_val_c30" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:699]   --->   Operation 114 'call' 'call_ln699' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln769 = call void @v_mix_422_to_444<false>, i24 %srcLayer2Yuv422, i16 %HwReg_layerHeight_2_val_c35, i16 %HwReg_layerWidth_2_val_c27, i1 %HwReg_layerEnableFlag_2_val_c19, i24 %srcLayer2Yuv, i1 %HwReg_layerEnableFlag_2_val_c18, i16 %HwReg_layerWidth_2_val_c26, i16 %HwReg_layerHeight_2_val_c34" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:769]   --->   Operation 115 'call' 'call_ln769' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 116 [2/2] (0.00ns)   --->   "%call_ln642 = call void @v_mix_yuv2rgb<false>.4, i24 %srcLayer0Yuv, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_c, i24 %outLayer0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:642]   --->   Operation 116 'call' 'call_ln642' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln702 = call void @v_mix_yuv2rgb<false>.8, i24 %srcLayer1Yuv, i16 %HwReg_layerHeight_1_val_c30, i16 %HwReg_layerWidth_1_val_c22, i1 %HwReg_layerEnableFlag_1_val_c15, i24 %srcLayer1Rgb, i1 %HwReg_layerEnableFlag_1_val_c, i16 %HwReg_layerWidth_1_val_c21, i16 %HwReg_layerHeight_1_val_c29" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:702]   --->   Operation 117 'call' 'call_ln702' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln772 = call void @v_mix_yuv2rgb<false>, i24 %srcLayer2Yuv, i16 %HwReg_layerHeight_2_val_c34, i16 %HwReg_layerWidth_2_val_c26, i1 %HwReg_layerEnableFlag_2_val_c18, i24 %srcLayer2Rgb, i1 %HwReg_layerEnableFlag_2_val_c, i16 %HwReg_layerWidth_2_val_c25, i16 %HwReg_layerHeight_2_val_c33" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:772]   --->   Operation 118 'call' 'call_ln772' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln642 = call void @v_mix_yuv2rgb<false>.4, i24 %srcLayer0Yuv, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i1 %HwReg_layerEnableFlag_0_val_c, i24 %outLayer0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:642]   --->   Operation 119 'call' 'call_ln642' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln702 = call void @v_mix_yuv2rgb<false>.8, i24 %srcLayer1Yuv, i16 %HwReg_layerHeight_1_val_c30, i16 %HwReg_layerWidth_1_val_c22, i1 %HwReg_layerEnableFlag_1_val_c15, i24 %srcLayer1Rgb, i1 %HwReg_layerEnableFlag_1_val_c, i16 %HwReg_layerWidth_1_val_c21, i16 %HwReg_layerHeight_1_val_c29" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:702]   --->   Operation 120 'call' 'call_ln702' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln772 = call void @v_mix_yuv2rgb<false>, i24 %srcLayer2Yuv, i16 %HwReg_layerHeight_2_val_c34, i16 %HwReg_layerWidth_2_val_c26, i1 %HwReg_layerEnableFlag_2_val_c18, i24 %srcLayer2Rgb, i1 %HwReg_layerEnableFlag_2_val_c, i16 %HwReg_layerWidth_2_val_c25, i16 %HwReg_layerHeight_2_val_c33" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:772]   --->   Operation 121 'call' 'call_ln772' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln709 = call void @v_mix_upsample<false>.9, i24 %srcLayer1Rgb, i16 %HwReg_layerHeight_1_val_c29, i16 %HwReg_layerWidth_1_val_c21, i1 %HwReg_layerEnableFlag_1_val_c, i24 %srcLayer1x, i16 %HwReg_layerWidth_1_val_c, i16 %HwReg_layerHeight_1_val_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:709]   --->   Operation 122 'call' 'call_ln709' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln779 = call void @v_mix_upsample<false>, i24 %srcLayer2Rgb, i16 %HwReg_layerHeight_2_val_c33, i16 %HwReg_layerWidth_2_val_c25, i1 %HwReg_layerEnableFlag_2_val_c, i24 %srcLayer2x, i16 %HwReg_layerWidth_2_val_c, i16 %HwReg_layerHeight_2_val_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 123 'call' 'call_ln779' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln709 = call void @v_mix_upsample<false>.9, i24 %srcLayer1Rgb, i16 %HwReg_layerHeight_1_val_c29, i16 %HwReg_layerWidth_1_val_c21, i1 %HwReg_layerEnableFlag_1_val_c, i24 %srcLayer1x, i16 %HwReg_layerWidth_1_val_c, i16 %HwReg_layerHeight_1_val_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:709]   --->   Operation 124 'call' 'call_ln709' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln779 = call void @v_mix_upsample<false>, i24 %srcLayer2Rgb, i16 %HwReg_layerHeight_2_val_c33, i16 %HwReg_layerWidth_2_val_c25, i1 %HwReg_layerEnableFlag_2_val_c, i24 %srcLayer2x, i16 %HwReg_layerWidth_2_val_c, i16 %HwReg_layerHeight_2_val_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 125 'call' 'call_ln779' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%HwReg_background_V_B_val14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_V_B_val14"   --->   Operation 126 'read' 'HwReg_background_V_B_val14_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%HwReg_background_U_G_val13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_U_G_val13"   --->   Operation 127 'read' 'HwReg_background_U_G_val13_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%HwReg_background_Y_R_val12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_background_Y_R_val12"   --->   Operation 128 'read' 'HwReg_background_Y_R_val12_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln717 = call void @v_mix_core_alpha<false, false>, i24 %outLayer0, i24 %srcLayer1x, i12 %HwReg_width_val_read, i12 %HwReg_height_val_read, i8 %HwReg_background_Y_R_val12_read, i8 %HwReg_background_U_G_val13_read, i8 %HwReg_background_V_B_val14_read, i3 %HwReg_layerEnable_val16_c12, i16 %HwReg_layerStartX_1_val17_c, i16 %HwReg_layerStartY_1_val19_c, i16 %HwReg_layerWidth_1_val_c, i16 %HwReg_layerHeight_1_val_c, i8 %HwReg_layerScaleFactor_1_val25_c, i24 %outLayer1, i3 %HwReg_layerEnable_val16_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 129 'call' 'call_ln717' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.54>
ST_12 : Operation 130 [1/2] (1.54ns)   --->   "%call_ln717 = call void @v_mix_core_alpha<false, false>, i24 %outLayer0, i24 %srcLayer1x, i12 %HwReg_width_val_read, i12 %HwReg_height_val_read, i8 %HwReg_background_Y_R_val12_read, i8 %HwReg_background_U_G_val13_read, i8 %HwReg_background_V_B_val14_read, i3 %HwReg_layerEnable_val16_c12, i16 %HwReg_layerStartX_1_val17_c, i16 %HwReg_layerStartY_1_val19_c, i16 %HwReg_layerWidth_1_val_c, i16 %HwReg_layerHeight_1_val_c, i8 %HwReg_layerScaleFactor_1_val25_c, i24 %outLayer1, i3 %HwReg_layerEnable_val16_c" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717]   --->   Operation 130 'call' 'call_ln717' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln787 = call void @v_mix_core_alpha<false, false>.10, i24 %outLayer1, i24 %srcLayer2x, i12 %HwReg_width_val_read, i12 %HwReg_height_val_read, i3 %HwReg_layerEnable_val16_c, i16 %HwReg_layerStartX_2_val18_c, i16 %HwReg_layerStartY_2_val20_c, i16 %HwReg_layerWidth_2_val_c, i16 %HwReg_layerHeight_2_val_c, i8 %HwReg_layerScaleFactor_2_val26_c, i24 %outLayer2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:787]   --->   Operation 131 'call' 'call_ln787' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.54>
ST_14 : Operation 132 [1/2] (1.54ns)   --->   "%call_ln787 = call void @v_mix_core_alpha<false, false>.10, i24 %outLayer1, i24 %srcLayer2x, i12 %HwReg_width_val_read, i12 %HwReg_height_val_read, i3 %HwReg_layerEnable_val16_c, i16 %HwReg_layerStartX_2_val18_c, i16 %HwReg_layerStartY_2_val20_c, i16 %HwReg_layerWidth_2_val_c, i16 %HwReg_layerHeight_2_val_c, i8 %HwReg_layerScaleFactor_2_val26_c, i24 %outLayer2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:787]   --->   Operation 132 'call' 'call_ln787' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 133 [2/2] (0.00ns)   --->   "%call_ln1787 = call void @v_mix_rgb2yuv<false>, i24 %outLayer2, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i24 %outYuv" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1787]   --->   Operation 133 'call' 'call_ln1787' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.54>
ST_16 : Operation 134 [1/2] (1.54ns)   --->   "%call_ln1787 = call void @v_mix_rgb2yuv<false>, i24 %outLayer2, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i24 %outYuv" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1787]   --->   Operation 134 'call' 'call_ln1787' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln1796 = call void @v_mix_444_to_422<false>, i24 %outYuv, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i24 %out422" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1796]   --->   Operation 135 'call' 'call_ln1796' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.54>
ST_18 : Operation 136 [1/2] (1.54ns)   --->   "%call_ln1796 = call void @v_mix_444_to_422<false>, i24 %outYuv, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i24 %out422" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1796]   --->   Operation 136 'call' 'call_ln1796' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln1800 = call void @v_mix_422_to_420<false>, i24 %out422, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i24 %out420" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1800]   --->   Operation 137 'call' 'call_ln1800' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.54>
ST_20 : Operation 138 [1/2] (1.54ns)   --->   "%call_ln1800 = call void @v_mix_422_to_420<false>, i24 %out422, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read, i24 %out420" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1800]   --->   Operation 138 'call' 'call_ln1800' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln1803 = call void @MultiPixStream2AXIvideo, i24 %out420, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1803]   --->   Operation 139 'call' 'call_ln1803' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.54>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerScaleFactor_2_OC_val26_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i8 %HwReg_layerScaleFactor_2_val26_c, i8 %HwReg_layerScaleFactor_2_val26_c"   --->   Operation 140 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_layerScaleFactor_2_val26_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerScaleFactor_1_OC_val25_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i8 %HwReg_layerScaleFactor_1_val25_c, i8 %HwReg_layerScaleFactor_1_val25_c"   --->   Operation 142 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_layerScaleFactor_1_val25_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_2_OC_val_c36_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_2_val_c36, i16 %HwReg_layerHeight_2_val_c36"   --->   Operation 144 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c36, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_2_OC_val_c35_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_2_val_c35, i16 %HwReg_layerHeight_2_val_c35"   --->   Operation 146 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c35, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_2_OC_val_c34_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_2_val_c34, i16 %HwReg_layerHeight_2_val_c34"   --->   Operation 148 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c34, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%empty_123 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_2_OC_val_c33_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_2_val_c33, i16 %HwReg_layerHeight_2_val_c33"   --->   Operation 150 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c33, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%empty_124 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_2_OC_val_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %HwReg_layerHeight_2_val_c, i16 %HwReg_layerHeight_2_val_c"   --->   Operation 152 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%empty_125 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_OC_val_c32_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_1_val_c32, i16 %HwReg_layerHeight_1_val_c32"   --->   Operation 154 'specchannel' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_val_c32, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%empty_126 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_OC_val_c31_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_1_val_c31, i16 %HwReg_layerHeight_1_val_c31"   --->   Operation 156 'specchannel' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_val_c31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%empty_127 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_OC_val_c30_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_1_val_c30, i16 %HwReg_layerHeight_1_val_c30"   --->   Operation 158 'specchannel' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_val_c30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%empty_128 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_OC_val_c29_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_1_val_c29, i16 %HwReg_layerHeight_1_val_c29"   --->   Operation 160 'specchannel' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_val_c29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%empty_129 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerHeight_1_OC_val_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerHeight_1_val_c, i16 %HwReg_layerHeight_1_val_c"   --->   Operation 162 'specchannel' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_1_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%empty_130 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_2_OC_val_c28_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_2_val_c28, i16 %HwReg_layerWidth_2_val_c28"   --->   Operation 164 'specchannel' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_131 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_2_OC_val_c27_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_2_val_c27, i16 %HwReg_layerWidth_2_val_c27"   --->   Operation 166 'specchannel' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%empty_132 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_2_OC_val_c26_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_2_val_c26, i16 %HwReg_layerWidth_2_val_c26"   --->   Operation 168 'specchannel' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%empty_133 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_2_OC_val_c25_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_2_val_c25, i16 %HwReg_layerWidth_2_val_c25"   --->   Operation 170 'specchannel' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%empty_134 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_2_OC_val_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i16 %HwReg_layerWidth_2_val_c, i16 %HwReg_layerWidth_2_val_c"   --->   Operation 172 'specchannel' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%empty_135 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_OC_val_c24_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_1_val_c24, i16 %HwReg_layerWidth_1_val_c24"   --->   Operation 174 'specchannel' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_val_c24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%empty_136 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_OC_val_c23_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_1_val_c23, i16 %HwReg_layerWidth_1_val_c23"   --->   Operation 176 'specchannel' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_val_c23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%empty_137 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_OC_val_c22_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_1_val_c22, i16 %HwReg_layerWidth_1_val_c22"   --->   Operation 178 'specchannel' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_val_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%empty_138 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_OC_val_c21_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_1_val_c21, i16 %HwReg_layerWidth_1_val_c21"   --->   Operation 180 'specchannel' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_val_c21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%empty_139 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerWidth_1_OC_val_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %HwReg_layerWidth_1_val_c, i16 %HwReg_layerWidth_1_val_c"   --->   Operation 182 'specchannel' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_1_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%empty_140 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerStartY_2_OC_val20_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i16 %HwReg_layerStartY_2_val20_c, i16 %HwReg_layerStartY_2_val20_c"   --->   Operation 184 'specchannel' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartY_2_val20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%empty_141 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerStartY_1_OC_val19_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i16 %HwReg_layerStartY_1_val19_c, i16 %HwReg_layerStartY_1_val19_c"   --->   Operation 186 'specchannel' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartY_1_val19_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%empty_142 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerStartX_2_OC_val18_c_str, i32 1, void @p_str, void @p_str, i32 8, i32 0, i16 %HwReg_layerStartX_2_val18_c, i16 %HwReg_layerStartX_2_val18_c"   --->   Operation 188 'specchannel' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartX_2_val18_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%empty_143 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerStartX_1_OC_val17_c_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i16 %HwReg_layerStartX_1_val17_c, i16 %HwReg_layerStartX_1_val17_c"   --->   Operation 190 'specchannel' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartX_1_val17_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "%empty_144 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_2_OC_val_c20_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_2_val_c20, i1 %HwReg_layerEnableFlag_2_val_c20"   --->   Operation 192 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_2_val_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%empty_145 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_2_OC_val_c19_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_2_val_c19, i1 %HwReg_layerEnableFlag_2_val_c19"   --->   Operation 194 'specchannel' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_2_val_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%empty_146 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_2_OC_val_c18_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_2_val_c18, i1 %HwReg_layerEnableFlag_2_val_c18"   --->   Operation 196 'specchannel' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_2_val_c18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%empty_147 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_2_OC_val_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_2_val_c, i1 %HwReg_layerEnableFlag_2_val_c"   --->   Operation 198 'specchannel' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_2_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%empty_148 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_1_OC_val_c17_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_1_val_c17, i1 %HwReg_layerEnableFlag_1_val_c17"   --->   Operation 200 'specchannel' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_1_val_c17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%empty_149 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_1_OC_val_c16_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_1_val_c16, i1 %HwReg_layerEnableFlag_1_val_c16"   --->   Operation 202 'specchannel' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_1_val_c16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%empty_150 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_1_OC_val_c15_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_1_val_c15, i1 %HwReg_layerEnableFlag_1_val_c15"   --->   Operation 204 'specchannel' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_1_val_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%empty_151 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_1_OC_val_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_1_val_c, i1 %HwReg_layerEnableFlag_1_val_c"   --->   Operation 206 'specchannel' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_1_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (0.00ns)   --->   "%empty_152 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_0_OC_val_c14_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_0_val_c14, i1 %HwReg_layerEnableFlag_0_val_c14"   --->   Operation 208 'specchannel' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_0_val_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%empty_153 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_0_OC_val_c13_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_0_val_c13, i1 %HwReg_layerEnableFlag_0_val_c13"   --->   Operation 210 'specchannel' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_0_val_c13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%empty_154 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnableFlag_0_OC_val_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %HwReg_layerEnableFlag_0_val_c, i1 %HwReg_layerEnableFlag_0_val_c"   --->   Operation 212 'specchannel' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_0_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%empty_155 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnable_OC_val16_c12_str, i32 1, void @p_str, void @p_str, i32 7, i32 0, i3 %HwReg_layerEnable_val16_c12, i3 %HwReg_layerEnable_val16_c12"   --->   Operation 214 'specchannel' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %HwReg_layerEnable_val16_c12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%empty_156 = specchannel i32 @_ssdm_op_SpecChannel, void @HwReg_layerEnable_OC_val16_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i3 %HwReg_layerEnable_val16_c, i3 %HwReg_layerEnable_val16_c"   --->   Operation 216 'specchannel' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %HwReg_layerEnable_val16_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_48"   --->   Operation 218 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_49"   --->   Operation 219 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video1_V_data_V, i3 %s_axis_video1_V_keep_V, i3 %s_axis_video1_V_strb_V, i1 %s_axis_video1_V_user_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_dest_V, void @empty_20"   --->   Operation 220 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 221 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_19"   --->   Operation 221 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %s_axis_video2_V_data_V, i3 %s_axis_video2_V_keep_V, i3 %s_axis_video2_V_strb_V, i1 %s_axis_video2_V_user_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_dest_V, void @empty_18"   --->   Operation 222 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_V_B_val14, void "   --->   Operation 223 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_U_G_val13, void "   --->   Operation 224 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %HwReg_background_Y_R_val12, void "   --->   Operation 225 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %HwReg_height_val, void "   --->   Operation 226 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %HwReg_height_val, void "   --->   Operation 227 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %HwReg_width_val, void "   --->   Operation 228 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %HwReg_width_val, void "   --->   Operation 229 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_37, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video2_V_dest_V, i1 %s_axis_video2_V_id_V, i1 %s_axis_video2_V_last_V, i1 %s_axis_video2_V_user_V, i3 %s_axis_video2_V_strb_V, i3 %s_axis_video2_V_keep_V, i24 %s_axis_video2_V_data_V, void @empty_37, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video1_V_dest_V, i1 %s_axis_video1_V_id_V, i1 %s_axis_video1_V_last_V, i1 %s_axis_video1_V_user_V, i3 %s_axis_video1_V_strb_V, i3 %s_axis_video1_V_keep_V, i24 %s_axis_video1_V_data_V, void @empty_37, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_user_V, i3 %s_axis_video_V_strb_V, i3 %s_axis_video_V_keep_V, i24 %s_axis_video_V_data_V, void @empty_37, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%empty_157 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer0, i24 %srcLayer0"   --->   Operation 234 'specchannel' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%empty_158 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer0Yuv422_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer0Yuv422, i24 %srcLayer0Yuv422"   --->   Operation 236 'specchannel' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%empty_159 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer0Yuv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer0Yuv, i24 %srcLayer0Yuv"   --->   Operation 238 'specchannel' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0Yuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%empty_160 = specchannel i32 @_ssdm_op_SpecChannel, void @outLayer0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %outLayer0, i24 %outLayer0"   --->   Operation 240 'specchannel' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%empty_161 = specchannel i32 @_ssdm_op_SpecChannel, void @outYuv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %outYuv, i24 %outYuv"   --->   Operation 242 'specchannel' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @out422_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %out422, i24 %out422"   --->   Operation 244 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @out420_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %out420, i24 %out420"   --->   Operation 246 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out420, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1, i24 %srcLayer1"   --->   Operation 248 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1x_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1x, i24 %srcLayer1x"   --->   Operation 250 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @outLayer1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %outLayer1, i24 %outLayer1"   --->   Operation 252 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Yuv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1Yuv, i24 %srcLayer1Yuv"   --->   Operation 254 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1Yuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Yuv422_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1Yuv422, i24 %srcLayer1Yuv422"   --->   Operation 256 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1Yuv422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer1Rgb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer1Rgb, i24 %srcLayer1Rgb"   --->   Operation 258 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1Rgb, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer2, i24 %srcLayer2"   --->   Operation 260 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer2x_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer2x, i24 %srcLayer2x"   --->   Operation 262 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @outLayer2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %outLayer2, i24 %outLayer2"   --->   Operation 264 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer2, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer2Yuv_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer2Yuv, i24 %srcLayer2Yuv"   --->   Operation 266 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2Yuv, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer2Yuv422_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer2Yuv422, i24 %srcLayer2Yuv422"   --->   Operation 268 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2Yuv422, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @srcLayer2Rgb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i24 %srcLayer2Rgb, i24 %srcLayer2Rgb"   --->   Operation 270 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2Rgb, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/2] (1.54ns)   --->   "%call_ln1803 = call void @MultiPixStream2AXIvideo, i24 %out420, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i12 %HwReg_height_val_read, i12 %HwReg_width_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1803]   --->   Operation 272 'call' 'call_ln1803' <Predicate = true> <Delay = 1.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 273 [1/1] (0.00ns)   --->   "%ret_ln1804 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1804]   --->   Operation 273 'ret' 'ret_ln1804' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.401ns
The critical path consists of the following:
	wire read operation ('HwReg_layerEnableFlag_0_val_read') on port 'HwReg_layerEnableFlag_0_val' [60]  (0.000 ns)
	'call' operation 0 bit ('call_ln630', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:630) to 'AXIvideo2MultiPixStream.1' [258]  (3.401 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 1.546ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln717', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:717) to 'v_mix_core_alpha<false, false>' [267]  (1.546 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 1.546ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln787', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:787) to 'v_mix_core_alpha<false, false>.10' [273]  (1.546 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 1.546ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln1787', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1787) to 'v_mix_rgb2yuv<false>' [274]  (1.546 ns)

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 1.546ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln1796', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1796) to 'v_mix_444_to_422<false>' [275]  (1.546 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 1.546ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln1800', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1800) to 'v_mix_422_to_420<false>' [276]  (1.546 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 1.546ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln1803', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:1803) to 'MultiPixStream2AXIvideo' [277]  (1.546 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
