0.7
2020.2
Nov 18 2020
09:47:47
C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_ctrl.v,1747978017,verilog,,,,tb_uart_ctrl,,,,,,,,
C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/baudrate.v,1747895788,verilog,,C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_btn_debounce.v,,baudrate,,,,,,,,
C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_btn_debounce.v,1747883858,verilog,,C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_controller.v,,btn_debounce,,,,,,,,
C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_controller.v,1747978143,verilog,,C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_rx.v,,uart_controller,,,,,,,,
C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_rx.v,1747977718,verilog,,C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sources_1/new/uart_tx.v,1747965666,verilog,,C:/Working/FPGA_AI_25_2/250521_uart_tx/250521_uart_tx.srcs/sim_1/new/tb_uart_ctrl.v,,uart_tx,,,,,,,,
