/*
 * stm32f407xx.h
 *
 *  Created on: Apr 24, 2023
 *      Author: ayuba
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include <stdint.h>
#define __vo 					volatile

/* Base addresses of Flash SRAM1, SRAM2 and ROM memories*/
#define SRAM1_BASE_ADDR			0x20000000UL 		//112KB, main SRAM
#define SRAM2_BASE_ADDR			0x2001C000UL 		//112KB x 1024 = 1C000
#define ROM_BASE_ADDR			0x1FFF0000UL 		// System memory
#define FLASH_BASE_ADDR			0x08000000UL 		// Main memory


/*Peripheral base addresses of all buses of stm32f407*/
#define APB1PERIPH_BASE_ADDR 	0x40000000UL
#define APB2PERIPH_BASE_ADDR 	0x40010000UL
#define AHB1PERIPH_BASE_ADDR 	0x40020000UL
#define AHB2PERIPH_BASE_ADDR 	0x50000000UL

/*Base addresses of peripherals on AHB1 Bus*/
#define GPIOA_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 0000UL)
#define GPIOB_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 0400UL)
#define GPIOC_BASE_ADDR			(AHB1PERIPH_BASE_ADDR + 0800UL)
#define GPIOD_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 0C00UL)
#define GPIOE_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 1000UL)
#define GPIOF_BASE_ADDR			(AHB1PERIPH_BASE_ADDR + 1400UL)
#define GPIOG_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 1800UL)
#define GPIOH_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 1C00UL)
#define GPIOI_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 2000UL)
#define RCC_BASE_ADDR 			(AHB1PERIPH_BASE_ADDR + 3800UL)

/*Base addresses of peripherals on APB1 Bus*/
#define I2C1_BASE_ADDR 			(APB1PERIPH_BASE_ADDR + 5400UL)
#define I2C2_BASE_ADDR 			(APB1PERIPH_BASE_ADDR + 5800UL)
#define I2C3_BASE_ADDR			(APB1PERIPH_BASE_ADDR + 5C00UL)
#define SPI2_BASE_ADDR 			(APB1PERIPH_BASE_ADDR + 3800UL)
#define SPI3_BASE_ADDR 			(APB1PERIPH_BASE_ADDR + 3C00UL)
#define USART2_BASE_ADDR		(APB1PERIPH_BASE_ADDR + 4400UL)
#define USART3_BASE_ADDR 		(APB1PERIPH_BASE_ADDR + 4800UL)
#define UART4_BASE_ADDR 		(APB1PERIPH_BASE_ADDR + 4C00UL)
#define UART5_BASE_ADDR 		(APB1PERIPH_BASE_ADDR + 5000UL)

/*Base addresses of peripherals on APB2 Bus*/
#define SPI1_BASE_ADDR 			(APB2PERIPH_BASE_ADDR + 3000UL)
#define USART1_BASE_ADDR 		(APB2PERIPH_BASE_ADDR + 1000UL)
#define USART6_BASE_ADDR		(APB2PERIPH_BASE_ADDR + 1400UL)
#define EXTI_BASE_ADDR 			(APB2PERIPH_BASE_ADDR + 3C00UL)
#define SYSCFG_BASE_ADDR 		(APB2PERIPH_BASE_ADDR + 3800UL)


/*Register Peripherals of GPIO*/
typedef struct{
	__vo uint32_t MODER;												//GPIO port mode register
	__vo uint32_t OTYPER;												//GPIO port output type register
	__vo uint32_t OSPEEDR;												//GPIO port output speed register
	__vo uint32_t PUPDR;												//GPIO port pull-up/pull-down register
	__vo uint32_t IDR;													//GPIO port input data register
	__vo uint32_t ODR;													//GPIO port output data register
	__vo uint32_t BSRR;													//GPIO port bit set/reset register
	__vo uint32_t LCKR;													//GPIO port configuration lock register
	__vo uint32_t AFR[2];												//GPIO alternate function register, AFR[0]:LOW and AFR[1]:HIGH
}GPIO_Reg_t ;

//GPIO Peripheral definitions
#define GPIOA 		((GPIO_Reg_t *)GPIOA_BASE_ADDR)
#define GPIOB 		((GPIO_Reg_t *)GPIOB_BASE_ADDR)
#define GPIOC 		((GPIO_Reg_t *)GPIOC_BASE_ADDR)
#define GPIOD 		((GPIO_Reg_t *)GPIOD_BASE_ADDR)
#define GPIOE 		((GPIO_Reg_t *)GPIOE_BASE_ADDR)
#define GPIOF 		((GPIO_Reg_t *)GPIOF_BASE_ADDR)
#define GPIOG 		((GPIO_Reg_t *)GPIOG_BASE_ADDR)
#define GPIOH 		((GPIO_Reg_t *)GPIOH_BASE_ADDR)
#define GPIOI 		((GPIO_Reg_t *)GPIOI_BASE_ADDR)


/*Register Peripherals of RCC*/
typedef struct{
	__vo uint32_t CR;
	__vo uint32_t PLLCFGR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
	__vo uint32_t AHB3RSTR;
	__vo uint32_t Reserved0;
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	__vo uint32_t Reserved1[2];
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	__vo uint32_t Reserved2;
	__vo uint32_t APB1ENR;
	__vo uint32_t APB2ENR;
	__vo uint32_t Reserved3[2];
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
	__vo uint32_t Reserved4;
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	__vo uint32_t Reserved5[2];
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	__vo uint32_t Reserved6[2];
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;

}RCC_Reg_t;

//RCC Peripheral definitions
#define RCC 		((RCC_Reg_t *)RCC_BASE_ADDR)

/*
 * ENABLE CLOCK FOR VARIOUS PERIPHERALS
 * */
//GPIOx PERIPHERALS
//#define GPIOA_PCLK_EN()	(RCC->AHB1PERIPH_BASE_ADDR)

#endif /* INC_STM32F407XX_H_ */
