#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Aug 16 19:43:21 2021
# Process ID: 40962
# Current directory: /home/lorenzogomez/free_range_vhdl/free_range_vhdl
# Command line: vivado free_range_vhdl.xpr
# Log file: /home/lorenzogomez/free_range_vhdl/free_range_vhdl/vivado.log
# Journal file: /home/lorenzogomez/free_range_vhdl/free_range_vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project free_range_vhdl.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/lorenzogomez/free_range_vhdl/ch4/listing_4_14.vhdl'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
remove_files -fileset sim_1 /home/lorenzogomez/free_range_vhdl/ch4/listing_4_14.vhdl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/lorenzogomez/free_range_vhdl/ch4/listing_4_17.vhdl
update_compile_order -fileset sim_1
set_property top my_ckt_f3_concat [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_ckt_f3_concat' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lorenzogomez/free_range_vhdl/free_range_vhdl/free_range_vhdl.sim/sim_1/behav'
xvhdl -m64 --relax -prj my_ckt_f3_concat_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorenzogomez/free_range_vhdl/ch4/listing_4_17.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_ckt_f3_concat
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lorenzogomez/free_range_vhdl/free_range_vhdl/free_range_vhdl.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto d8f1febbe5f54889b75d62c2611e45f1 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot my_ckt_f3_concat_behav xil_defaultlib.my_ckt_f3_concat -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture f3_8 of entity xil_defaultlib.my_ckt_f3_concat
Built simulation snapshot my_ckt_f3_concat_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/lorenzogomez/free_range_vhdl/free_range_vhdl/free_range_vhdl.sim/sim_1/behav/xsim.dir/my_ckt_f3_concat_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 16 21:39:26 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lorenzogomez/free_range_vhdl/free_range_vhdl/free_range_vhdl.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_ckt_f3_concat_behav -key {Behavioral:sim_1:Functional:my_ckt_f3_concat} -tclbatch {my_ckt_f3_concat.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source my_ckt_f3_concat.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_ckt_f3_concat_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 16 21:39:43 2021...
