m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ShifT/GitHub/POP_timing_FPGA/wrapper_testbench
vclocks
Z1 !s110 1646313769
!i10b 1
!s100 Z]m`6fBn6__FlkN[9nB4m3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
Io1Cb0bL1l8h_@1nI050zE3
R0
w1646135987
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
!i122 20
L0 13 33
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1646313769.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
vcomparator
Z8 !s110 1646313768
!i10b 1
!s100 O6l<434<j5RzBBYLDKXTE0
R2
Ijh_C[F1VFIT8NGL_<XPDH3
R0
Z9 w1645131696
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
!i122 16
L0 1 21
R3
R4
r1
!s85 0
31
Z10 !s108 1646313768.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s101 -O0
!i113 1
R6
R7
vcomparator_testbench
Z11 !s110 1646313770
!i10b 1
!s100 hh3fT9_=IBP3Ce1ZIPCOc0
R2
ILX0PL@>l6VOJnKeE4c18E3
R0
R9
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v
!i122 22
L0 3 34
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/comparator_testbench.v|
!s101 -O0
!i113 1
R6
R7
vcount_n
R8
!i10b 1
!s100 0>D^1T`ah=2R3BP1;1@kL0
R2
IK^8IQG2>3>Y_6Ug9mDNhL1
R0
w1646133607
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
!i122 17
L0 2 24
R3
R4
r1
!s85 0
31
R10
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s101 -O0
!i113 1
R6
R7
vcounter_testbench
!s110 1646313771
!i10b 1
!s100 W<U>NaR6Rb_1<A7570[T<1
R2
IPaCJG_F5eUKi51An^Fl:Y2
R0
R9
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v
!i122 27
L0 3 37
R3
R4
r1
!s85 0
31
!s108 1646313771.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/count_testbench.v|
!s101 -O0
!i113 1
R6
R7
vcountupdownpreload
R8
!i10b 1
!s100 KH[RL828=8`a0?HCdNac72
R2
IKJMGobMLkKlAeYWgOChSP3
R0
Z12 w1646132359
Z13 8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
Z14 FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
!i122 15
L0 2 36
R3
R4
r1
!s85 0
31
R10
Z15 !s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
!s101 -O0
!i113 1
R6
R7
vd_flip_flop
R8
!i10b 1
!s100 ?QI8X4mZL<C[6NLGFGT>30
R2
I=R>XfmKH:o@Tce[3H45?b0
R0
R12
R13
R14
!i122 15
L0 60 13
R3
R4
r1
!s85 0
31
R10
R15
R16
!s101 -O0
!i113 1
R6
R7
vDIV4PLL
R1
!i10b 1
!s100 @LfGV^emeSGd[`7AD@7j33
R2
IiW^7YKYzOA7Sm1G`:2Pc60
R0
w1645305759
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v
!i122 19
L0 8 87
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/Div4PLL.v|
!s101 -O0
!i113 1
R6
R7
n@d@i@v4@p@l@l
vextended_counter_testbench
R11
!i10b 1
!s100 QVZ_53BC5O1<8oo=HQWk90
R2
ILMUEB;kDiM3R60``b>SD>3
R0
w1645909183
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v
!i122 26
L0 3 58
R3
R4
r1
!s85 0
31
Z17 !s108 1646313770.000000
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/extensions_testbench.v|
!s101 -O0
!i113 1
R6
R7
vfive_state_machine
R8
!i10b 1
!s100 2;X<PEIf[>5Y<6B;gemAA1
R2
I9dO681`oGa9NZ]>ZWDR0@0
R0
Z18 w1646313450
Z19 8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Z20 FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
!i122 14
L0 46 15
R3
R4
r1
!s85 0
31
R10
Z21 !s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
Z22 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
!s101 -O0
!i113 1
R6
R7
vPOPtimers
R1
!i10b 1
!s100 bAC5P;>obA680]4eUScnk0
R2
IUoP[0WH[3zkhDTIg?bdNU0
R0
w1646136566
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
!i122 18
L0 1 112
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s101 -O0
!i113 1
R6
R7
n@p@o@ptimers
vPOPtimers_testbench
R11
!i10b 1
!s100 _>Hdh>BzbC[RIRX5hlhB11
R2
I<k1KHD@R3@BK[fKzzW2L=1
R0
w1645561553
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v
!i122 24
L0 3 67
R3
R4
r1
!s85 0
31
R17
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/POPtimers_testbench.v|
!s101 -O0
!i113 1
R6
R7
n@p@o@ptimers_testbench
vquad_state_machine
R8
!i10b 1
!s100 _8G6`_GnXBaFdg`1U8<c:2
R2
IhS2<mJz0`ZJ?cLAO0L1130
R0
R18
R19
R20
!i122 14
L0 29 14
R3
R4
r1
!s85 0
31
R10
R21
R22
!s101 -O0
!i113 1
R6
R7
vsingle_period_pulse
R8
!i10b 1
!s100 gjn`@J>?igWfXN9:]R^^f3
R2
I@^5QiXZLGPD4n>4>19;gn3
R0
R12
R13
R14
!i122 15
L0 40 18
R3
R4
r1
!s85 0
31
R10
R15
R16
!s101 -O0
!i113 1
R6
R7
vslow_clock_pulse
R8
!i10b 1
!s100 ;IdzalUA1j@OKQMG>Z5LR1
R2
I04]eDXCnngabc8EhO]Bkd1
R0
R18
R19
R20
!i122 14
L0 4 23
R3
R4
r1
!s85 0
31
R10
R21
R22
!s101 -O0
!i113 1
R6
R7
vTinyFPGA_A2
R1
!i10b 1
!s100 @FJjmm@gm^kn<^gDzf0f82
R2
I29No1@iiZRZRledR0?T@=3
R0
w1645994899
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v
!i122 21
L0 1 124
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/TinyFPGA_A2.v|
!s101 -O0
!i113 1
R6
R7
n@tiny@f@p@g@a_@a2
vwrapper_testbench
R11
!i10b 1
!s100 8dlQ2FHHEN?SP2[6nXz622
R2
IQ2=5MZ]hEY5h?]Gm3=dC30
R0
w1646313706
8C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
FC:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v
!i122 25
L0 5 41
R3
R4
r1
!s85 0
31
R17
!s107 C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/wrapper_testbench.v|
!s101 -O0
!i113 1
R6
R7
