Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 19 19:22:23 2019
| Host         : LAPTOP-3J2V42RO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            2 |
|      8 |            3 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           14 |
| Yes          | No                    | No                     |              13 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------+------------------+----------------+
|  DUT1/inst/clk_out1 |               |                  |                3 |              4 |
|  DUT1/inst/clk_out1 | CounterXmaxed |                  |                2 |              5 |
|  DUT1/inst/clk_out1 | CounterXmaxed | CounterY         |                2 |              5 |
|  DUT1/inst/clk_out1 | in            |                  |                4 |              8 |
|  clk                | x[7]_i_1_n_0  | rst_IBUF         |                3 |              8 |
|  clk                | y[7]_i_1_n_0  | rst_IBUF         |                3 |              8 |
|  DUT1/inst/clk_out1 |               | CounterXmaxed    |                4 |             11 |
|  DUT1/inst/clk_out1 |               | vrgb[11]_i_1_n_0 |                5 |             12 |
|  DUT1/inst/clk_out1 |               | clear            |                5 |             20 |
+---------------------+---------------+------------------+------------------+----------------+


