# Generated by zTopBuild
#
set nb_modules 1

source $env(ZEBU_ROOT)/etc/ztoppartitioning/zTopPartitioning.tcl

# qiwc
set_module_resource zfwc_qiwc* REG 0.1
set_module_resource zfwc_qiwc* LUT 0.3
set_module_resource zfwc_qiwc* LUT6 0.3

set fpga_num_lut     1225728
set fpga_num_reg     1797734
set fpga_num_ram     1263
set fpga_num_uram    144
set fpga_num_dsp     2302
set fpga_num_ramlut  161200
set fpga_num_lut6    817152
set fpga_num_fwcip_bits 114278
set fpga_num_qiwc_bits 629145
set fpga_num_read_port_ips 256
set fpga_num_read_port_bits 8192
set fpga_num_write_port_ips 256
set fpga_num_write_port_bits 8192
set fpga_num_zc_trace_bit 65536
set fpga_num_fw_resources 44739242
set fpga_num_zprd 8000
set fpga_num_zcei_mess_in 486
set fpga_num_zcei_mess_out 486

set_nb_bits_per_fwc_ip 384

# default min resources
defcore_resource -min LUT 1225728
defcore_resource -min REG 1797734
defcore_resource -min RAM 1263
defcore_resource -min URAM 144
defcore_resource -min DSP 2302
defcore_resource -min RAMLUT 161200
defcore_resource -min LUT6 817152
defcore_resource -min FWC_IP_NUM 793
defcore_resource -min FWC_IP_BITS 114278
defcore_resource -min QIWC_IP_BITS 629145
defcore_resource -min READ_PORT_IPS 256
defcore_resource -min READ_PORT_BITS 8192
defcore_resource -min WRITE_PORT_IPS 256
defcore_resource -min WRITE_PORT_BITS 8192
defcore_resource -min ZC_TRACE_BIT 65536
defcore_resource -min ZCEI_MESSAGE_INPUT 486
defcore_resource -min ZCEI_MESSAGE_OUTPUT 486
defcore_resource -min FW_RESOURCES 44739242
defcore_resource -min ZPRD_BB 8000
defcore_resource -min ZRM_SLOTS 0
defcore_resource -min ZRM_PORTS 0
defcore_resource -min ZFORCE 8000
defcore_resource -min ZVIEW 0

# default max resources
set max_fpga_num 12
defcore_resource -max LUT 14708736
defcore_resource -max REG 21572808
defcore_resource -max RAM 15156
defcore_resource -max URAM 1728
defcore_resource -max DSP 27624
defcore_resource -max RAMLUT 1934400
defcore_resource -max LUT6 9805824
defcore_resource -max FWC_IP_NUM 9516
defcore_resource -max FWC_IP_BITS 1371336
defcore_resource -max QIWC_IP_BITS 7549740
defcore_resource -max READ_PORT_IPS 3072
defcore_resource -max READ_PORT_BITS 98304
defcore_resource -max WRITE_PORT_IPS 3072
defcore_resource -max WRITE_PORT_BITS 98304
defcore_resource -max ZC_TRACE_BIT 786432
defcore_resource -max ZCEI_MESSAGE_INPUT 5832
defcore_resource -max ZCEI_MESSAGE_OUTPUT 5832
defcore_resource -max FW_RESOURCES 536870904
defcore_resource -max ZPRD_BB 96000
defcore_resource -max ZRM_SLOTS 655360
defcore_resource -max ZRM_PORTS 96
defcore_resource -max ZFORCE 96000
defcore_resource -max ZVIEW 1200000
# default global resources
set global_fpga_num 12
defcore_resource -global LUT 14708736
defcore_resource -global REG 21572808
defcore_resource -global RAM 15156
defcore_resource -global URAM 1728
defcore_resource -global DSP 27624
defcore_resource -global RAMLUT 1934400
defcore_resource -global LUT6 9805824
defcore_resource -global FWC_IP_NUM 9516
defcore_resource -global FWC_IP_BITS 1371336
defcore_resource -global QIWC_IP_BITS 7549740
defcore_resource -global READ_PORT_IPS 3072
defcore_resource -global READ_PORT_BITS 98304
defcore_resource -global WRITE_PORT_IPS 3072
defcore_resource -global WRITE_PORT_BITS 98304
defcore_resource -global ZC_TRACE_BIT 786432
defcore_resource -global ZCEI_MESSAGE_INPUT 5832
defcore_resource -global ZCEI_MESSAGE_OUTPUT 5832
defcore_resource -global FW_RESOURCES 2147483616
defcore_resource -global ZPRD_BB 96000
defcore_resource -global ZRM_SLOTS 2621440
defcore_resource -global ZRM_PORTS 384
defcore_resource -global ZFORCE 96000
defcore_resource -global ZVIEW 1200000

# false paths

set_max_blocks 20000

set_max_parts 1

set_lut_weighting 1 0.0

save_defmapping zTopBuild_AC_defcoremap.tcl

save_defmapping -defcore zTopBuild_AP_defcore.tcl

save_defmapping -defcore zTopBuild_AP_incremental_defcore.tcl

save_defmapping zTopBuild_AC_incremental_defcoremap.tcl -incremental -block zTopBuild_AC_incremental_interco.txt

# Defgroup commands

set_max_zcei_parts 4
set_max_rtlclk_parts 4
set_arch -product zs5 -fpga V8
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F11
defZRMBank -loc U0_M0 -depth 134217728 -width 1024 -ports 8 -full_loc U0_M0_F10
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F9
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F8
defZRMBank -loc U0_M0 -depth 134217728 -width 1024 -ports 8 -full_loc U0_M0_F7
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F6
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F5
defZRMBank -loc U0_M0 -depth 134217728 -width 1024 -ports 8 -full_loc U0_M0_F4
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F3
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F2
defZRMBank -loc U0_M0 -depth 134217728 -width 1024 -ports 8 -full_loc U0_M0_F1
defZRMBank -loc U0_M0 -depth 67108864 -width 256 -ports 8 -full_loc U0_M0_F0
zrm_partitioning -algo AA -perf_mode on -tgt_freq 10.000000 -group_zrm_with_controllers off
