;redcode
;assert 1
	SPL -9, -42
	MOV -1, <-20
	SPL <110, #60
	SLT 109, @7
	SUB @222, 386
	SPL 0, <-754
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	ADD -330, -9
	ADD -330, -9
	SUB @33, 0
	SUB @33, 0
	JMZ 190, #10
	ADD 90, 90
	MOV -303, <-20
	SUB @33, 0
	SLT 109, @7
	SPL -9, -42
	JMZ 90, 90
	JMZ 90, 90
	JMZ 90, 90
	SUB #0, 4
	ADD 109, 109
	SLT 20, @19
	SPL @10, @1
	ADD 109, 109
	SUB @401, @2
	SLT 109, @7
	ADD 109, 109
	SLT 109, @7
	SUB @33, 0
	SPL -9, -42
	SLT 20, @19
	SLT 20, @19
	SUB @121, 106
	SLT 1, 20
	ADD 10, 10
	SPL @10, @1
	JMZ 190, #10
	JMZ 190, #10
	JMZ 190, #10
	ADD 90, 90
	SLT 1, 20
	SUB @401, @2
	MOV -1, <-20
	SUB @401, @2
	SPL -9, -42
	SUB @401, @2
	SLT 109, @7
	SLT 109, @7
