<!--
	- I/O mapping
	- Version: 
	- Date: Tue Feb 21 15:40:43 2023
-->

<io_mapping>
	<io name="gfpga_pad_RS_PREIO_A2F[21171:21171]" net="clock0" dir="input"/>
	<io name="gfpga_pad_RS_PREIO_A2F[21014:21014]" net="reset" dir="input"/>
	<io name="gfpga_pad_RS_PREIO_A2F[21237:21237]" net="lr" dir="input"/>
	<io name="gfpga_pad_RS_PREIO_F2A[517:517]" net="out[7]" dir="output"/>
	<io name="gfpga_pad_RS_PREIO_F2A[516:516]" net="out[6]" dir="output"/>
	<io name="gfpga_pad_RS_PREIO_F2A[515:515]" net="out[5]" dir="output"/>
	<io name="gfpga_pad_RS_PREIO_F2A[514:514]" net="out[4]" dir="output"/>
	<io name="gfpga_pad_RS_PREIO_F2A[513:513]" net="out[3]" dir="output"/>
	<io name="gfpga_pad_RS_PREIO_F2A[512:512]" net="out[2]" dir="output"/>
	<io name="gfpga_pad_RS_PREIO_F2A[511:511]" net="out[1]" dir="output"/>
	<io name="gfpga_pad_RS_PREIO_F2A[510:510]" net="out[0]" dir="output"/>
</io_mapping>
