Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.14.0.75.2
Mon Jan 27 11:17:06 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\ECAD\lscc\diamond\3.14\ispfpga\bin\nt64\scuba.exe -w -n efb -lang vhdl -synth synplify -bus_exp 7 -bb -type efb -arch xo2c00 -freq 38 -i2c1 -i2c1_freq 400 -i2c1_sa 1000001 -i2c1_addr 7 -i2c2 -i2c2_freq 400 -i2c2_sa 1000010 -i2c2_addr 7 -spi -spi_mode Both -spi_en -spi_freq 3.8 -spi_cs 1 -tc -tc_mode CTCM -tc_o TOGGLE -tc_div 1 -tc_top 65535 -tc_ocr 32767 -tc_ctr -ufm -ufm_ebr 2045 -mem_size 1 -ufm_0 -wb -dev 7000 
    Circuit name     : efb
    Module type      : efb
    Module Version   : 1.2
    Ports            : 
	Inputs       : wb_clk_i, wb_rst_i, wb_cyc_i, wb_stb_i, wb_we_i, wb_adr_i[7:0], wb_dat_i[7:0], spi_scsn, tc_clki, tc_rstn, tc_ic, ufm_sn
	Outputs      : wb_dat_o[7:0], wb_ack_o, i2c1_irqo, i2c2_irqo, spi_csn[0:0], spi_irq, tc_int, tc_oc, wbc_ufm_irq
	Inouts       : i2c1_scl, i2c1_sda, i2c2_scl, i2c2_sda, spi_clk, spi_miso, spi_mosi
    I/O buffer       : not inserted
    EDIF output      : efb.edn
    VHDL output      : efb.vhd
    VHDL template    : efb_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : efb.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: efb.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


