TimeQuest Timing Analyzer report for Block1
Thu Dec 07 17:27:35 2023
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width
 10. Fast Model Setup Summary
 11. Fast Model Hold Summary
 12. Fast Model Recovery Summary
 13. Fast Model Removal Summary
 14. Fast Model Minimum Pulse Width
 15. Setup Transfers
 16. Hold Transfers
 17. Recovery Transfers
 18. Removal Transfers
 19. Report TCCS
 20. Report RSKM
 21. Unconstrained Paths
 22. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name      ; Block1                                           ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; clk                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
; DIV_50M_HZ:inst|OUT ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DIV_50M_HZ:inst|OUT } ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                  ;
+-------------+-----------------+---------------------+------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name          ; Note                               ;
+-------------+-----------------+---------------------+------------------------------------+
; 280.9 MHz   ; 280.9 MHz       ; clk                 ;                                    ;
; 1610.31 MHz ; 500.0 MHz       ; DIV_50M_HZ:inst|OUT ; limit due to tch, limit due to tcl ;
+-------------+-----------------+---------------------+------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow Model Setup Summary                     ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -2.560 ; -64.763       ;
; DIV_50M_HZ:inst|OUT ; 0.379  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow Model Hold Summary                      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -3.448 ; -3.448        ;
; DIV_50M_HZ:inst|OUT ; 0.391  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow Model Recovery Summary                  ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; DIV_50M_HZ:inst|OUT ; -4.012 ; -12.555       ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow Model Removal Summary                  ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; DIV_50M_HZ:inst|OUT ; 3.276 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width                                                                                ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock               ; Clock Edge ; Target                   ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------+
; -1.380 ; 1.000        ; 2.380          ; Period ; clk                 ; Rise       ; clk                      ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[25] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[15] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[24] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[23] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[22] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[21] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[11] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[18] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[20] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[19] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[17] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[16] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[10] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[14] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[12] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[13] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|26           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|26           ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|OUT      ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|OUT      ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|23           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|23           ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|24           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|24           ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|25           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|25           ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------+


+----------------------------------------------+
; Fast Model Setup Summary                     ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -0.637 ; -15.458       ;
; DIV_50M_HZ:inst|OUT ; 0.665  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast Model Hold Summary                      ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -1.897 ; -1.897        ;
; DIV_50M_HZ:inst|OUT ; 0.215  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast Model Recovery Summary                  ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; DIV_50M_HZ:inst|OUT ; -1.641 ; -5.069        ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast Model Removal Summary                  ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; DIV_50M_HZ:inst|OUT ; 1.869 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width                                                                                ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Pulse  ; Clock               ; Clock Edge ; Target                   ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------+
; -1.380 ; 1.000        ; 2.380          ; Period ; clk                 ; Rise       ; clk                      ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[25] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[15] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[24] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[23] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[22] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[21] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[11] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[18] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[20] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[19] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[17] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[16] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[10] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[14] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[12] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[13] ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|26           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|26           ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|temp[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High   ; clk                 ; Rise       ; DIV_50M_HZ:inst|OUT      ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; clk                 ; Rise       ; DIV_50M_HZ:inst|OUT      ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|23           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|23           ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|24           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|24           ;
; -0.500 ; 0.500        ; 1.000          ; High   ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|25           ;
; -0.500 ; 0.500        ; 1.000          ; Low    ; DIV_50M_HZ:inst|OUT ; Rise       ; 74192:inst2|25           ;
+--------+--------------+----------------+--------+---------------------+------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clk                 ; clk                 ; 918      ; 0        ; 0        ; 0        ;
; DIV_50M_HZ:inst|OUT ; clk                 ; 1        ; 1        ; 0        ; 0        ;
; DIV_50M_HZ:inst|OUT ; DIV_50M_HZ:inst|OUT ; 3        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clk                 ; clk                 ; 918      ; 0        ; 0        ; 0        ;
; DIV_50M_HZ:inst|OUT ; clk                 ; 1        ; 1        ; 0        ; 0        ;
; DIV_50M_HZ:inst|OUT ; DIV_50M_HZ:inst|OUT ; 3        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; DIV_50M_HZ:inst|OUT ; DIV_50M_HZ:inst|OUT ; 4        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; DIV_50M_HZ:inst|OUT ; DIV_50M_HZ:inst|OUT ; 4        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No LVDS transmitter found in design.


---------------
; Report RSKM ;
---------------
No LVDS receiver found in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 45    ; 45   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Thu Dec 07 17:27:33 2023
Info: Command: quartus_sta Block1 -c Block1
Info: qsta_default_script.tcl version: 25.0.1.4
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Critical Warning: SDC file not found: 'Block1.sdc'. An SDC file is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the compiler will not properly optimize the design
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -waveform {0.000 0.500} -name clk clk
    Info: create_clock -period 1.000 -waveform {0.000 0.500} -name DIV_50M_HZ:inst|OUT DIV_50M_HZ:inst|OUT
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.560
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.560       -64.763 clk 
    Info:     0.379         0.000 DIV_50M_HZ:inst|OUT 
Info: Worst-case hold slack is -3.448
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.448        -3.448 clk 
    Info:     0.391         0.000 DIV_50M_HZ:inst|OUT 
Info: Worst-case recovery slack is -4.012
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.012       -12.555 DIV_50M_HZ:inst|OUT 
Info: Worst-case removal slack is 3.276
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.276         0.000 DIV_50M_HZ:inst|OUT 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 15 output pins without output pin load capacitance assignment
    Info: Pin "led0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led7" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.637
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.637       -15.458 clk 
    Info:     0.665         0.000 DIV_50M_HZ:inst|OUT 
Info: Worst-case hold slack is -1.897
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.897        -1.897 clk 
    Info:     0.215         0.000 DIV_50M_HZ:inst|OUT 
Info: Worst-case recovery slack is -1.641
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.641        -5.069 DIV_50M_HZ:inst|OUT 
Info: Worst-case removal slack is 1.869
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.869         0.000 DIV_50M_HZ:inst|OUT 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Warning: Advanced I/O Timing is not enabled
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Allocated 207 megabytes of memory during processing
    Info: Processing ended: Thu Dec 07 17:27:35 2023
    Info: Elapsed time: 00:00:02


