# System_Verilog
Testbench file written while studying system Verilog verification
