#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x123f0ecb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123f0dee0 .scope module, "tb_multi_tpc" "tb_multi_tpc" 3 14;
 .timescale -9 -12;
P_0x123f10130 .param/l "CLK_PERIOD" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x123f10170 .param/l "TILE" 0 3 18, +C4<00000000000000000000000000001000>;
P_0x123f101b0 .param/l "TIMEOUT" 0 3 17, +C4<00000000000001111010000100100000>;
P_0x123f101f0 .param/l "TPC0_K" 0 3 21, +C4<00000000000000000000000000010000>;
P_0x123f10230 .param/l "TPC0_M" 0 3 21, +C4<00000000000000000000000000100000>;
P_0x123f10270 .param/l "TPC0_N" 0 3 21, +C4<00000000000000000000000000100000>;
P_0x123f102b0 .param/l "TPC1_K" 0 3 23, +C4<00000000000000000000000000100000>;
P_0x123f102f0 .param/l "TPC1_M" 0 3 23, +C4<00000000000000000000000000100000>;
P_0x123f10330 .param/l "TPC1_N" 0 3 23, +C4<00000000000000000000000000010000>;
P_0x123f10370 .param/l "TPC2_K" 0 3 25, +C4<00000000000000000000000001000000>;
P_0x123f103b0 .param/l "TPC2_M" 0 3 25, +C4<00000000000000000000000000100000>;
P_0x123f103f0 .param/l "TPC2_N" 0 3 25, +C4<00000000000000000000000100000000>;
P_0x123f10430 .param/l "TPC3_K" 0 3 27, +C4<00000000000000000000000100000000>;
P_0x123f10470 .param/l "TPC3_M" 0 3 27, +C4<00000000000000000000000000100000>;
P_0x123f104b0 .param/l "TPC3_N" 0 3 27, +C4<00000000000000000000000001000000>;
v0x600000b30cf0 .array/s "AV_expected", 511 0, 31 0;
v0x600000b30d80 .array/s "AV_result", 511 0, 31 0;
v0x600000b30e10 .array/s "A_attn_mem", 1023 0, 7 0;
v0x600000b30ea0 .array/s "K_mem", 511 0, 7 0;
v0x600000b30f30 .array/s "QK_expected", 1023 0, 31 0;
v0x600000b30fc0 .array/s "QK_result", 1023 0, 31 0;
v0x600000b31050 .array/s "Q_mem", 511 0, 7 0;
v0x600000b310e0 .array/s "V_mem", 511 0, 7 0;
v0x600000b31170 .array/s "W_fc1_mem", 16383 0, 7 0;
v0x600000b31200 .array/s "W_fc2_mem", 16383 0, 7 0;
v0x600000b31290 .array/s "X_fc1_mem", 2047 0, 7 0;
v0x600000b31320 .array/s "X_fc2_mem", 8191 0, 7 0;
v0x600000b313b0 .array/s "Y_fc1_expected", 8191 0, 31 0;
v0x600000b31440 .array/s "Y_fc1_result", 8191 0, 31 0;
v0x600000b314d0 .array/s "Y_fc2_expected", 2047 0, 31 0;
v0x600000b31560 .array/s "Y_fc2_result", 2047 0, 31 0;
v0x600000b315f0_0 .var/s "a_val", 7 0;
v0x600000b31680_0 .var/s "b_val", 7 0;
v0x600000b31710_0 .var "clk", 0 0;
v0x600000b317a0_0 .var/i "i", 31 0;
v0x600000b31830_0 .var/i "j", 31 0;
v0x600000b318c0_0 .var/i "k", 31 0;
v0x600000b31950_0 .var/i "k_start", 31 0;
v0x600000b319e0_0 .var/i "k_tile", 31 0;
v0x600000b31a70_0 .var/i "m_start", 31 0;
v0x600000b31b00_0 .var/i "m_tile", 31 0;
v0x600000b31b90_0 .var/i "max_cycles", 31 0;
v0x600000b31c20_0 .var/i "n_start", 31 0;
v0x600000b31cb0_0 .var/i "n_tile", 31 0;
v0x600000b31d40 .array/s "pe_acc", 63 0, 31 0;
v0x600000b31dd0_0 .var/i "total_macs", 31 0;
v0x600000b31e60_0 .var/i "tpc0_cycles", 31 0;
v0x600000b31ef0_0 .var/i "tpc0_errors", 31 0;
v0x600000b31f80_0 .var/i "tpc1_cycles", 31 0;
v0x600000b32010_0 .var/i "tpc1_errors", 31 0;
v0x600000b320a0_0 .var/i "tpc2_cycles", 31 0;
v0x600000b32130_0 .var/i "tpc2_errors", 31 0;
v0x600000b321c0_0 .var/i "tpc3_cycles", 31 0;
v0x600000b32250_0 .var/i "tpc3_errors", 31 0;
S_0x123f104f0 .scope task, "compute_gemm" "compute_gemm" 3 71, 3 71 0, S_0x123f0dee0;
 .timescale -9 -12;
v0x600000b30000_0 .var/i "A_offset", 31 0;
v0x600000b30090_0 .var/i "B_offset", 31 0;
v0x600000b30120_0 .var/i "C_offset", 31 0;
v0x600000b301b0_0 .var/i "K_dim", 31 0;
v0x600000b30240_0 .var/i "M", 31 0;
v0x600000b302d0_0 .var/i "N", 31 0;
v0x600000b30360_0 .var/i "cycles", 31 0;
v0x600000b303f0_0 .var/i "ii", 31 0;
v0x600000b30480_0 .var/i "is_tpc", 31 0;
v0x600000b30510_0 .var/i "jj", 31 0;
v0x600000b305a0_0 .var/i "kk", 31 0;
v0x600000b30630_0 .var/i "ks", 31 0;
v0x600000b306c0_0 .var/i "kt", 31 0;
v0x600000b30750_0 .var/i "ms", 31 0;
v0x600000b307e0_0 .var/i "mt", 31 0;
v0x600000b30870_0 .var/i "ns", 31 0;
v0x600000b30900_0 .var/i "nt", 31 0;
TD_tb_multi_tpc.compute_gemm ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b30360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b307e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600000b307e0_0;
    %load/vec4 v0x600000b30240_0;
    %subi 4294967289, 0, 32;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600000b307e0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b30750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b30900_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600000b30900_0;
    %load/vec4 v0x600000b302d0_0;
    %subi 4294967289, 0, 32;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x600000b30900_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b30870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b303f0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x600000b303f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b30510_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x600000b30510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b303f0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b30510_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b30510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b30510_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v0x600000b303f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b303f0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b306c0_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x600000b306c0_0;
    %load/vec4 v0x600000b301b0_0;
    %subi 4294967289, 0, 32;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %cmp/s;
    %jmp/0xz T_0.9, 5;
    %load/vec4 v0x600000b306c0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b30630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b305a0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x600000b305a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_0.12, 5;
    %load/vec4 v0x600000b30630_0;
    %load/vec4 v0x600000b305a0_0;
    %add;
    %load/vec4 v0x600000b301b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz T_0.11, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b303f0_0, 0, 32;
T_0.13 ;
    %load/vec4 v0x600000b303f0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_0.15, 5;
    %load/vec4 v0x600000b30750_0;
    %load/vec4 v0x600000b303f0_0;
    %add;
    %load/vec4 v0x600000b30240_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.15;
    %flag_set/vec4 8;
    %jmp/0xz T_0.14, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b30510_0, 0, 32;
T_0.16 ;
    %load/vec4 v0x600000b30510_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_0.18, 5;
    %load/vec4 v0x600000b30870_0;
    %load/vec4 v0x600000b30510_0;
    %add;
    %load/vec4 v0x600000b302d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 8;
    %jmp/0xz T_0.17, 8;
    %load/vec4 v0x600000b303f0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b30510_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %addi 0, 0, 32;
    %load/vec4 v0x600000b303f0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b30510_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b30510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b30510_0, 0, 32;
    %jmp T_0.16;
T_0.17 ;
    %load/vec4 v0x600000b303f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b303f0_0, 0, 32;
    %jmp T_0.13;
T_0.14 ;
    %load/vec4 v0x600000b30360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b30360_0, 0, 32;
    %load/vec4 v0x600000b305a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b305a0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x600000b306c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b306c0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %load/vec4 v0x600000b30900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b30900_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x600000b307e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b307e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x123f10660 .scope function.vec4.u8, "get_K_T" "get_K_T" 3 123, 3 123 0, S_0x123f0dee0;
 .timescale -9 -12;
v0x600000b30990_0 .var/i "col", 31 0;
; Variable get_K_T is vec4 return value of scope S_0x123f10660
v0x600000b30ab0_0 .var/i "row", 31 0;
TD_tb_multi_tpc.get_K_T ;
    %load/vec4 v0x600000b30ab0_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_1.21, 5;
    %load/vec4 v0x600000b30990_0;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x600000b30990_0;
    %muli 16, 0, 32;
    %load/vec4 v0x600000b30ab0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b30ea0, 4;
    %ret/vec4 0, 0, 8;  Assign to get_K_T (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_K_T (store_vec4_to_lval)
T_1.20 ;
    %end;
S_0x123f107d0 .scope function.vec4.u8, "get_Q" "get_Q" 3 113, 3 113 0, S_0x123f0dee0;
 .timescale -9 -12;
v0x600000b30b40_0 .var/i "col", 31 0;
; Variable get_Q is vec4 return value of scope S_0x123f107d0
v0x600000b30c60_0 .var/i "row", 31 0;
TD_tb_multi_tpc.get_Q ;
    %load/vec4 v0x600000b30c60_0;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_2.24, 5;
    %load/vec4 v0x600000b30b40_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %load/vec4 v0x600000b30c60_0;
    %muli 16, 0, 32;
    %load/vec4 v0x600000b30b40_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31050, 4;
    %ret/vec4 0, 0, 8;  Assign to get_Q (store_vec4_to_lval)
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to get_Q (store_vec4_to_lval)
T_2.23 ;
    %end;
    .scope S_0x123f0dee0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000b31710_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x123f0dee0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x600000b31710_0;
    %inv;
    %store/vec4 v0x600000b31710_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123f0dee0;
T_5 ;
    %vpi_call/w 3 134 "$display", "\000" {0 0 0};
    %vpi_call/w 3 135 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 136 "$display", "\342\225\221      Phase E Test 3: Multi-TPC Parallel Workload                \342\225\221" {0 0 0};
    %vpi_call/w 3 137 "$display", "\342\225\221      4 TPCs executing transformer operations                     \342\225\221" {0 0 0};
    %vpi_call/w 3 138 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 139 "$display", "\000" {0 0 0};
    %vpi_call/w 3 142 "$display", "[LOAD] Loading test vectors..." {0 0 0};
    %vpi_call/w 3 143 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_Q_int8.hex", v0x600000b31050 {0 0 0};
    %vpi_call/w 3 144 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_K_int8.hex", v0x600000b30ea0 {0 0 0};
    %vpi_call/w 3 145 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_QK_int32.hex", v0x600000b30f30 {0 0 0};
    %vpi_call/w 3 147 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_A_attn_int8.hex", v0x600000b30e10 {0 0 0};
    %vpi_call/w 3 148 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_V_int8.hex", v0x600000b310e0 {0 0 0};
    %vpi_call/w 3 149 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_AV_int32.hex", v0x600000b30cf0 {0 0 0};
    %vpi_call/w 3 151 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_X_fc1_int8.hex", v0x600000b31290 {0 0 0};
    %vpi_call/w 3 152 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_W_fc1_int8.hex", v0x600000b31170 {0 0 0};
    %vpi_call/w 3 153 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_Y_fc1_int32.hex", v0x600000b313b0 {0 0 0};
    %vpi_call/w 3 155 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_X_fc2_int8.hex", v0x600000b31320 {0 0 0};
    %vpi_call/w 3 156 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_W_fc2_int8.hex", v0x600000b31200 {0 0 0};
    %vpi_call/w 3 157 "$readmemh", "tests/realistic/phase_e/test_vectors/test3_Y_fc2_int32.hex", v0x600000b314d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000b317a0_0;
    %store/vec4a v0x600000b30fc0, 4, 0;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000b317a0_0;
    %store/vec4a v0x600000b30d80, 4, 0;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000b317a0_0;
    %store/vec4a v0x600000b31440, 4, 0;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600000b317a0_0;
    %store/vec4a v0x600000b31560, 4, 0;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b320a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b321c0_0, 0, 32;
    %vpi_call/w 3 173 "$display", "\000" {0 0 0};
    %vpi_call/w 3 174 "$display", "[TPC0] Q @ K^T: (%0d, %0d) \303\227 (%0d, %0d)", P_0x123f10230, P_0x123f101f0, P_0x123f101f0, P_0x123f10270 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x600000b31b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.9, 5;
    %load/vec4 v0x600000b31b00_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x600000b31cb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x600000b31cb0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.12 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.14 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.15, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
T_5.16 ;
    %load/vec4 v0x600000b319e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.17, 5;
    %load/vec4 v0x600000b319e0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
T_5.18 ;
    %load/vec4 v0x600000b318c0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.20, 5;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.20;
    %flag_set/vec4 8;
    %jmp/0xz T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.21 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.23, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz T_5.22, 8;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 16, 0, 32;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31050, 4;
    %store/vec4 v0x600000b315f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.24 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.26, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz T_5.25, 8;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %muli 16, 0, 32;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b30ea0, 4;
    %store/vec4 v0x600000b31680_0, 0, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b315f0_0;
    %pad/s 32;
    %load/vec4 v0x600000b31680_0;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.24;
T_5.25 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.21;
T_5.22 ;
    %load/vec4 v0x600000b31e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31e60_0, 0, 32;
    %load/vec4 v0x600000b318c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
    %jmp T_5.18;
T_5.19 ;
    %load/vec4 v0x600000b319e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
    %jmp T_5.16;
T_5.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.27 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.29, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.29;
    %flag_set/vec4 8;
    %jmp/0xz T_5.28, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.30 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.32, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.32;
    %flag_set/vec4 8;
    %jmp/0xz T_5.31, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 32, 0, 32;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b30fc0, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.30;
T_5.31 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.27;
T_5.28 ;
    %load/vec4 v0x600000b31cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %load/vec4 v0x600000b31b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.33 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.34, 5;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b30fc0, 4;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b30f30, 4;
    %cmp/ne;
    %jmp/0xz  T_5.35, 6;
    %load/vec4 v0x600000b31ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31ef0_0, 0, 32;
    %load/vec4 v0x600000b31ef0_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.37, 5;
    %vpi_call/w 3 212 "$display", "  QK error[%0d]: got %0d, expected %0d", v0x600000b317a0_0, &A<v0x600000b30fc0, v0x600000b317a0_0 >, &A<v0x600000b30f30, v0x600000b317a0_0 > {0 0 0};
T_5.37 ;
T_5.35 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.33;
T_5.34 ;
    %vpi_call/w 3 215 "$display", "  Cycles: %0d, Errors: %0d", v0x600000b31e60_0, v0x600000b31ef0_0 {0 0 0};
    %vpi_call/w 3 220 "$display", "\000" {0 0 0};
    %vpi_call/w 3 221 "$display", "[TPC1] Attn @ V: (%0d, %0d) \303\227 (%0d, %0d)", P_0x123f102f0, P_0x123f102b0, P_0x123f102b0, P_0x123f10330 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
T_5.39 ;
    %load/vec4 v0x600000b31b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.40, 5;
    %load/vec4 v0x600000b31b00_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
T_5.41 ;
    %load/vec4 v0x600000b31cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.42, 5;
    %load/vec4 v0x600000b31cb0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.43 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.44, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.45 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.46, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.45;
T_5.46 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.43;
T_5.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
T_5.47 ;
    %load/vec4 v0x600000b319e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.48, 5;
    %load/vec4 v0x600000b319e0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
T_5.49 ;
    %load/vec4 v0x600000b318c0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.51, 5;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.51;
    %flag_set/vec4 8;
    %jmp/0xz T_5.50, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.52 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.54, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.54;
    %flag_set/vec4 8;
    %jmp/0xz T_5.53, 8;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 32, 0, 32;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b30e10, 4;
    %store/vec4 v0x600000b315f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.55 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.57, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.57;
    %flag_set/vec4 8;
    %jmp/0xz T_5.56, 8;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %muli 16, 0, 32;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b310e0, 4;
    %store/vec4 v0x600000b31680_0, 0, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b315f0_0;
    %pad/s 32;
    %load/vec4 v0x600000b31680_0;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.55;
T_5.56 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.52;
T_5.53 ;
    %load/vec4 v0x600000b31f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31f80_0, 0, 32;
    %load/vec4 v0x600000b318c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
    %jmp T_5.49;
T_5.50 ;
    %load/vec4 v0x600000b319e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
    %jmp T_5.47;
T_5.48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.58 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.60, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.60;
    %flag_set/vec4 8;
    %jmp/0xz T_5.59, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.61 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.63, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.63;
    %flag_set/vec4 8;
    %jmp/0xz T_5.62, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 16, 0, 32;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b30d80, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.61;
T_5.62 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.58;
T_5.59 ;
    %load/vec4 v0x600000b31cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
    %jmp T_5.41;
T_5.42 ;
    %load/vec4 v0x600000b31b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
    %jmp T_5.39;
T_5.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b32010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.64 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_5.65, 5;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b30d80, 4;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b30cf0, 4;
    %cmp/ne;
    %jmp/0xz  T_5.66, 6;
    %load/vec4 v0x600000b32010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b32010_0, 0, 32;
    %load/vec4 v0x600000b32010_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.68, 5;
    %vpi_call/w 3 258 "$display", "  AV error[%0d]: got %0d, expected %0d", v0x600000b317a0_0, &A<v0x600000b30d80, v0x600000b317a0_0 >, &A<v0x600000b30cf0, v0x600000b317a0_0 > {0 0 0};
T_5.68 ;
T_5.66 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.64;
T_5.65 ;
    %vpi_call/w 3 261 "$display", "  Cycles: %0d, Errors: %0d", v0x600000b31f80_0, v0x600000b32010_0 {0 0 0};
    %vpi_call/w 3 266 "$display", "\000" {0 0 0};
    %vpi_call/w 3 267 "$display", "[TPC2] FC1: (%0d, %0d) \303\227 (%0d, %0d)", P_0x123f103b0, P_0x123f10370, P_0x123f10370, P_0x123f103f0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
T_5.70 ;
    %load/vec4 v0x600000b31b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.71, 5;
    %load/vec4 v0x600000b31b00_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
T_5.72 ;
    %load/vec4 v0x600000b31cb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.73, 5;
    %load/vec4 v0x600000b31cb0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.74 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.75, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.76 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.77, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.76;
T_5.77 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.74;
T_5.75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
T_5.78 ;
    %load/vec4 v0x600000b319e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.79, 5;
    %load/vec4 v0x600000b319e0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
T_5.80 ;
    %load/vec4 v0x600000b318c0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.82, 5;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %cmpi/s 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.82;
    %flag_set/vec4 8;
    %jmp/0xz T_5.81, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.83 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.85, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.85;
    %flag_set/vec4 8;
    %jmp/0xz T_5.84, 8;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 64, 0, 32;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31290, 4;
    %store/vec4 v0x600000b315f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.86 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.88, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.88;
    %flag_set/vec4 8;
    %jmp/0xz T_5.87, 8;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %muli 256, 0, 32;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31170, 4;
    %store/vec4 v0x600000b31680_0, 0, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b315f0_0;
    %pad/s 32;
    %load/vec4 v0x600000b31680_0;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.86;
T_5.87 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.83;
T_5.84 ;
    %load/vec4 v0x600000b320a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b320a0_0, 0, 32;
    %load/vec4 v0x600000b318c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
    %jmp T_5.80;
T_5.81 ;
    %load/vec4 v0x600000b319e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
    %jmp T_5.78;
T_5.79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.89 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.91, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.91;
    %flag_set/vec4 8;
    %jmp/0xz T_5.90, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.92 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.94, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.94;
    %flag_set/vec4 8;
    %jmp/0xz T_5.93, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 256, 0, 32;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31440, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.92;
T_5.93 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.89;
T_5.90 ;
    %load/vec4 v0x600000b31cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
    %jmp T_5.72;
T_5.73 ;
    %load/vec4 v0x600000b31b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
    %jmp T_5.70;
T_5.71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b32130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.95 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_5.96, 5;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b31440, 4;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b313b0, 4;
    %cmp/ne;
    %jmp/0xz  T_5.97, 6;
    %load/vec4 v0x600000b32130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b32130_0, 0, 32;
    %load/vec4 v0x600000b32130_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.99, 5;
    %vpi_call/w 3 304 "$display", "  FC1 error[%0d]: got %0d, expected %0d", v0x600000b317a0_0, &A<v0x600000b31440, v0x600000b317a0_0 >, &A<v0x600000b313b0, v0x600000b317a0_0 > {0 0 0};
T_5.99 ;
T_5.97 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.95;
T_5.96 ;
    %vpi_call/w 3 307 "$display", "  Cycles: %0d, Errors: %0d", v0x600000b320a0_0, v0x600000b32130_0 {0 0 0};
    %vpi_call/w 3 312 "$display", "\000" {0 0 0};
    %vpi_call/w 3 313 "$display", "[TPC3] FC2: (%0d, %0d) \303\227 (%0d, %0d)", P_0x123f10470, P_0x123f10430, P_0x123f10430, P_0x123f104b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
T_5.101 ;
    %load/vec4 v0x600000b31b00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.102, 5;
    %load/vec4 v0x600000b31b00_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
T_5.103 ;
    %load/vec4 v0x600000b31cb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.104, 5;
    %load/vec4 v0x600000b31cb0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.105 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.106, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.107 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.108, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.107;
T_5.108 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.105;
T_5.106 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
T_5.109 ;
    %load/vec4 v0x600000b319e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.110, 5;
    %load/vec4 v0x600000b319e0_0;
    %muli 8, 0, 32;
    %store/vec4 v0x600000b31950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
T_5.111 ;
    %load/vec4 v0x600000b318c0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.113, 5;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %cmpi/s 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.113;
    %flag_set/vec4 8;
    %jmp/0xz T_5.112, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.114 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.116, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.116;
    %flag_set/vec4 8;
    %jmp/0xz T_5.115, 8;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 256, 0, 32;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31320, 4;
    %store/vec4 v0x600000b315f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.117 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.119, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.119;
    %flag_set/vec4 8;
    %jmp/0xz T_5.118, 8;
    %load/vec4 v0x600000b31950_0;
    %load/vec4 v0x600000b318c0_0;
    %add;
    %muli 64, 0, 32;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31200, 4;
    %store/vec4 v0x600000b31680_0, 0, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b315f0_0;
    %pad/s 32;
    %load/vec4 v0x600000b31680_0;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31d40, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.117;
T_5.118 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.114;
T_5.115 ;
    %load/vec4 v0x600000b321c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b321c0_0, 0, 32;
    %load/vec4 v0x600000b318c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b318c0_0, 0, 32;
    %jmp T_5.111;
T_5.112 ;
    %load/vec4 v0x600000b319e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b319e0_0, 0, 32;
    %jmp T_5.109;
T_5.110 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.120 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.122, 5;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %cmpi/s 32, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.122;
    %flag_set/vec4 8;
    %jmp/0xz T_5.121, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
T_5.123 ;
    %load/vec4 v0x600000b31830_0;
    %cmpi/s 8, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.125, 5;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %cmpi/s 64, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.125;
    %flag_set/vec4 8;
    %jmp/0xz T_5.124, 8;
    %load/vec4 v0x600000b317a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x600000b31830_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000b31d40, 4;
    %load/vec4 v0x600000b31a70_0;
    %load/vec4 v0x600000b317a0_0;
    %add;
    %muli 64, 0, 32;
    %load/vec4 v0x600000b31c20_0;
    %load/vec4 v0x600000b31830_0;
    %add;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000b31560, 4, 0;
    %load/vec4 v0x600000b31830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31830_0, 0, 32;
    %jmp T_5.123;
T_5.124 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.120;
T_5.121 ;
    %load/vec4 v0x600000b31cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31cb0_0, 0, 32;
    %jmp T_5.103;
T_5.104 ;
    %load/vec4 v0x600000b31b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b31b00_0, 0, 32;
    %jmp T_5.101;
T_5.102 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b32250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
T_5.126 ;
    %load/vec4 v0x600000b317a0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_5.127, 5;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b31560, 4;
    %ix/getv/s 4, v0x600000b317a0_0;
    %load/vec4a v0x600000b314d0, 4;
    %cmp/ne;
    %jmp/0xz  T_5.128, 6;
    %load/vec4 v0x600000b32250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b32250_0, 0, 32;
    %load/vec4 v0x600000b32250_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.130, 5;
    %vpi_call/w 3 350 "$display", "  FC2 error[%0d]: got %0d, expected %0d", v0x600000b317a0_0, &A<v0x600000b31560, v0x600000b317a0_0 >, &A<v0x600000b314d0, v0x600000b317a0_0 > {0 0 0};
T_5.130 ;
T_5.128 ;
    %load/vec4 v0x600000b317a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000b317a0_0, 0, 32;
    %jmp T_5.126;
T_5.127 ;
    %vpi_call/w 3 353 "$display", "  Cycles: %0d, Errors: %0d", v0x600000b321c0_0, v0x600000b32250_0 {0 0 0};
    %load/vec4 v0x600000b31e60_0;
    %store/vec4 v0x600000b31b90_0, 0, 32;
    %load/vec4 v0x600000b31b90_0;
    %load/vec4 v0x600000b31f80_0;
    %cmp/s;
    %jmp/0xz  T_5.132, 5;
    %load/vec4 v0x600000b31f80_0;
    %store/vec4 v0x600000b31b90_0, 0, 32;
T_5.132 ;
    %load/vec4 v0x600000b31b90_0;
    %load/vec4 v0x600000b320a0_0;
    %cmp/s;
    %jmp/0xz  T_5.134, 5;
    %load/vec4 v0x600000b320a0_0;
    %store/vec4 v0x600000b31b90_0, 0, 32;
T_5.134 ;
    %load/vec4 v0x600000b31b90_0;
    %load/vec4 v0x600000b321c0_0;
    %cmp/s;
    %jmp/0xz  T_5.136, 5;
    %load/vec4 v0x600000b321c0_0;
    %store/vec4 v0x600000b31b90_0, 0, 32;
T_5.136 ;
    %pushi/vec4 1081344, 0, 32;
    %store/vec4 v0x600000b31dd0_0, 0, 32;
    %vpi_call/w 3 365 "$display", "\000" {0 0 0};
    %vpi_call/w 3 366 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 367 "$display", "\342\225\221                      TEST SUMMARY                                \342\225\221" {0 0 0};
    %vpi_call/w 3 368 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %vpi_call/w 3 369 "$display", "\342\225\221  TPC0 (Q@K^T):   %5d cycles, %0d errors                         \342\225\221", v0x600000b31e60_0, v0x600000b31ef0_0 {0 0 0};
    %vpi_call/w 3 370 "$display", "\342\225\221  TPC1 (Attn@V):  %5d cycles, %0d errors                         \342\225\221", v0x600000b31f80_0, v0x600000b32010_0 {0 0 0};
    %vpi_call/w 3 371 "$display", "\342\225\221  TPC2 (FC1):     %5d cycles, %0d errors                         \342\225\221", v0x600000b320a0_0, v0x600000b32130_0 {0 0 0};
    %vpi_call/w 3 372 "$display", "\342\225\221  TPC3 (FC2):     %5d cycles, %0d errors                         \342\225\221", v0x600000b321c0_0, v0x600000b32250_0 {0 0 0};
    %vpi_call/w 3 373 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %vpi_call/w 3 374 "$display", "\342\225\221  Parallel time:  %5d cycles (slowest TPC)                      \342\225\221", v0x600000b31b90_0 {0 0 0};
    %load/vec4 v0x600000b31e60_0;
    %load/vec4 v0x600000b31f80_0;
    %add;
    %load/vec4 v0x600000b320a0_0;
    %add;
    %load/vec4 v0x600000b321c0_0;
    %add;
    %vpi_call/w 3 375 "$display", "\342\225\221  Sequential:     %5d cycles (sum)                              \342\225\221", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600000b31e60_0;
    %load/vec4 v0x600000b31f80_0;
    %add;
    %load/vec4 v0x600000b320a0_0;
    %add;
    %load/vec4 v0x600000b321c0_0;
    %add;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x600000b31b90_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 376 "$display", "\342\225\221  Speedup:        %.2fx                                           \342\225\221", W<0,r> {0 1 0};
    %vpi_call/w 3 377 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600000b31ef0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.142, 4;
    %load/vec4 v0x600000b32010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.142;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.141, 10;
    %load/vec4 v0x600000b32130_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.141;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.140, 9;
    %load/vec4 v0x600000b32250_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.140;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.138, 8;
    %vpi_call/w 3 380 "$display", "\342\225\221  \342\234\223 PASSED: All 4 TPCs computed correctly                       \342\225\221" {0 0 0};
    %vpi_call/w 3 381 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 382 "$display", "\000" {0 0 0};
    %vpi_call/w 3 383 "$display", ">>> PHASE_E_MULTI_TPC TEST PASSED! <<<" {0 0 0};
    %jmp T_5.139;
T_5.138 ;
    %vpi_call/w 3 385 "$display", "\342\225\221  \342\234\227 FAILED                                                       \342\225\221" {0 0 0};
    %vpi_call/w 3 386 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 387 "$display", "\000" {0 0 0};
    %vpi_call/w 3 388 "$display", ">>> PHASE_E_MULTI_TPC TEST FAILED! <<<" {0 0 0};
T_5.139 ;
    %vpi_call/w 3 391 "$display", "\000" {0 0 0};
    %vpi_call/w 3 392 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x123f0dee0;
T_6 ;
    %delay 705032704, 1;
    %vpi_call/w 3 397 "$display", "ERROR: Timeout!" {0 0 0};
    %vpi_call/w 3 398 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "tests/realistic/phase_e/tb_multi_tpc.v";
