===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		131072
L1_ASSOC:		8
L1_BLOCKSIZE:		64
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	MSI 
TRACE FILE:		canneal.04t.longTrace
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      112661
2 . number of read misses:                5842
3 . number of writes:                     11942
4 . number of write misses:               39
5 . total miss rate:                      0.047198
6 . number of writebacks:                 420
7 . number of I2E                         0
8 . number of I2S                         5842
9 . number of M2S                         60
10. number of E2S                         0
11. number of S2M                         677
12. number of I2M                         39
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        6978
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2014
20. number of flushes:                    105
21. number of BusRds issued:              5842
22. number of BusRdXs issued:             716
23. number of BusUpgrs issued:            0
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      110830
2 . number of read misses:                5865
3 . number of writes:                     11710
4 . number of write misses:               41
5 . total miss rate:                      0.048197
6 . number of writebacks:                 434
7 . number of I2E                         0
8 . number of I2S                         5865
9 . number of M2S                         46
10. number of E2S                         0
11. number of S2M                         659
12. number of I2M                         41
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        6999
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2034
20. number of flushes:                    91
21. number of BusRds issued:              5865
22. number of BusRdXs issued:             700
23. number of BusUpgrs issued:            0
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      114938
2 . number of read misses:                5837
3 . number of writes:                     12383
4 . number of write misses:               42
5 . total miss rate:                      0.046175
6 . number of writebacks:                 446
7 . number of I2E                         0
8 . number of I2S                         5837
9 . number of M2S                         76
10. number of E2S                         0
11. number of S2M                         683
12. number of I2M                         42
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        7008
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2008
20. number of flushes:                    115
21. number of BusRds issued:              5837
22. number of BusRdXs issued:             725
23. number of BusUpgrs issued:            0
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      113428
2 . number of read misses:                5879
3 . number of writes:                     12108
4 . number of write misses:               39
5 . total miss rate:                      0.047142
6 . number of writebacks:                 414
7 . number of I2E                         0
8 . number of I2S                         5879
9 . number of M2S                         63
10. number of E2S                         0
11. number of S2M                         675
12. number of I2M                         39
13. number of E2M                         0
14. number of O2M                         0
15. number of M2O                         0
16. number of memory transactions:        7007
17. number of cache-to-cache transfers:   0
18. number of interventions:              0
19. number of invalidations:              2020
20. number of flushes:                    88
21. number of BusRds issued:              5879
22. number of BusRdXs issued:             714
23. number of BusUpgrs issued:            0
