{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465547962082 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "jikken EP1C6Q240C8 " "Selected device EP1C6Q240C8 for design \"jikken\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465547962149 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465547962429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Device EP1C12Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465547962587 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465547962587 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Pin ~nCSO~ is reserved at location 24" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/014/a0147044/jikken-hard/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465547962593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Pin ~ASDO~ is reserved at location 37" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/014/a0147044/jikken-hard/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465547962593 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465547962593 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 29 " "No exact pin location assignment(s) for 1 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk } } } { "jikken.bdf" "" { Schematic "/home/014/a0147044/jikken-hard/jikken.bdf" { { 128 -696 -528 144 "clk" "" } } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/014/a0147044/jikken-hard/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465547962616 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1465547962616 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465547962671 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465547962671 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465547962671 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1465547962671 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "jikken.sdc " "Synopsys Design Constraints File file not found: 'jikken.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1465547962677 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465547962679 "|jikken|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465547962686 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465547962687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465547962687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465547962687 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465547962687 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465547962694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465547962695 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1465547962855 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1465547962856 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "jikken.bdf" "" { Schematic "/home/014/a0147044/jikken-hard/jikken.bdf" { { 128 -696 -528 144 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1465547962887 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/014/a0147044/jikken-hard/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1465547962887 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg Global clock " "Automatically promoted some destinations of signal \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell\" may be non-global or may not use global clock" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962887 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1465547962887 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] Global clock " "Automatically promoted some destinations of signal \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Destination \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962887 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1\" may be non-global or may not use global clock" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962887 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962887 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 956 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1465547962887 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] Global clock " "Automatically promoted some destinations of signal \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "Destination \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]\" may be non-global or may not use global clock" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962888 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Destination \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" may be non-global or may not use global clock" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962888 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell\" may be non-global or may not use global clock" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962888 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1465547962888 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] Global clock " "Automatically promoted some destinations of signal \"sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962888 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Destination \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962888 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1465547962888 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 956 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1465547962888 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 Global clock " "Automatically promoted signal \"ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_obh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0\" to use Global clock" {  } { { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ram2:ram2|altsyncram:altsyncram_component|altsyncram_obh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/014/a0147044/jikken-hard/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1465547962888 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1465547962889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1465547962894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465547962916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465547962917 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1465547962924 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465547962924 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1465547962948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465547962948 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465547962981 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "over " "Node \"over\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "over" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name13 " "Node \"pin_name13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pin_name13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name27 " "Node \"pin_name27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pin_name27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name32 " "Node \"pin_name32\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pin_name32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name36 " "Node \"pin_name36\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pin_name36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name37 " "Node \"pin_name37\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pin_name37" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name7 " "Node \"pin_name7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "pin_name7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1465547962984 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1465547962984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465547962985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465547963225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465547963508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465547963519 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465547963965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465547963965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465547964024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X12_Y11 X23_Y21 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } { { "loc" "" { Generic "/home/014/a0147044/jikken-hard/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21"} 12 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465547964488 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465547964488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465547964586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465547964588 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1465547964588 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465547964588 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465547964618 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1465547964622 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465547964624 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465547965626 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1465547965702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465547965706 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465547965717 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465547965743 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1465547965746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/014/a0147044/jikken-hard/output_files/jikken.fit.smsg " "Generated suppressed messages file /home/014/a0147044/jikken-hard/output_files/jikken.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465547965861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465547966118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 17:39:26 2016 " "Processing ended: Fri Jun 10 17:39:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465547966118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465547966118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465547966118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465547966118 ""}
