Circuit: *** SPICE deck for cell 1bitADDER{lay} from library prova_library4_Nand_lay

Vgnd: both pins shorted together -- ignoring.
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Direct Newton iteration for .op point succeeded.

Date: Sun Nov 15 13:57:07 2015
Total elapsed time: 0.758 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 2106
traniter = 2082
tranpoints = 1042
accept = 1042
rejected = 0
matrix size = 51
fillins = 24
solver = Normal
Thread vector: 273.0/80.1[4] 43.9/25.2[4] 8.6/3.3[4] 0.8/1.9[1]  2592/500
Matrix Compiler1: 6.28 KB object code size  4.4/2.5/[0.9]
Matrix Compiler2: 6.37 KB object code size  1.6/2.2/[1.0]


