#BLIF generated by VPR  from post-place-and-route implementation
.model fabric_design67_15_45_top
.inputs $auto$clkbufmap.cc:294:execute$784819 $iopadmap$rst $iopadmap$in[0] $iopadmap$in[1] $iopadmap$in[2] $iopadmap$in[3] $iopadmap$in[4] $iopadmap$in[5] $iopadmap$in[6] $iopadmap$in[7] 
.outputs $iopadmap$out[2] $iopadmap$out[3] $iopadmap$out[7] $iopadmap$out[0] $iopadmap$out[1] $iopadmap$out[4] $iopadmap$out[5] $iopadmap$out[6] $iopadmap$out[8] $iopadmap$out[9] $iopadmap$out[10] $iopadmap$out[11] $iopadmap$out[12] $iopadmap$out[13] $iopadmap$out[14] $iopadmap$out[15] $iopadmap$out[16] $iopadmap$out[17] $iopadmap$out[18] $iopadmap$out[19] $iopadmap$out[20] $iopadmap$out[21] $iopadmap$out[22] $iopadmap$out[23] $iopadmap$out[24] $iopadmap$out[25] $iopadmap$out[26] $iopadmap$out[27] $iopadmap$out[28] $iopadmap$out[29] $iopadmap$out[30] $iopadmap$out[31] 

#IO assignments
.names $iopadmap$out[2]_input_0_0 $iopadmap$out[2]
1 1
.names $iopadmap$out[3]_input_0_0 $iopadmap$out[3]
1 1
.names $iopadmap$out[7]_input_0_0 $iopadmap$out[7]
1 1
.names $iopadmap$out[0]_input_0_0 $iopadmap$out[0]
1 1
.names $iopadmap$out[1]_input_0_0 $iopadmap$out[1]
1 1
.names $iopadmap$out[4]_input_0_0 $iopadmap$out[4]
1 1
.names $iopadmap$out[5]_input_0_0 $iopadmap$out[5]
1 1
.names $iopadmap$out[6]_input_0_0 $iopadmap$out[6]
1 1
.names $iopadmap$out[8]_input_0_0 $iopadmap$out[8]
1 1
.names $iopadmap$out[9]_input_0_0 $iopadmap$out[9]
1 1
.names $iopadmap$out[10]_input_0_0 $iopadmap$out[10]
1 1
.names $iopadmap$out[11]_input_0_0 $iopadmap$out[11]
1 1
.names $iopadmap$out[12]_input_0_0 $iopadmap$out[12]
1 1
.names $iopadmap$out[13]_input_0_0 $iopadmap$out[13]
1 1
.names $iopadmap$out[14]_input_0_0 $iopadmap$out[14]
1 1
.names $iopadmap$out[15]_input_0_0 $iopadmap$out[15]
1 1
.names $iopadmap$out[16]_input_0_0 $iopadmap$out[16]
1 1
.names $iopadmap$out[17]_input_0_0 $iopadmap$out[17]
1 1
.names $iopadmap$out[18]_input_0_0 $iopadmap$out[18]
1 1
.names $iopadmap$out[19]_input_0_0 $iopadmap$out[19]
1 1
.names $iopadmap$out[20]_input_0_0 $iopadmap$out[20]
1 1
.names $iopadmap$out[21]_input_0_0 $iopadmap$out[21]
1 1
.names $iopadmap$out[22]_input_0_0 $iopadmap$out[22]
1 1
.names $iopadmap$out[23]_input_0_0 $iopadmap$out[23]
1 1
.names $iopadmap$out[24]_input_0_0 $iopadmap$out[24]
1 1
.names $iopadmap$out[25]_input_0_0 $iopadmap$out[25]
1 1
.names $iopadmap$out[26]_input_0_0 $iopadmap$out[26]
1 1
.names $iopadmap$out[27]_input_0_0 $iopadmap$out[27]
1 1
.names $iopadmap$out[28]_input_0_0 $iopadmap$out[28]
1 1
.names $iopadmap$out[29]_input_0_0 $iopadmap$out[29]
1 1
.names $iopadmap$out[30]_input_0_0 $iopadmap$out[30]
1 1
.names $iopadmap$out[31]_input_0_0 $iopadmap$out[31]
1 1
.names $auto$clkbufmap.cc:294:execute$784819 $auto$clkbufmap.cc:294:execute$784819_output_0_0
1 1
.names $iopadmap$rst $iopadmap$rst_output_0_0
1 1
.names $iopadmap$in[0] $iopadmap$in[0]_output_0_0
1 1
.names $iopadmap$in[1] $iopadmap$in[1]_output_0_0
1 1
.names $iopadmap$in[2] $iopadmap$in[2]_output_0_0
1 1
.names $iopadmap$in[3] $iopadmap$in[3]_output_0_0
1 1
.names $iopadmap$in[4] $iopadmap$in[4]_output_0_0
1 1
.names $iopadmap$in[5] $iopadmap$in[5]_output_0_0
1 1
.names $iopadmap$in[6] $iopadmap$in[6]_output_0_0
1 1
.names $iopadmap$in[7] $iopadmap$in[7]_output_0_0
1 1

#Interconnect
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in11[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in7[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in1[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in2[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in8[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in9[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[230]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[262]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[294]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[358]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[326]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[422]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[390]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[102]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[134]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[38]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[70]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[198]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[166]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in13[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in12[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[6]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in14[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in3[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in4[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in5[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[135]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[167]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[199]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[231]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[103]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[71]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[295]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[263]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[7]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[39]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[327]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[359]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[391]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[423]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[194]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[162]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[130]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[98]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[226]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[258]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[66]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[322]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[290]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[354]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[386]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[34]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[418]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[450]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[224]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[192]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[160]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[128]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[256]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[288]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[32]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[352]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[320]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[384]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[416]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[64]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[96]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[448]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[67]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[225]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[193]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[33]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[257]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[289]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[65]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[97]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[353]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[321]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[385]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[417]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[129]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[161]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[449]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[99]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[35]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[3]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[37]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[69]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[197]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[229]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[5]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[101]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[293]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[261]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[325]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[357]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[133]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[165]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[389]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[421]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[4]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[36]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[100]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[68]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[260]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[292]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[132]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[164]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[356]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[324]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[388]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[420]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[196]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[228]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[452]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[454]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[131]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[163]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[227]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[195]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[387]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[419]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[259]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[291]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[455]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[451]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[453]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[323]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_tmp[355]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[0]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in6[1]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in10[2]_clock_0_0
1 1
.names $auto$clkbufmap.cc:294:execute$784819_output_0_0 dffre_d_in0[3]_clock_0_0
1 1
.names $iopadmap$rst_output_0_0 lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_input_0_0
1 1
.names $iopadmap$in[0]_output_0_0 dffre_tmp[0]_input_0_0
1 1
.names $iopadmap$in[1]_output_0_0 dffre_tmp[1]_input_0_0
1 1
.names $iopadmap$in[2]_output_0_0 dffre_tmp[2]_input_0_0
1 1
.names $iopadmap$in[3]_output_0_0 dffre_tmp[3]_input_0_0
1 1
.names $iopadmap$in[4]_output_0_0 dffre_tmp[4]_input_0_0
1 1
.names $iopadmap$in[5]_output_0_0 dffre_tmp[5]_input_0_0
1 1
.names $iopadmap$in[6]_output_0_0 dffre_tmp[6]_input_0_0
1 1
.names $iopadmap$in[7]_output_0_0 dffre_tmp[7]_input_0_0
1 1
.names lut_$iopadmap$out[0]_output_0_0 $iopadmap$out[0]_input_0_0
1 1
.names lut_$iopadmap$out[1]_output_0_0 $iopadmap$out[1]_input_0_0
1 1
.names lut_$iopadmap$out[2]_output_0_0 $iopadmap$out[2]_input_0_0
1 1
.names lut_$iopadmap$out[3]_output_0_0 $iopadmap$out[3]_input_0_0
1 1
.names lut_$iopadmap$out[4]_output_0_0 $iopadmap$out[4]_input_0_0
1 1
.names lut_$iopadmap$out[5]_output_0_0 $iopadmap$out[5]_input_0_0
1 1
.names lut_$iopadmap$out[6]_output_0_0 $iopadmap$out[6]_input_0_0
1 1
.names lut_$iopadmap$out[7]_output_0_0 $iopadmap$out[7]_input_0_0
1 1
.names lut_$iopadmap$out[8]_output_0_0 $iopadmap$out[8]_input_0_0
1 1
.names lut_$iopadmap$out[9]_output_0_0 $iopadmap$out[9]_input_0_0
1 1
.names lut_$iopadmap$out[10]_output_0_0 $iopadmap$out[10]_input_0_0
1 1
.names lut_$iopadmap$out[11]_output_0_0 $iopadmap$out[11]_input_0_0
1 1
.names lut_$iopadmap$out[12]_output_0_0 $iopadmap$out[12]_input_0_0
1 1
.names lut_$iopadmap$out[13]_output_0_0 $iopadmap$out[13]_input_0_0
1 1
.names lut_$iopadmap$out[14]_output_0_0 $iopadmap$out[14]_input_0_0
1 1
.names lut_$iopadmap$out[15]_output_0_0 $iopadmap$out[15]_input_0_0
1 1
.names lut_$iopadmap$out[16]_output_0_0 $iopadmap$out[16]_input_0_0
1 1
.names lut_$iopadmap$out[17]_output_0_0 $iopadmap$out[17]_input_0_0
1 1
.names lut_$iopadmap$out[18]_output_0_0 $iopadmap$out[18]_input_0_0
1 1
.names lut_$iopadmap$out[19]_output_0_0 $iopadmap$out[19]_input_0_0
1 1
.names lut_$iopadmap$out[20]_output_0_0 $iopadmap$out[20]_input_0_0
1 1
.names lut_$iopadmap$out[21]_output_0_0 $iopadmap$out[21]_input_0_0
1 1
.names lut_$iopadmap$out[22]_output_0_0 $iopadmap$out[22]_input_0_0
1 1
.names lut_$iopadmap$out[23]_output_0_0 $iopadmap$out[23]_input_0_0
1 1
.names lut_$iopadmap$out[24]_output_0_0 $iopadmap$out[24]_input_0_0
1 1
.names lut_$iopadmap$out[25]_output_0_0 $iopadmap$out[25]_input_0_0
1 1
.names lut_$iopadmap$out[26]_output_0_0 $iopadmap$out[26]_input_0_0
1 1
.names lut_$iopadmap$out[27]_output_0_0 $iopadmap$out[27]_input_0_0
1 1
.names lut_$iopadmap$out[28]_output_0_0 $iopadmap$out[28]_input_0_0
1 1
.names lut_$iopadmap$out[29]_output_0_0 $iopadmap$out[29]_input_0_0
1 1
.names lut_$iopadmap$out[30]_output_0_0 $iopadmap$out[30]_input_0_0
1 1
.names lut_$iopadmap$out[31]_output_0_0 $iopadmap$out[31]_input_0_0
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[21]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[20]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[26]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[27]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[19]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[18]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[29]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[28]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[24]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[25]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[23]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[22]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[8]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[31]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[30]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[10]_input_0_0
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[11]_input_0_2
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[12]_input_0_2
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[9]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[17]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[16]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[15]_input_0_4
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[14]_input_0_2
1 1
.names lut_$false_output_0_0 lut_$iopadmap$out[13]_input_0_2
1 1
.names lut_$true_output_0_0 dffre_d_in9[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in11[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in7[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in8[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in9[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[230]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[262]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[294]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[358]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[326]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[422]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[390]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[102]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[134]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[70]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[198]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[166]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in13[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in12[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in14[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in3[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in5[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[135]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[167]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[199]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[231]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[103]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[71]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[295]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[263]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[39]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[327]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[359]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[391]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[423]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[194]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[162]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[130]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[98]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[226]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[258]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[66]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[322]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[290]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[354]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[386]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[418]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[450]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[224]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[192]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[160]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[128]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[256]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[288]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[352]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[320]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[384]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[416]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[96]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[448]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[225]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[193]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[257]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[289]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[65]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[97]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[353]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[321]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[385]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[417]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[129]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[161]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[449]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[99]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[197]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[229]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[101]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[293]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[261]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[325]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[357]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[133]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[165]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[389]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[421]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[100]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[260]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[292]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[132]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[164]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[356]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[324]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[388]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[420]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[196]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[228]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[452]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[454]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[131]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[163]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[227]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[195]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[387]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[419]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[259]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[291]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[455]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[451]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[453]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[323]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[355]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in6[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in10[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[3]_input_2_0
1 1
.names dffre_tmp[0]_output_0_0 dffre_tmp[32]_input_0_0
1 1
.names dffre_tmp[0]_output_0_0 dffre_d_in0[0]_input_0_0
1 1
.names dffre_d_in0[0]_output_0_0 lut_$abc$784685$new_new_n140___input_0_0
1 1
.names dffre_d_in0[0]_output_0_0 lut_$abc$784685$new_new_n200___input_0_4
1 1
.names dffre_d_in0[0]_output_0_0 lut_$abc$784685$new_new_n176___input_0_2
1 1
.names dffre_d_in0[0]_output_0_0 lut_$abc$784685$new_new_n245___input_0_2
1 1
.names dffre_d_in0[0]_output_0_0 lut_$abc$784685$new_new_n160___input_0_4
1 1
.names dffre_tmp[1]_output_0_0 dffre_tmp[33]_input_0_0
1 1
.names dffre_tmp[1]_output_0_0 dffre_d_in0[1]_input_0_0
1 1
.names dffre_d_in0[1]_output_0_0 lut_$abc$784685$new_new_n140___input_0_4
1 1
.names dffre_d_in0[1]_output_0_0 lut_$abc$784685$new_new_n200___input_0_1
1 1
.names dffre_d_in0[1]_output_0_0 lut_$abc$784685$new_new_n259___input_0_4
1 1
.names dffre_d_in0[1]_output_0_0 lut_$abc$784685$new_new_n176___input_0_1
1 1
.names dffre_d_in0[1]_output_0_0 lut_$abc$784685$new_new_n245___input_0_3
1 1
.names dffre_tmp[2]_output_0_0 dffre_d_in0[2]_input_0_0
1 1
.names dffre_tmp[2]_output_0_0 dffre_tmp[34]_input_0_0
1 1
.names dffre_d_in0[2]_output_0_0 lut_$abc$784685$new_new_n140___input_0_2
1 1
.names dffre_d_in0[2]_output_0_0 lut_$abc$784685$new_new_n200___input_0_2
1 1
.names dffre_d_in0[2]_output_0_0 lut_$abc$784685$new_new_n213___input_0_3
1 1
.names dffre_d_in0[2]_output_0_0 lut_$abc$784685$new_new_n157___input_0_3
1 1
.names dffre_d_in0[2]_output_0_0 lut_$abc$784685$new_new_n176___input_0_3
1 1
.names dffre_d_in0[2]_output_0_0 lut_$abc$784685$new_new_n245___input_0_0
1 1
.names dffre_tmp[3]_output_0_0 dffre_tmp[35]_input_0_0
1 1
.names dffre_tmp[3]_output_0_0 dffre_d_in0[3]_input_0_0
1 1
.names dffre_d_in0[3]_output_0_0 lut_$abc$784685$new_new_n140___input_0_1
1 1
.names dffre_d_in0[3]_output_0_0 lut_$abc$784685$new_new_n200___input_0_0
1 1
.names dffre_d_in0[3]_output_0_0 lut_$abc$784685$new_new_n232___input_0_2
1 1
.names dffre_d_in0[3]_output_0_0 lut_$abc$784685$new_new_n157___input_0_4
1 1
.names dffre_d_in0[3]_output_0_0 lut_$abc$784685$new_new_n176___input_0_4
1 1
.names dffre_d_in0[3]_output_0_0 lut_$abc$784685$new_new_n245___input_0_4
1 1
.names dffre_tmp[4]_output_0_0 dffre_d_in0[4]_input_0_0
1 1
.names dffre_tmp[4]_output_0_0 dffre_tmp[36]_input_0_0
1 1
.names dffre_d_in0[4]_output_0_0 lut_$abc$784685$new_new_n213___input_0_0
1 1
.names dffre_d_in0[4]_output_0_0 lut_$abc$784685$new_new_n232___input_0_0
1 1
.names dffre_d_in0[4]_output_0_0 lut_$abc$784685$new_new_n157___input_0_5
1 1
.names dffre_d_in0[4]_output_0_0 lut_$abc$784685$new_new_n176___input_0_0
1 1
.names dffre_tmp[5]_output_0_0 dffre_d_in0[5]_input_0_0
1 1
.names dffre_tmp[5]_output_0_0 dffre_tmp[37]_input_0_0
1 1
.names dffre_d_in0[5]_output_0_0 lut_$abc$784685$new_new_n200___input_0_3
1 1
.names dffre_d_in0[5]_output_0_0 lut_$abc$784685$new_new_n213___input_0_1
1 1
.names dffre_d_in0[5]_output_0_0 lut_$abc$784685$new_new_n232___input_0_3
1 1
.names dffre_d_in0[5]_output_0_0 lut_$abc$784685$new_new_n157___input_0_0
1 1
.names dffre_tmp[6]_output_0_0 dffre_d_in0[6]_input_0_0
1 1
.names dffre_tmp[6]_output_0_0 dffre_tmp[38]_input_0_0
1 1
.names dffre_d_in0[6]_output_0_0 lut_$abc$784685$new_new_n140___input_0_3
1 1
.names dffre_d_in0[6]_output_0_0 lut_$abc$784685$new_new_n213___input_0_4
1 1
.names dffre_d_in0[6]_output_0_0 lut_$abc$784685$new_new_n232___input_0_4
1 1
.names dffre_d_in0[6]_output_0_0 lut_$abc$784685$new_new_n157___input_0_1
1 1
.names dffre_tmp[7]_output_0_0 dffre_d_in0[7]_input_0_0
1 1
.names dffre_tmp[7]_output_0_0 dffre_tmp[39]_input_0_0
1 1
.names dffre_d_in0[7]_output_0_0 lut_$abc$784685$new_new_n213___input_0_2
1 1
.names dffre_d_in0[7]_output_0_0 lut_$abc$784685$new_new_n232___input_0_1
1 1
.names dffre_d_in0[7]_output_0_0 lut_$abc$784685$new_new_n157___input_0_2
1 1
.names dffre_d_in0[7]_output_0_0 lut_$abc$784685$new_new_n245___input_0_1
1 1
.names dffre_tmp[320]_output_0_0 dffre_d_in10[0]_input_0_0
1 1
.names dffre_tmp[320]_output_0_0 dffre_tmp[352]_input_0_0
1 1
.names dffre_d_in10[0]_output_0_0 lut_$abc$784685$new_new_n170___input_0_1
1 1
.names dffre_d_in10[0]_output_0_0 lut_$abc$784685$new_new_n144___input_0_3
1 1
.names dffre_d_in10[0]_output_0_0 lut_$abc$784685$new_new_n194___input_0_3
1 1
.names dffre_d_in10[0]_output_0_0 lut_$abc$784685$new_new_n178___input_0_2
1 1
.names dffre_tmp[321]_output_0_0 dffre_d_in10[1]_input_0_0
1 1
.names dffre_tmp[321]_output_0_0 dffre_tmp[353]_input_0_0
1 1
.names dffre_d_in10[1]_output_0_0 lut_$abc$784685$new_new_n256___input_0_0
1 1
.names dffre_d_in10[1]_output_0_0 lut_$abc$784685$new_new_n144___input_0_4
1 1
.names dffre_d_in10[1]_output_0_0 lut_$abc$784685$new_new_n194___input_0_4
1 1
.names dffre_d_in10[1]_output_0_0 lut_$abc$784685$new_new_n178___input_0_4
1 1
.names dffre_tmp[322]_output_0_0 dffre_tmp[354]_input_0_0
1 1
.names dffre_tmp[322]_output_0_0 dffre_d_in10[2]_input_0_0
1 1
.names dffre_d_in10[2]_output_0_0 lut_$abc$784685$new_new_n210___input_0_3
1 1
.names dffre_d_in10[2]_output_0_0 lut_$abc$784685$new_new_n169___input_0_5
1 1
.names dffre_d_in10[2]_output_0_0 lut_$abc$784685$new_new_n144___input_0_2
1 1
.names dffre_d_in10[2]_output_0_0 lut_$abc$784685$new_new_n194___input_0_2
1 1
.names dffre_d_in10[2]_output_0_0 lut_$abc$784685$new_new_n178___input_0_0
1 1
.names dffre_tmp[323]_output_0_0 dffre_d_in10[3]_input_0_0
1 1
.names dffre_tmp[323]_output_0_0 dffre_tmp[355]_input_0_0
1 1
.names dffre_d_in10[3]_output_0_0 lut_$abc$784685$new_new_n229___input_0_4
1 1
.names dffre_d_in10[3]_output_0_0 lut_$abc$784685$new_new_n169___input_0_2
1 1
.names dffre_d_in10[3]_output_0_0 lut_$abc$784685$new_new_n144___input_0_0
1 1
.names dffre_d_in10[3]_output_0_0 lut_$abc$784685$new_new_n194___input_0_0
1 1
.names dffre_d_in10[3]_output_0_0 lut_$abc$784685$new_new_n178___input_0_1
1 1
.names dffre_tmp[324]_output_0_0 dffre_d_in10[4]_input_0_0
1 1
.names dffre_tmp[324]_output_0_0 dffre_tmp[356]_input_0_0
1 1
.names dffre_d_in10[4]_output_0_0 lut_$abc$784685$new_new_n229___input_0_0
1 1
.names dffre_d_in10[4]_output_0_0 lut_$abc$784685$new_new_n210___input_0_2
1 1
.names dffre_d_in10[4]_output_0_0 lut_$abc$784685$new_new_n169___input_0_0
1 1
.names dffre_d_in10[4]_output_0_0 lut_$abc$784685$new_new_n178___input_0_3
1 1
.names dffre_tmp[325]_output_0_0 dffre_d_in10[5]_input_0_0
1 1
.names dffre_tmp[325]_output_0_0 dffre_tmp[357]_input_0_0
1 1
.names dffre_d_in10[5]_output_0_0 lut_$abc$784685$new_new_n229___input_0_1
1 1
.names dffre_d_in10[5]_output_0_0 lut_$abc$784685$new_new_n210___input_0_1
1 1
.names dffre_d_in10[5]_output_0_0 lut_$abc$784685$new_new_n169___input_0_1
1 1
.names dffre_d_in10[5]_output_0_0 lut_$abc$784685$new_new_n194___input_0_1
1 1
.names dffre_tmp[326]_output_0_0 dffre_tmp[358]_input_0_0
1 1
.names dffre_tmp[326]_output_0_0 dffre_d_in10[6]_input_0_0
1 1
.names dffre_d_in10[6]_output_0_0 lut_$abc$784685$new_new_n145___input_0_4
1 1
.names dffre_d_in10[6]_output_0_0 lut_$abc$784685$new_new_n229___input_0_3
1 1
.names dffre_d_in10[6]_output_0_0 lut_$abc$784685$new_new_n210___input_0_4
1 1
.names dffre_d_in10[6]_output_0_0 lut_$abc$784685$new_new_n169___input_0_3
1 1
.names dffre_tmp[327]_output_0_0 dffre_d_in10[7]_input_0_0
1 1
.names dffre_tmp[327]_output_0_0 dffre_tmp[359]_input_0_0
1 1
.names dffre_d_in10[7]_output_0_0 lut_$abc$784685$new_new_n229___input_0_2
1 1
.names dffre_d_in10[7]_output_0_0 lut_$abc$784685$new_new_n210___input_0_0
1 1
.names dffre_d_in10[7]_output_0_0 lut_$abc$784685$new_new_n169___input_0_4
1 1
.names dffre_d_in10[7]_output_0_0 lut_$abc$784685$new_new_n246___input_0_1
1 1
.names dffre_tmp[352]_output_0_0 dffre_d_in11[0]_input_0_0
1 1
.names dffre_tmp[352]_output_0_0 dffre_tmp[384]_input_0_0
1 1
.names dffre_d_in11[0]_output_0_0 lut_$abc$784685$new_new_n150___input_0_3
1 1
.names dffre_d_in11[0]_output_0_0 lut_$abc$784685$new_new_n170___input_0_0
1 1
.names dffre_d_in11[0]_output_0_0 lut_$abc$784685$new_new_n184___input_0_4
1 1
.names dffre_d_in11[0]_output_0_0 lut_$abc$784685$new_new_n199___input_0_3
1 1
.names dffre_d_in11[0]_output_0_0 lut_$abc$784685$new_new_n249___input_0_2
1 1
.names dffre_tmp[353]_output_0_0 dffre_d_in11[1]_input_0_0
1 1
.names dffre_tmp[353]_output_0_0 dffre_tmp[385]_input_0_0
1 1
.names dffre_d_in11[1]_output_0_0 lut_$abc$784685$new_new_n150___input_0_2
1 1
.names dffre_d_in11[1]_output_0_0 lut_$abc$784685$new_new_n184___input_0_2
1 1
.names dffre_d_in11[1]_output_0_0 lut_$abc$784685$new_new_n258___input_0_1
1 1
.names dffre_d_in11[1]_output_0_0 lut_$abc$784685$new_new_n199___input_0_0
1 1
.names dffre_d_in11[1]_output_0_0 lut_$abc$784685$new_new_n249___input_0_1
1 1
.names dffre_tmp[354]_output_0_0 dffre_d_in11[2]_input_0_0
1 1
.names dffre_tmp[354]_output_0_0 dffre_tmp[386]_input_0_0
1 1
.names dffre_d_in11[2]_output_0_0 lut_$abc$784685$new_new_n150___input_0_4
1 1
.names dffre_d_in11[2]_output_0_0 lut_$abc$784685$new_new_n184___input_0_0
1 1
.names dffre_d_in11[2]_output_0_0 lut_$abc$784685$new_new_n199___input_0_1
1 1
.names dffre_d_in11[2]_output_0_0 lut_$abc$784685$new_new_n167___input_0_5
1 1
.names dffre_d_in11[2]_output_0_0 lut_$abc$784685$new_new_n217___input_0_1
1 1
.names dffre_d_in11[2]_output_0_0 lut_$abc$784685$new_new_n249___input_0_3
1 1
.names dffre_tmp[355]_output_0_0 dffre_d_in11[3]_input_0_0
1 1
.names dffre_tmp[355]_output_0_0 dffre_tmp[387]_input_0_0
1 1
.names dffre_d_in11[3]_output_0_0 lut_$abc$784685$new_new_n150___input_0_1
1 1
.names dffre_d_in11[3]_output_0_0 lut_$abc$784685$new_new_n184___input_0_1
1 1
.names dffre_d_in11[3]_output_0_0 lut_$abc$784685$new_new_n235___input_0_1
1 1
.names dffre_d_in11[3]_output_0_0 lut_$abc$784685$new_new_n199___input_0_2
1 1
.names dffre_d_in11[3]_output_0_0 lut_$abc$784685$new_new_n167___input_0_1
1 1
.names dffre_d_in11[3]_output_0_0 lut_$abc$784685$new_new_n249___input_0_4
1 1
.names dffre_tmp[356]_output_0_0 dffre_d_in11[4]_input_0_0
1 1
.names dffre_tmp[356]_output_0_0 dffre_tmp[388]_input_0_0
1 1
.names dffre_d_in11[4]_output_0_0 lut_$abc$784685$new_new_n184___input_0_3
1 1
.names dffre_d_in11[4]_output_0_0 lut_$abc$784685$new_new_n235___input_0_3
1 1
.names dffre_d_in11[4]_output_0_0 lut_$abc$784685$new_new_n167___input_0_3
1 1
.names dffre_d_in11[4]_output_0_0 lut_$abc$784685$new_new_n217___input_0_3
1 1
.names dffre_tmp[357]_output_0_0 dffre_d_in11[5]_input_0_0
1 1
.names dffre_tmp[357]_output_0_0 dffre_tmp[389]_input_0_0
1 1
.names dffre_d_in11[5]_output_0_0 lut_$abc$784685$new_new_n235___input_0_4
1 1
.names dffre_d_in11[5]_output_0_0 lut_$abc$784685$new_new_n199___input_0_4
1 1
.names dffre_d_in11[5]_output_0_0 lut_$abc$784685$new_new_n167___input_0_4
1 1
.names dffre_d_in11[5]_output_0_0 lut_$abc$784685$new_new_n217___input_0_4
1 1
.names dffre_tmp[358]_output_0_0 dffre_d_in11[6]_input_0_0
1 1
.names dffre_tmp[358]_output_0_0 dffre_tmp[390]_input_0_0
1 1
.names dffre_d_in11[6]_output_0_0 lut_$abc$784685$new_new_n150___input_0_0
1 1
.names dffre_d_in11[6]_output_0_0 lut_$abc$784685$new_new_n235___input_0_2
1 1
.names dffre_d_in11[6]_output_0_0 lut_$abc$784685$new_new_n167___input_0_2
1 1
.names dffre_d_in11[6]_output_0_0 lut_$abc$784685$new_new_n217___input_0_2
1 1
.names dffre_tmp[359]_output_0_0 dffre_d_in11[7]_input_0_0
1 1
.names dffre_tmp[359]_output_0_0 dffre_tmp[391]_input_0_0
1 1
.names dffre_d_in11[7]_output_0_0 lut_$abc$784685$new_new_n235___input_0_0
1 1
.names dffre_d_in11[7]_output_0_0 lut_$abc$784685$new_new_n167___input_0_0
1 1
.names dffre_d_in11[7]_output_0_0 lut_$abc$784685$new_new_n217___input_0_0
1 1
.names dffre_d_in11[7]_output_0_0 lut_$abc$784685$new_new_n249___input_0_0
1 1
.names dffre_tmp[384]_output_0_0 dffre_d_in12[0]_input_0_0
1 1
.names dffre_tmp[384]_output_0_0 dffre_tmp[416]_input_0_0
1 1
.names dffre_d_in12[0]_output_0_0 lut_$abc$784685$new_new_n132___input_0_1
1 1
.names dffre_d_in12[0]_output_0_0 lut_$abc$784685$new_new_n173___input_0_3
1 1
.names dffre_tmp[385]_output_0_0 dffre_d_in12[1]_input_0_0
1 1
.names dffre_tmp[385]_output_0_0 dffre_tmp[417]_input_0_0
1 1
.names dffre_d_in12[1]_output_0_0 lut_$abc$784685$new_new_n132___input_0_3
1 1
.names dffre_d_in12[1]_output_0_0 lut_$abc$784685$new_new_n260___input_0_0
1 1
.names dffre_tmp[386]_output_0_0 dffre_d_in12[2]_input_0_0
1 1
.names dffre_tmp[386]_output_0_0 dffre_tmp[418]_input_0_0
1 1
.names dffre_d_in12[2]_output_0_0 lut_$abc$784685$new_new_n224___input_0_0
1 1
.names dffre_d_in12[2]_output_0_0 lut_$abc$784685$new_new_n132___input_0_0
1 1
.names dffre_d_in12[2]_output_0_0 lut_$abc$784685$new_new_n171___input_0_0
1 1
.names dffre_tmp[387]_output_0_0 dffre_d_in12[3]_input_0_0
1 1
.names dffre_tmp[387]_output_0_0 dffre_tmp[419]_input_0_0
1 1
.names dffre_d_in12[3]_output_0_0 lut_$abc$784685$new_new_n240___input_0_2
1 1
.names dffre_d_in12[3]_output_0_0 lut_$abc$784685$new_new_n132___input_0_2
1 1
.names dffre_d_in12[3]_output_0_0 lut_$abc$784685$new_new_n171___input_0_2
1 1
.names dffre_tmp[388]_output_0_0 dffre_d_in12[4]_input_0_0
1 1
.names dffre_tmp[388]_output_0_0 dffre_tmp[420]_input_0_0
1 1
.names dffre_d_in12[4]_output_0_0 lut_$abc$784685$new_new_n224___input_0_4
1 1
.names dffre_d_in12[4]_output_0_0 lut_$abc$784685$new_new_n240___input_0_3
1 1
.names dffre_d_in12[4]_output_0_0 lut_$abc$784685$new_new_n171___input_0_5
1 1
.names dffre_d_in12[4]_output_0_0 lut_$abc$784685$new_new_n182___input_0_4
1 1
.names dffre_tmp[389]_output_0_0 dffre_d_in12[5]_input_0_0
1 1
.names dffre_tmp[389]_output_0_0 dffre_tmp[421]_input_0_0
1 1
.names dffre_d_in12[5]_output_0_0 lut_$abc$784685$new_new_n224___input_0_1
1 1
.names dffre_d_in12[5]_output_0_0 lut_$abc$784685$new_new_n240___input_0_0
1 1
.names dffre_d_in12[5]_output_0_0 lut_$abc$784685$new_new_n171___input_0_1
1 1
.names dffre_d_in12[5]_output_0_0 lut_$abc$784685$new_new_n198___input_0_5
1 1
.names dffre_tmp[390]_output_0_0 dffre_d_in12[6]_input_0_0
1 1
.names dffre_tmp[390]_output_0_0 dffre_tmp[422]_input_0_0
1 1
.names dffre_d_in12[6]_output_0_0 lut_$abc$784685$new_new_n224___input_0_2
1 1
.names dffre_d_in12[6]_output_0_0 lut_$abc$784685$new_new_n240___input_0_4
1 1
.names dffre_d_in12[6]_output_0_0 lut_$abc$784685$new_new_n171___input_0_3
1 1
.names dffre_d_in12[6]_output_0_0 lut_$abc$784685$new_new_n135___input_0_2
1 1
.names dffre_tmp[391]_output_0_0 dffre_d_in12[7]_input_0_0
1 1
.names dffre_tmp[391]_output_0_0 dffre_tmp[423]_input_0_0
1 1
.names dffre_d_in12[7]_output_0_0 lut_$abc$784685$new_new_n224___input_0_3
1 1
.names dffre_d_in12[7]_output_0_0 lut_$abc$784685$new_new_n240___input_0_1
1 1
.names dffre_d_in12[7]_output_0_0 lut_$abc$784685$new_new_n253___input_0_3
1 1
.names dffre_d_in12[7]_output_0_0 lut_$abc$784685$new_new_n171___input_0_4
1 1
.names dffre_tmp[416]_output_0_0 dffre_d_in13[0]_input_0_0
1 1
.names dffre_tmp[416]_output_0_0 dffre_tmp[448]_input_0_0
1 1
.names dffre_d_in13[0]_output_0_0 lut_$abc$784685$new_new_n170___input_0_4
1 1
.names dffre_d_in13[0]_output_0_0 lut_$abc$784685$new_new_n149___input_0_2
1 1
.names dffre_d_in13[0]_output_0_0 lut_$abc$784685$new_new_n204___input_0_2
1 1
.names dffre_d_in13[0]_output_0_0 lut_$abc$784685$new_new_n183___input_0_3
1 1
.names dffre_tmp[417]_output_0_0 dffre_d_in13[1]_input_0_0
1 1
.names dffre_tmp[417]_output_0_0 dffre_tmp[449]_input_0_0
1 1
.names dffre_d_in13[1]_output_0_0 lut_$abc$784685$new_new_n149___input_0_1
1 1
.names dffre_d_in13[1]_output_0_0 lut_$abc$784685$new_new_n204___input_0_1
1 1
.names dffre_d_in13[1]_output_0_0 lut_$abc$784685$new_new_n255___input_0_5
1 1
.names dffre_d_in13[1]_output_0_0 lut_$abc$784685$new_new_n183___input_0_1
1 1
.names dffre_tmp[418]_output_0_0 dffre_d_in13[2]_input_0_0
1 1
.names dffre_tmp[418]_output_0_0 dffre_tmp[450]_input_0_0
1 1
.names dffre_d_in13[2]_output_0_0 lut_$abc$784685$new_new_n149___input_0_3
1 1
.names dffre_d_in13[2]_output_0_0 lut_$abc$784685$new_new_n204___input_0_3
1 1
.names dffre_d_in13[2]_output_0_0 lut_$abc$784685$new_new_n209___input_0_0
1 1
.names dffre_d_in13[2]_output_0_0 lut_$abc$784685$new_new_n183___input_0_0
1 1
.names dffre_d_in13[2]_output_0_0 lut_$abc$784685$new_new_n168___input_0_0
1 1
.names dffre_tmp[419]_output_0_0 dffre_d_in13[3]_input_0_0
1 1
.names dffre_tmp[419]_output_0_0 dffre_tmp[451]_input_0_0
1 1
.names dffre_d_in13[3]_output_0_0 lut_$abc$784685$new_new_n149___input_0_4
1 1
.names dffre_d_in13[3]_output_0_0 lut_$abc$784685$new_new_n204___input_0_4
1 1
.names dffre_d_in13[3]_output_0_0 lut_$abc$784685$new_new_n228___input_0_4
1 1
.names dffre_d_in13[3]_output_0_0 lut_$abc$784685$new_new_n183___input_0_4
1 1
.names dffre_d_in13[3]_output_0_0 lut_$abc$784685$new_new_n168___input_0_4
1 1
.names dffre_tmp[420]_output_0_0 dffre_d_in13[4]_input_0_0
1 1
.names dffre_tmp[420]_output_0_0 dffre_tmp[452]_input_0_0
1 1
.names dffre_d_in13[4]_output_0_0 lut_$abc$784685$new_new_n228___input_0_2
1 1
.names dffre_d_in13[4]_output_0_0 lut_$abc$784685$new_new_n209___input_0_3
1 1
.names dffre_d_in13[4]_output_0_0 lut_$abc$784685$new_new_n183___input_0_2
1 1
.names dffre_d_in13[4]_output_0_0 lut_$abc$784685$new_new_n168___input_0_3
1 1
.names dffre_tmp[421]_output_0_0 dffre_d_in13[5]_input_0_0
1 1
.names dffre_tmp[421]_output_0_0 dffre_tmp[453]_input_0_0
1 1
.names dffre_d_in13[5]_output_0_0 lut_$abc$784685$new_new_n204___input_0_0
1 1
.names dffre_d_in13[5]_output_0_0 lut_$abc$784685$new_new_n228___input_0_3
1 1
.names dffre_d_in13[5]_output_0_0 lut_$abc$784685$new_new_n209___input_0_2
1 1
.names dffre_d_in13[5]_output_0_0 lut_$abc$784685$new_new_n168___input_0_2
1 1
.names dffre_tmp[422]_output_0_0 dffre_d_in13[6]_input_0_0
1 1
.names dffre_tmp[422]_output_0_0 dffre_tmp[454]_input_0_0
1 1
.names dffre_d_in13[6]_output_0_0 lut_$abc$784685$new_new_n151___input_0_5
1 1
.names dffre_d_in13[6]_output_0_0 lut_$abc$784685$new_new_n228___input_0_1
1 1
.names dffre_d_in13[6]_output_0_0 lut_$abc$784685$new_new_n209___input_0_1
1 1
.names dffre_d_in13[6]_output_0_0 lut_$abc$784685$new_new_n168___input_0_1
1 1
.names dffre_tmp[423]_output_0_0 dffre_d_in13[7]_input_0_0
1 1
.names dffre_tmp[423]_output_0_0 dffre_tmp[455]_input_0_0
1 1
.names dffre_d_in13[7]_output_0_0 lut_$abc$784685$new_new_n250___input_0_1
1 1
.names dffre_d_in13[7]_output_0_0 lut_$abc$784685$new_new_n228___input_0_0
1 1
.names dffre_d_in13[7]_output_0_0 lut_$abc$784685$new_new_n209___input_0_4
1 1
.names dffre_d_in13[7]_output_0_0 lut_$abc$784685$new_new_n168___input_0_5
1 1
.names dffre_tmp[448]_output_0_0 dffre_d_in14[0]_input_0_0
1 1
.names dffre_d_in14[0]_output_0_0 lut_$abc$784685$new_new_n147___input_0_3
1 1
.names dffre_d_in14[0]_output_0_0 lut_$abc$784685$new_new_n146___input_0_4
1 1
.names dffre_d_in14[0]_output_0_0 lut_$abc$784685$new_new_n185___input_0_4
1 1
.names dffre_d_in14[0]_output_0_0 lut_$abc$784685$new_new_n160___input_0_3
1 1
.names dffre_tmp[449]_output_0_0 dffre_d_in14[1]_input_0_0
1 1
.names dffre_d_in14[1]_output_0_0 lut_$abc$784685$new_new_n147___input_0_2
1 1
.names dffre_d_in14[1]_output_0_0 lut_$abc$784685$new_new_n146___input_0_0
1 1
.names dffre_d_in14[1]_output_0_0 lut_$abc$784685$new_new_n185___input_0_0
1 1
.names dffre_d_in14[1]_output_0_0 lut_$abc$784685$new_new_n257___input_0_2
1 1
.names dffre_tmp[450]_output_0_0 dffre_d_in14[2]_input_0_0
1 1
.names dffre_d_in14[2]_output_0_0 lut_$abc$784685$new_new_n226___input_0_0
1 1
.names dffre_d_in14[2]_output_0_0 lut_$abc$784685$new_new_n147___input_0_0
1 1
.names dffre_d_in14[2]_output_0_0 lut_$abc$784685$new_new_n146___input_0_3
1 1
.names dffre_d_in14[2]_output_0_0 lut_$abc$784685$new_new_n185___input_0_3
1 1
.names dffre_d_in14[2]_output_0_0 lut_$abc$784685$new_new_n158___input_0_2
1 1
.names dffre_tmp[451]_output_0_0 dffre_d_in14[3]_input_0_0
1 1
.names dffre_d_in14[3]_output_0_0 lut_$abc$784685$new_new_n242___input_0_1
1 1
.names dffre_d_in14[3]_output_0_0 lut_$abc$784685$new_new_n147___input_0_1
1 1
.names dffre_d_in14[3]_output_0_0 lut_$abc$784685$new_new_n146___input_0_1
1 1
.names dffre_d_in14[3]_output_0_0 lut_$abc$784685$new_new_n185___input_0_1
1 1
.names dffre_d_in14[3]_output_0_0 lut_$abc$784685$new_new_n158___input_0_4
1 1
.names dffre_tmp[452]_output_0_0 dffre_d_in14[4]_input_0_0
1 1
.names dffre_d_in14[4]_output_0_0 lut_$abc$784685$new_new_n185___input_0_2
1 1
.names dffre_d_in14[4]_output_0_0 lut_$abc$784685$new_new_n222___input_0_4
1 1
.names dffre_d_in14[4]_output_0_0 lut_$abc$784685$new_new_n158___input_0_0
1 1
.names dffre_tmp[453]_output_0_0 dffre_d_in14[5]_input_0_0
1 1
.names dffre_d_in14[5]_output_0_0 lut_$abc$784685$new_new_n222___input_0_1
1 1
.names dffre_d_in14[5]_output_0_0 lut_$abc$784685$new_new_n158___input_0_1
1 1
.names dffre_d_in14[5]_output_0_0 lut_$abc$784685$new_new_n193___input_0_1
1 1
.names dffre_tmp[454]_output_0_0 dffre_d_in14[6]_input_0_0
1 1
.names dffre_d_in14[6]_output_0_0 lut_$abc$784685$new_new_n147___input_0_4
1 1
.names dffre_d_in14[6]_output_0_0 lut_$abc$784685$new_new_n222___input_0_3
1 1
.names dffre_d_in14[6]_output_0_0 lut_$abc$784685$new_new_n158___input_0_3
1 1
.names dffre_tmp[455]_output_0_0 dffre_d_in14[7]_input_0_0
1 1
.names dffre_d_in14[7]_output_0_0 lut_$abc$784685$new_new_n226___input_0_4
1 1
.names dffre_d_in14[7]_output_0_0 lut_$abc$784685$new_new_n242___input_0_4
1 1
.names dffre_d_in14[7]_output_0_0 lut_$abc$784685$new_new_n250___input_0_5
1 1
.names dffre_d_in14[7]_output_0_0 lut_$abc$784685$new_new_n158___input_0_5
1 1
.names dffre_tmp[32]_output_0_0 dffre_d_in1[0]_input_0_0
1 1
.names dffre_tmp[32]_output_0_0 dffre_tmp[64]_input_0_0
1 1
.names dffre_d_in1[0]_output_0_0 lut_$abc$784685$new_new_n134___input_0_4
1 1
.names dffre_d_in1[0]_output_0_0 lut_$abc$784685$new_new_n189___input_0_3
1 1
.names dffre_d_in1[0]_output_0_0 lut_$abc$784685$new_new_n201___input_0_2
1 1
.names dffre_d_in1[0]_output_0_0 lut_$abc$784685$new_new_n156___input_0_3
1 1
.names dffre_tmp[33]_output_0_0 dffre_d_in1[1]_input_0_0
1 1
.names dffre_tmp[33]_output_0_0 dffre_tmp[65]_input_0_0
1 1
.names dffre_d_in1[1]_output_0_0 lut_$abc$784685$new_new_n134___input_0_3
1 1
.names dffre_d_in1[1]_output_0_0 lut_$abc$784685$new_new_n189___input_0_4
1 1
.names dffre_d_in1[1]_output_0_0 lut_$abc$784685$new_new_n201___input_0_0
1 1
.names dffre_d_in1[1]_output_0_0 lut_$abc$784685$new_new_n255___input_0_3
1 1
.names dffre_tmp[34]_output_0_0 dffre_d_in1[2]_input_0_0
1 1
.names dffre_tmp[34]_output_0_0 dffre_tmp[66]_input_0_0
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$784685$new_new_n225___input_0_3
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$784685$new_new_n134___input_0_0
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$784685$new_new_n189___input_0_1
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$784685$new_new_n201___input_0_1
1 1
.names dffre_d_in1[2]_output_0_0 lut_$abc$784685$new_new_n153___input_0_3
1 1
.names dffre_tmp[35]_output_0_0 dffre_d_in1[3]_input_0_0
1 1
.names dffre_tmp[35]_output_0_0 dffre_tmp[67]_input_0_0
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$784685$new_new_n134___input_0_2
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$784685$new_new_n189___input_0_0
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$784685$new_new_n201___input_0_3
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$784685$new_new_n233___input_0_4
1 1
.names dffre_d_in1[3]_output_0_0 lut_$abc$784685$new_new_n153___input_0_4
1 1
.names dffre_tmp[36]_output_0_0 dffre_d_in1[4]_input_0_0
1 1
.names dffre_tmp[36]_output_0_0 dffre_tmp[68]_input_0_0
1 1
.names dffre_d_in1[4]_output_0_0 lut_$abc$784685$new_new_n225___input_0_1
1 1
.names dffre_d_in1[4]_output_0_0 lut_$abc$784685$new_new_n189___input_0_2
1 1
.names dffre_d_in1[4]_output_0_0 lut_$abc$784685$new_new_n233___input_0_3
1 1
.names dffre_d_in1[4]_output_0_0 lut_$abc$784685$new_new_n153___input_0_1
1 1
.names dffre_tmp[37]_output_0_0 dffre_d_in1[5]_input_0_0
1 1
.names dffre_tmp[37]_output_0_0 dffre_tmp[69]_input_0_0
1 1
.names dffre_d_in1[5]_output_0_0 lut_$abc$784685$new_new_n225___input_0_4
1 1
.names dffre_d_in1[5]_output_0_0 lut_$abc$784685$new_new_n201___input_0_4
1 1
.names dffre_d_in1[5]_output_0_0 lut_$abc$784685$new_new_n233___input_0_0
1 1
.names dffre_d_in1[5]_output_0_0 lut_$abc$784685$new_new_n153___input_0_0
1 1
.names dffre_tmp[38]_output_0_0 dffre_d_in1[6]_input_0_0
1 1
.names dffre_tmp[38]_output_0_0 dffre_tmp[70]_input_0_0
1 1
.names dffre_d_in1[6]_output_0_0 lut_$abc$784685$new_new_n225___input_0_0
1 1
.names dffre_d_in1[6]_output_0_0 lut_$abc$784685$new_new_n233___input_0_2
1 1
.names dffre_d_in1[6]_output_0_0 lut_$abc$784685$new_new_n153___input_0_2
1 1
.names dffre_d_in1[6]_output_0_0 lut_$abc$784685$new_new_n135___input_0_0
1 1
.names dffre_tmp[39]_output_0_0 dffre_d_in1[7]_input_0_0
1 1
.names dffre_tmp[39]_output_0_0 dffre_tmp[71]_input_0_0
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$784685$new_new_n225___input_0_2
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$784685$new_new_n250___input_0_2
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$784685$new_new_n233___input_0_1
1 1
.names dffre_d_in1[7]_output_0_0 lut_$abc$784685$new_new_n153___input_0_5
1 1
.names dffre_tmp[64]_output_0_0 dffre_d_in2[0]_input_0_0
1 1
.names dffre_tmp[64]_output_0_0 dffre_tmp[96]_input_0_0
1 1
.names dffre_d_in2[0]_output_0_0 lut_$abc$784685$new_new_n160___input_0_1
1 1
.names dffre_d_in2[0]_output_0_0 lut_$abc$784685$new_new_n148___input_0_1
1 1
.names dffre_tmp[65]_output_0_0 dffre_d_in2[1]_input_0_0
1 1
.names dffre_tmp[65]_output_0_0 dffre_tmp[97]_input_0_0
1 1
.names dffre_d_in2[1]_output_0_0 lut_$abc$784685$new_new_n257___input_0_1
1 1
.names dffre_d_in2[1]_output_0_0 lut_$abc$784685$new_new_n148___input_0_4
1 1
.names dffre_tmp[66]_output_0_0 dffre_d_in2[2]_input_0_0
1 1
.names dffre_tmp[66]_output_0_0 dffre_tmp[98]_input_0_0
1 1
.names dffre_d_in2[2]_output_0_0 lut_$abc$784685$new_new_n216___input_0_2
1 1
.names dffre_d_in2[2]_output_0_0 lut_$abc$784685$new_new_n159___input_0_5
1 1
.names dffre_d_in2[2]_output_0_0 lut_$abc$784685$new_new_n148___input_0_0
1 1
.names dffre_tmp[67]_output_0_0 dffre_d_in2[3]_input_0_0
1 1
.names dffre_tmp[67]_output_0_0 dffre_tmp[99]_input_0_0
1 1
.names dffre_d_in2[3]_output_0_0 lut_$abc$784685$new_new_n234___input_0_2
1 1
.names dffre_d_in2[3]_output_0_0 lut_$abc$784685$new_new_n159___input_0_3
1 1
.names dffre_d_in2[3]_output_0_0 lut_$abc$784685$new_new_n148___input_0_3
1 1
.names dffre_tmp[68]_output_0_0 dffre_d_in2[4]_input_0_0
1 1
.names dffre_tmp[68]_output_0_0 dffre_tmp[100]_input_0_0
1 1
.names dffre_d_in2[4]_output_0_0 lut_$abc$784685$new_new_n177___input_0_4
1 1
.names dffre_d_in2[4]_output_0_0 lut_$abc$784685$new_new_n214___input_0_4
1 1
.names dffre_d_in2[4]_output_0_0 lut_$abc$784685$new_new_n159___input_0_4
1 1
.names dffre_tmp[69]_output_0_0 dffre_d_in2[5]_input_0_0
1 1
.names dffre_tmp[69]_output_0_0 dffre_tmp[101]_input_0_0
1 1
.names dffre_d_in2[5]_output_0_0 lut_$abc$784685$new_new_n192___input_0_2
1 1
.names dffre_d_in2[5]_output_0_0 lut_$abc$784685$new_new_n214___input_0_2
1 1
.names dffre_d_in2[5]_output_0_0 lut_$abc$784685$new_new_n159___input_0_2
1 1
.names dffre_tmp[70]_output_0_0 dffre_d_in2[6]_input_0_0
1 1
.names dffre_tmp[70]_output_0_0 dffre_tmp[102]_input_0_0
1 1
.names dffre_d_in2[6]_output_0_0 lut_$abc$784685$new_new_n151___input_0_0
1 1
.names dffre_d_in2[6]_output_0_0 lut_$abc$784685$new_new_n214___input_0_1
1 1
.names dffre_d_in2[6]_output_0_0 lut_$abc$784685$new_new_n159___input_0_1
1 1
.names dffre_tmp[71]_output_0_0 dffre_d_in2[7]_input_0_0
1 1
.names dffre_tmp[71]_output_0_0 dffre_tmp[103]_input_0_0
1 1
.names dffre_d_in2[7]_output_0_0 lut_$abc$784685$new_new_n248___input_0_3
1 1
.names dffre_d_in2[7]_output_0_0 lut_$abc$784685$new_new_n214___input_0_0
1 1
.names dffre_d_in2[7]_output_0_0 lut_$abc$784685$new_new_n159___input_0_0
1 1
.names dffre_tmp[96]_output_0_0 dffre_d_in3[0]_input_0_0
1 1
.names dffre_tmp[96]_output_0_0 dffre_tmp[128]_input_0_0
1 1
.names dffre_d_in3[0]_output_0_0 lut_$abc$784685$new_new_n143___input_0_3
1 1
.names dffre_d_in3[0]_output_0_0 lut_$abc$784685$new_new_n188___input_0_3
1 1
.names dffre_d_in3[0]_output_0_0 lut_$abc$784685$new_new_n205___input_0_3
1 1
.names dffre_d_in3[0]_output_0_0 lut_$abc$784685$new_new_n156___input_0_4
1 1
.names dffre_tmp[97]_output_0_0 dffre_d_in3[1]_input_0_0
1 1
.names dffre_tmp[97]_output_0_0 dffre_tmp[129]_input_0_0
1 1
.names dffre_d_in3[1]_output_0_0 lut_$abc$784685$new_new_n143___input_0_1
1 1
.names dffre_d_in3[1]_output_0_0 lut_$abc$784685$new_new_n188___input_0_1
1 1
.names dffre_d_in3[1]_output_0_0 lut_$abc$784685$new_new_n205___input_0_4
1 1
.names dffre_d_in3[1]_output_0_0 lut_$abc$784685$new_new_n255___input_0_0
1 1
.names dffre_tmp[98]_output_0_0 dffre_d_in3[2]_input_0_0
1 1
.names dffre_tmp[98]_output_0_0 dffre_tmp[130]_input_0_0
1 1
.names dffre_d_in3[2]_output_0_0 lut_$abc$784685$new_new_n143___input_0_0
1 1
.names dffre_d_in3[2]_output_0_0 lut_$abc$784685$new_new_n188___input_0_0
1 1
.names dffre_d_in3[2]_output_0_0 lut_$abc$784685$new_new_n205___input_0_0
1 1
.names dffre_d_in3[2]_output_0_0 lut_$abc$784685$new_new_n155___input_0_1
1 1
.names dffre_d_in3[2]_output_0_0 lut_$abc$784685$new_new_n215___input_0_1
1 1
.names dffre_tmp[99]_output_0_0 dffre_d_in3[3]_input_0_0
1 1
.names dffre_tmp[99]_output_0_0 dffre_tmp[131]_input_0_0
1 1
.names dffre_d_in3[3]_output_0_0 lut_$abc$784685$new_new_n241___input_0_0
1 1
.names dffre_d_in3[3]_output_0_0 lut_$abc$784685$new_new_n143___input_0_4
1 1
.names dffre_d_in3[3]_output_0_0 lut_$abc$784685$new_new_n188___input_0_4
1 1
.names dffre_d_in3[3]_output_0_0 lut_$abc$784685$new_new_n205___input_0_2
1 1
.names dffre_d_in3[3]_output_0_0 lut_$abc$784685$new_new_n155___input_0_0
1 1
.names dffre_tmp[100]_output_0_0 dffre_d_in3[4]_input_0_0
1 1
.names dffre_tmp[100]_output_0_0 dffre_tmp[132]_input_0_0
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$784685$new_new_n241___input_0_2
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$784685$new_new_n188___input_0_2
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$784685$new_new_n155___input_0_2
1 1
.names dffre_d_in3[4]_output_0_0 lut_$abc$784685$new_new_n215___input_0_2
1 1
.names dffre_tmp[101]_output_0_0 dffre_d_in3[5]_input_0_0
1 1
.names dffre_tmp[101]_output_0_0 dffre_tmp[133]_input_0_0
1 1
.names dffre_d_in3[5]_output_0_0 lut_$abc$784685$new_new_n241___input_0_3
1 1
.names dffre_d_in3[5]_output_0_0 lut_$abc$784685$new_new_n205___input_0_1
1 1
.names dffre_d_in3[5]_output_0_0 lut_$abc$784685$new_new_n155___input_0_4
1 1
.names dffre_d_in3[5]_output_0_0 lut_$abc$784685$new_new_n215___input_0_4
1 1
.names dffre_tmp[102]_output_0_0 dffre_tmp[134]_input_0_0
1 1
.names dffre_tmp[102]_output_0_0 dffre_d_in3[6]_input_0_0
1 1
.names dffre_d_in3[6]_output_0_0 lut_$abc$784685$new_new_n241___input_0_4
1 1
.names dffre_d_in3[6]_output_0_0 lut_$abc$784685$new_new_n145___input_0_1
1 1
.names dffre_d_in3[6]_output_0_0 lut_$abc$784685$new_new_n155___input_0_3
1 1
.names dffre_d_in3[6]_output_0_0 lut_$abc$784685$new_new_n215___input_0_3
1 1
.names dffre_tmp[103]_output_0_0 dffre_d_in3[7]_input_0_0
1 1
.names dffre_tmp[103]_output_0_0 dffre_tmp[135]_input_0_0
1 1
.names dffre_d_in3[7]_output_0_0 lut_$abc$784685$new_new_n241___input_0_1
1 1
.names dffre_d_in3[7]_output_0_0 lut_$abc$784685$new_new_n253___input_0_5
1 1
.names dffre_d_in3[7]_output_0_0 lut_$abc$784685$new_new_n155___input_0_5
1 1
.names dffre_d_in3[7]_output_0_0 lut_$abc$784685$new_new_n215___input_0_0
1 1
.names dffre_tmp[128]_output_0_0 dffre_d_in4[0]_input_0_0
1 1
.names dffre_tmp[128]_output_0_0 dffre_tmp[160]_input_0_0
1 1
.names dffre_d_in4[0]_output_0_0 lut_$abc$784685$new_new_n166___input_0_1
1 1
.names dffre_d_in4[0]_output_0_0 lut_$abc$784685$new_new_n137___input_0_4
1 1
.names dffre_d_in4[0]_output_0_0 lut_$abc$784685$new_new_n179___input_0_4
1 1
.names dffre_d_in4[0]_output_0_0 lut_$abc$784685$new_new_n195___input_0_0
1 1
.names dffre_tmp[129]_output_0_0 dffre_d_in4[1]_input_0_0
1 1
.names dffre_tmp[129]_output_0_0 dffre_tmp[161]_input_0_0
1 1
.names dffre_d_in4[1]_output_0_0 lut_$abc$784685$new_new_n259___input_0_1
1 1
.names dffre_d_in4[1]_output_0_0 lut_$abc$784685$new_new_n137___input_0_1
1 1
.names dffre_d_in4[1]_output_0_0 lut_$abc$784685$new_new_n179___input_0_1
1 1
.names dffre_d_in4[1]_output_0_0 lut_$abc$784685$new_new_n195___input_0_3
1 1
.names dffre_tmp[130]_output_0_0 dffre_d_in4[2]_input_0_0
1 1
.names dffre_tmp[130]_output_0_0 dffre_tmp[162]_input_0_0
1 1
.names dffre_d_in4[2]_output_0_0 lut_$abc$784685$new_new_n221___input_0_4
1 1
.names dffre_d_in4[2]_output_0_0 lut_$abc$784685$new_new_n165___input_0_4
1 1
.names dffre_d_in4[2]_output_0_0 lut_$abc$784685$new_new_n137___input_0_3
1 1
.names dffre_d_in4[2]_output_0_0 lut_$abc$784685$new_new_n179___input_0_3
1 1
.names dffre_d_in4[2]_output_0_0 lut_$abc$784685$new_new_n195___input_0_1
1 1
.names dffre_tmp[131]_output_0_0 dffre_d_in4[3]_input_0_0
1 1
.names dffre_tmp[131]_output_0_0 dffre_tmp[163]_input_0_0
1 1
.names dffre_d_in4[3]_output_0_0 lut_$abc$784685$new_new_n238___input_0_1
1 1
.names dffre_d_in4[3]_output_0_0 lut_$abc$784685$new_new_n165___input_0_0
1 1
.names dffre_d_in4[3]_output_0_0 lut_$abc$784685$new_new_n137___input_0_0
1 1
.names dffre_d_in4[3]_output_0_0 lut_$abc$784685$new_new_n179___input_0_0
1 1
.names dffre_d_in4[3]_output_0_0 lut_$abc$784685$new_new_n195___input_0_4
1 1
.names dffre_tmp[132]_output_0_0 dffre_d_in4[4]_input_0_0
1 1
.names dffre_tmp[132]_output_0_0 dffre_tmp[164]_input_0_0
1 1
.names dffre_d_in4[4]_output_0_0 lut_$abc$784685$new_new_n218___input_0_2
1 1
.names dffre_d_in4[4]_output_0_0 lut_$abc$784685$new_new_n165___input_0_2
1 1
.names dffre_d_in4[4]_output_0_0 lut_$abc$784685$new_new_n179___input_0_2
1 1
.names dffre_tmp[133]_output_0_0 dffre_d_in4[5]_input_0_0
1 1
.names dffre_tmp[133]_output_0_0 dffre_tmp[165]_input_0_0
1 1
.names dffre_d_in4[5]_output_0_0 lut_$abc$784685$new_new_n218___input_0_0
1 1
.names dffre_d_in4[5]_output_0_0 lut_$abc$784685$new_new_n165___input_0_5
1 1
.names dffre_d_in4[5]_output_0_0 lut_$abc$784685$new_new_n195___input_0_2
1 1
.names dffre_tmp[134]_output_0_0 dffre_d_in4[6]_input_0_0
1 1
.names dffre_tmp[134]_output_0_0 dffre_tmp[166]_input_0_0
1 1
.names dffre_d_in4[6]_output_0_0 lut_$abc$784685$new_new_n141___input_0_2
1 1
.names dffre_d_in4[6]_output_0_0 lut_$abc$784685$new_new_n218___input_0_1
1 1
.names dffre_d_in4[6]_output_0_0 lut_$abc$784685$new_new_n165___input_0_1
1 1
.names dffre_tmp[135]_output_0_0 dffre_d_in4[7]_input_0_0
1 1
.names dffre_tmp[135]_output_0_0 dffre_tmp[167]_input_0_0
1 1
.names dffre_d_in4[7]_output_0_0 lut_$abc$784685$new_new_n248___input_0_2
1 1
.names dffre_d_in4[7]_output_0_0 lut_$abc$784685$new_new_n218___input_0_3
1 1
.names dffre_d_in4[7]_output_0_0 lut_$abc$784685$new_new_n165___input_0_3
1 1
.names dffre_tmp[160]_output_0_0 dffre_d_in5[0]_input_0_0
1 1
.names dffre_tmp[160]_output_0_0 dffre_tmp[192]_input_0_0
1 1
.names dffre_d_in5[0]_output_0_0 lut_$abc$784685$new_new_n163___input_0_0
1 1
.names dffre_d_in5[0]_output_0_0 lut_$abc$784685$new_new_n142___input_0_4
1 1
.names dffre_d_in5[0]_output_0_0 lut_$abc$784685$new_new_n244___input_0_4
1 1
.names dffre_tmp[161]_output_0_0 dffre_d_in5[1]_input_0_0
1 1
.names dffre_tmp[161]_output_0_0 dffre_tmp[193]_input_0_0
1 1
.names dffre_d_in5[1]_output_0_0 lut_$abc$784685$new_new_n258___input_0_0
1 1
.names dffre_d_in5[1]_output_0_0 lut_$abc$784685$new_new_n142___input_0_3
1 1
.names dffre_d_in5[1]_output_0_0 lut_$abc$784685$new_new_n244___input_0_3
1 1
.names dffre_tmp[162]_output_0_0 dffre_d_in5[2]_input_0_0
1 1
.names dffre_tmp[162]_output_0_0 dffre_tmp[194]_input_0_0
1 1
.names dffre_d_in5[2]_output_0_0 lut_$abc$784685$new_new_n219___input_0_4
1 1
.names dffre_d_in5[2]_output_0_0 lut_$abc$784685$new_new_n142___input_0_0
1 1
.names dffre_d_in5[2]_output_0_0 lut_$abc$784685$new_new_n244___input_0_0
1 1
.names dffre_d_in5[2]_output_0_0 lut_$abc$784685$new_new_n162___input_0_2
1 1
.names dffre_tmp[163]_output_0_0 dffre_d_in5[3]_input_0_0
1 1
.names dffre_tmp[163]_output_0_0 dffre_tmp[195]_input_0_0
1 1
.names dffre_d_in5[3]_output_0_0 lut_$abc$784685$new_new_n236___input_0_0
1 1
.names dffre_d_in5[3]_output_0_0 lut_$abc$784685$new_new_n142___input_0_2
1 1
.names dffre_d_in5[3]_output_0_0 lut_$abc$784685$new_new_n244___input_0_2
1 1
.names dffre_d_in5[3]_output_0_0 lut_$abc$784685$new_new_n162___input_0_4
1 1
.names dffre_tmp[164]_output_0_0 dffre_d_in5[4]_input_0_0
1 1
.names dffre_tmp[164]_output_0_0 dffre_tmp[196]_input_0_0
1 1
.names dffre_d_in5[4]_output_0_0 lut_$abc$784685$new_new_n219___input_0_0
1 1
.names dffre_d_in5[4]_output_0_0 lut_$abc$784685$new_new_n236___input_0_4
1 1
.names dffre_d_in5[4]_output_0_0 lut_$abc$784685$new_new_n162___input_0_1
1 1
.names dffre_d_in5[4]_output_0_0 lut_$abc$784685$new_new_n175___input_0_2
1 1
.names dffre_tmp[165]_output_0_0 dffre_d_in5[5]_input_0_0
1 1
.names dffre_tmp[165]_output_0_0 dffre_tmp[197]_input_0_0
1 1
.names dffre_d_in5[5]_output_0_0 lut_$abc$784685$new_new_n219___input_0_3
1 1
.names dffre_d_in5[5]_output_0_0 lut_$abc$784685$new_new_n236___input_0_2
1 1
.names dffre_d_in5[5]_output_0_0 lut_$abc$784685$new_new_n192___input_0_3
1 1
.names dffre_d_in5[5]_output_0_0 lut_$abc$784685$new_new_n162___input_0_5
1 1
.names dffre_tmp[166]_output_0_0 dffre_tmp[198]_input_0_0
1 1
.names dffre_tmp[166]_output_0_0 dffre_d_in5[6]_input_0_0
1 1
.names dffre_d_in5[6]_output_0_0 lut_$abc$784685$new_new_n219___input_0_1
1 1
.names dffre_d_in5[6]_output_0_0 lut_$abc$784685$new_new_n236___input_0_3
1 1
.names dffre_d_in5[6]_output_0_0 lut_$abc$784685$new_new_n145___input_0_3
1 1
.names dffre_d_in5[6]_output_0_0 lut_$abc$784685$new_new_n162___input_0_3
1 1
.names dffre_tmp[167]_output_0_0 dffre_d_in5[7]_input_0_0
1 1
.names dffre_tmp[167]_output_0_0 dffre_tmp[199]_input_0_0
1 1
.names dffre_d_in5[7]_output_0_0 lut_$abc$784685$new_new_n219___input_0_2
1 1
.names dffre_d_in5[7]_output_0_0 lut_$abc$784685$new_new_n236___input_0_1
1 1
.names dffre_d_in5[7]_output_0_0 lut_$abc$784685$new_new_n244___input_0_1
1 1
.names dffre_d_in5[7]_output_0_0 lut_$abc$784685$new_new_n162___input_0_0
1 1
.names dffre_tmp[192]_output_0_0 dffre_tmp[224]_input_0_0
1 1
.names dffre_tmp[192]_output_0_0 dffre_d_in6[0]_input_0_0
1 1
.names dffre_d_in6[0]_output_0_0 lut_$abc$784685$new_new_n247___input_0_2
1 1
.names dffre_d_in6[0]_output_0_0 lut_$abc$784685$new_new_n139___input_0_3
1 1
.names dffre_d_in6[0]_output_0_0 lut_$abc$784685$new_new_n173___input_0_4
1 1
.names dffre_d_in6[0]_output_0_0 lut_$abc$784685$new_new_n187___input_0_2
1 1
.names dffre_d_in6[0]_output_0_0 lut_$abc$784685$new_new_n203___input_0_0
1 1
.names dffre_tmp[193]_output_0_0 dffre_tmp[225]_input_0_0
1 1
.names dffre_tmp[193]_output_0_0 dffre_d_in6[1]_input_0_0
1 1
.names dffre_d_in6[1]_output_0_0 lut_$abc$784685$new_new_n247___input_0_4
1 1
.names dffre_d_in6[1]_output_0_0 lut_$abc$784685$new_new_n139___input_0_0
1 1
.names dffre_d_in6[1]_output_0_0 lut_$abc$784685$new_new_n187___input_0_4
1 1
.names dffre_d_in6[1]_output_0_0 lut_$abc$784685$new_new_n203___input_0_1
1 1
.names dffre_d_in6[1]_output_0_0 lut_$abc$784685$new_new_n259___input_0_5
1 1
.names dffre_tmp[194]_output_0_0 dffre_d_in6[2]_input_0_0
1 1
.names dffre_tmp[194]_output_0_0 dffre_tmp[226]_input_0_0
1 1
.names dffre_d_in6[2]_output_0_0 lut_$abc$784685$new_new_n247___input_0_3
1 1
.names dffre_d_in6[2]_output_0_0 lut_$abc$784685$new_new_n139___input_0_2
1 1
.names dffre_d_in6[2]_output_0_0 lut_$abc$784685$new_new_n187___input_0_3
1 1
.names dffre_d_in6[2]_output_0_0 lut_$abc$784685$new_new_n203___input_0_3
1 1
.names dffre_d_in6[2]_output_0_0 lut_$abc$784685$new_new_n211___input_0_4
1 1
.names dffre_d_in6[2]_output_0_0 lut_$abc$784685$new_new_n172___input_0_0
1 1
.names dffre_tmp[195]_output_0_0 dffre_d_in6[3]_input_0_0
1 1
.names dffre_tmp[195]_output_0_0 dffre_tmp[227]_input_0_0
1 1
.names dffre_d_in6[3]_output_0_0 lut_$abc$784685$new_new_n247___input_0_0
1 1
.names dffre_d_in6[3]_output_0_0 lut_$abc$784685$new_new_n139___input_0_4
1 1
.names dffre_d_in6[3]_output_0_0 lut_$abc$784685$new_new_n187___input_0_1
1 1
.names dffre_d_in6[3]_output_0_0 lut_$abc$784685$new_new_n203___input_0_4
1 1
.names dffre_d_in6[3]_output_0_0 lut_$abc$784685$new_new_n230___input_0_4
1 1
.names dffre_d_in6[3]_output_0_0 lut_$abc$784685$new_new_n172___input_0_1
1 1
.names dffre_tmp[196]_output_0_0 dffre_d_in6[4]_input_0_0
1 1
.names dffre_tmp[196]_output_0_0 dffre_tmp[228]_input_0_0
1 1
.names dffre_d_in6[4]_output_0_0 lut_$abc$784685$new_new_n187___input_0_0
1 1
.names dffre_d_in6[4]_output_0_0 lut_$abc$784685$new_new_n230___input_0_1
1 1
.names dffre_d_in6[4]_output_0_0 lut_$abc$784685$new_new_n211___input_0_0
1 1
.names dffre_d_in6[4]_output_0_0 lut_$abc$784685$new_new_n172___input_0_3
1 1
.names dffre_tmp[197]_output_0_0 dffre_d_in6[5]_input_0_0
1 1
.names dffre_tmp[197]_output_0_0 dffre_tmp[229]_input_0_0
1 1
.names dffre_d_in6[5]_output_0_0 lut_$abc$784685$new_new_n203___input_0_2
1 1
.names dffre_d_in6[5]_output_0_0 lut_$abc$784685$new_new_n230___input_0_3
1 1
.names dffre_d_in6[5]_output_0_0 lut_$abc$784685$new_new_n211___input_0_3
1 1
.names dffre_d_in6[5]_output_0_0 lut_$abc$784685$new_new_n172___input_0_5
1 1
.names dffre_tmp[198]_output_0_0 dffre_d_in6[6]_input_0_0
1 1
.names dffre_tmp[198]_output_0_0 dffre_tmp[230]_input_0_0
1 1
.names dffre_d_in6[6]_output_0_0 lut_$abc$784685$new_new_n139___input_0_1
1 1
.names dffre_d_in6[6]_output_0_0 lut_$abc$784685$new_new_n230___input_0_0
1 1
.names dffre_d_in6[6]_output_0_0 lut_$abc$784685$new_new_n211___input_0_1
1 1
.names dffre_d_in6[6]_output_0_0 lut_$abc$784685$new_new_n172___input_0_4
1 1
.names dffre_tmp[199]_output_0_0 dffre_d_in6[7]_input_0_0
1 1
.names dffre_tmp[199]_output_0_0 dffre_tmp[231]_input_0_0
1 1
.names dffre_d_in6[7]_output_0_0 lut_$abc$784685$new_new_n247___input_0_1
1 1
.names dffre_d_in6[7]_output_0_0 lut_$abc$784685$new_new_n230___input_0_2
1 1
.names dffre_d_in6[7]_output_0_0 lut_$abc$784685$new_new_n211___input_0_2
1 1
.names dffre_d_in6[7]_output_0_0 lut_$abc$784685$new_new_n172___input_0_2
1 1
.names dffre_tmp[224]_output_0_0 dffre_d_in7[0]_input_0_0
1 1
.names dffre_tmp[224]_output_0_0 dffre_tmp[256]_input_0_0
1 1
.names dffre_d_in7[0]_output_0_0 lut_$abc$784685$new_new_n251___input_0_4
1 1
.names dffre_d_in7[0]_output_0_0 lut_$abc$784685$new_new_n133___input_0_4
1 1
.names dffre_d_in7[0]_output_0_0 lut_$abc$784685$new_new_n156___input_0_0
1 1
.names dffre_tmp[225]_output_0_0 dffre_d_in7[1]_input_0_0
1 1
.names dffre_tmp[225]_output_0_0 dffre_tmp[257]_input_0_0
1 1
.names dffre_d_in7[1]_output_0_0 lut_$abc$784685$new_new_n251___input_0_0
1 1
.names dffre_d_in7[1]_output_0_0 lut_$abc$784685$new_new_n260___input_0_3
1 1
.names dffre_d_in7[1]_output_0_0 lut_$abc$784685$new_new_n133___input_0_2
1 1
.names dffre_tmp[226]_output_0_0 dffre_d_in7[2]_input_0_0
1 1
.names dffre_tmp[226]_output_0_0 dffre_tmp[258]_input_0_0
1 1
.names dffre_d_in7[2]_output_0_0 lut_$abc$784685$new_new_n251___input_0_1
1 1
.names dffre_d_in7[2]_output_0_0 lut_$abc$784685$new_new_n223___input_0_1
1 1
.names dffre_d_in7[2]_output_0_0 lut_$abc$784685$new_new_n133___input_0_1
1 1
.names dffre_d_in7[2]_output_0_0 lut_$abc$784685$new_new_n154___input_0_3
1 1
.names dffre_tmp[227]_output_0_0 dffre_d_in7[3]_input_0_0
1 1
.names dffre_tmp[227]_output_0_0 dffre_tmp[259]_input_0_0
1 1
.names dffre_d_in7[3]_output_0_0 lut_$abc$784685$new_new_n251___input_0_3
1 1
.names dffre_d_in7[3]_output_0_0 lut_$abc$784685$new_new_n239___input_0_1
1 1
.names dffre_d_in7[3]_output_0_0 lut_$abc$784685$new_new_n133___input_0_0
1 1
.names dffre_d_in7[3]_output_0_0 lut_$abc$784685$new_new_n154___input_0_1
1 1
.names dffre_tmp[228]_output_0_0 dffre_d_in7[4]_input_0_0
1 1
.names dffre_tmp[228]_output_0_0 dffre_tmp[260]_input_0_0
1 1
.names dffre_d_in7[4]_output_0_0 lut_$abc$784685$new_new_n239___input_0_3
1 1
.names dffre_d_in7[4]_output_0_0 lut_$abc$784685$new_new_n223___input_0_3
1 1
.names dffre_d_in7[4]_output_0_0 lut_$abc$784685$new_new_n154___input_0_2
1 1
.names dffre_d_in7[4]_output_0_0 lut_$abc$784685$new_new_n182___input_0_2
1 1
.names dffre_tmp[229]_output_0_0 dffre_d_in7[5]_input_0_0
1 1
.names dffre_tmp[229]_output_0_0 dffre_tmp[261]_input_0_0
1 1
.names dffre_d_in7[5]_output_0_0 lut_$abc$784685$new_new_n239___input_0_0
1 1
.names dffre_d_in7[5]_output_0_0 lut_$abc$784685$new_new_n223___input_0_4
1 1
.names dffre_d_in7[5]_output_0_0 lut_$abc$784685$new_new_n154___input_0_4
1 1
.names dffre_d_in7[5]_output_0_0 lut_$abc$784685$new_new_n198___input_0_2
1 1
.names dffre_tmp[230]_output_0_0 dffre_d_in7[6]_input_0_0
1 1
.names dffre_tmp[230]_output_0_0 dffre_tmp[262]_input_0_0
1 1
.names dffre_d_in7[6]_output_0_0 lut_$abc$784685$new_new_n239___input_0_4
1 1
.names dffre_d_in7[6]_output_0_0 lut_$abc$784685$new_new_n223___input_0_0
1 1
.names dffre_d_in7[6]_output_0_0 lut_$abc$784685$new_new_n154___input_0_0
1 1
.names dffre_d_in7[6]_output_0_0 lut_$abc$784685$new_new_n135___input_0_5
1 1
.names dffre_tmp[231]_output_0_0 dffre_d_in7[7]_input_0_0
1 1
.names dffre_tmp[231]_output_0_0 dffre_tmp[263]_input_0_0
1 1
.names dffre_d_in7[7]_output_0_0 lut_$abc$784685$new_new_n251___input_0_2
1 1
.names dffre_d_in7[7]_output_0_0 lut_$abc$784685$new_new_n239___input_0_2
1 1
.names dffre_d_in7[7]_output_0_0 lut_$abc$784685$new_new_n223___input_0_2
1 1
.names dffre_d_in7[7]_output_0_0 lut_$abc$784685$new_new_n154___input_0_5
1 1
.names dffre_tmp[256]_output_0_0 dffre_d_in8[0]_input_0_0
1 1
.names dffre_tmp[256]_output_0_0 dffre_tmp[288]_input_0_0
1 1
.names dffre_d_in8[0]_output_0_0 lut_$abc$784685$new_new_n252___input_0_2
1 1
.names dffre_d_in8[0]_output_0_0 lut_$abc$784685$new_new_n163___input_0_3
1 1
.names dffre_d_in8[0]_output_0_0 lut_$abc$784685$new_new_n136___input_0_4
1 1
.names dffre_d_in8[0]_output_0_0 lut_$abc$784685$new_new_n180___input_0_4
1 1
.names dffre_tmp[257]_output_0_0 dffre_d_in8[1]_input_0_0
1 1
.names dffre_tmp[257]_output_0_0 dffre_tmp[289]_input_0_0
1 1
.names dffre_d_in8[1]_output_0_0 lut_$abc$784685$new_new_n252___input_0_1
1 1
.names dffre_d_in8[1]_output_0_0 lut_$abc$784685$new_new_n256___input_0_2
1 1
.names dffre_d_in8[1]_output_0_0 lut_$abc$784685$new_new_n136___input_0_3
1 1
.names dffre_d_in8[1]_output_0_0 lut_$abc$784685$new_new_n180___input_0_3
1 1
.names dffre_tmp[258]_output_0_0 dffre_d_in8[2]_input_0_0
1 1
.names dffre_tmp[258]_output_0_0 dffre_tmp[290]_input_0_0
1 1
.names dffre_d_in8[2]_output_0_0 lut_$abc$784685$new_new_n252___input_0_0
1 1
.names dffre_d_in8[2]_output_0_0 lut_$abc$784685$new_new_n212___input_0_0
1 1
.names dffre_d_in8[2]_output_0_0 lut_$abc$784685$new_new_n136___input_0_2
1 1
.names dffre_d_in8[2]_output_0_0 lut_$abc$784685$new_new_n180___input_0_2
1 1
.names dffre_d_in8[2]_output_0_0 lut_$abc$784685$new_new_n161___input_0_0
1 1
.names dffre_tmp[259]_output_0_0 dffre_d_in8[3]_input_0_0
1 1
.names dffre_tmp[259]_output_0_0 dffre_tmp[291]_input_0_0
1 1
.names dffre_d_in8[3]_output_0_0 lut_$abc$784685$new_new_n252___input_0_4
1 1
.names dffre_d_in8[3]_output_0_0 lut_$abc$784685$new_new_n231___input_0_3
1 1
.names dffre_d_in8[3]_output_0_0 lut_$abc$784685$new_new_n136___input_0_0
1 1
.names dffre_d_in8[3]_output_0_0 lut_$abc$784685$new_new_n180___input_0_0
1 1
.names dffre_d_in8[3]_output_0_0 lut_$abc$784685$new_new_n161___input_0_3
1 1
.names dffre_tmp[260]_output_0_0 dffre_d_in8[4]_input_0_0
1 1
.names dffre_tmp[260]_output_0_0 dffre_tmp[292]_input_0_0
1 1
.names dffre_d_in8[4]_output_0_0 lut_$abc$784685$new_new_n180___input_0_1
1 1
.names dffre_d_in8[4]_output_0_0 lut_$abc$784685$new_new_n208___input_0_1
1 1
.names dffre_d_in8[4]_output_0_0 lut_$abc$784685$new_new_n161___input_0_1
1 1
.names dffre_tmp[261]_output_0_0 dffre_d_in8[5]_input_0_0
1 1
.names dffre_tmp[261]_output_0_0 dffre_tmp[293]_input_0_0
1 1
.names dffre_d_in8[5]_output_0_0 lut_$abc$784685$new_new_n208___input_0_2
1 1
.names dffre_d_in8[5]_output_0_0 lut_$abc$784685$new_new_n161___input_0_2
1 1
.names dffre_d_in8[5]_output_0_0 lut_$abc$784685$new_new_n193___input_0_2
1 1
.names dffre_tmp[262]_output_0_0 dffre_d_in8[6]_input_0_0
1 1
.names dffre_tmp[262]_output_0_0 dffre_tmp[294]_input_0_0
1 1
.names dffre_d_in8[6]_output_0_0 lut_$iopadmap$out[6]_input_0_4
1 1
.names dffre_d_in8[6]_output_0_0 lut_$abc$784685$new_new_n208___input_0_0
1 1
.names dffre_d_in8[6]_output_0_0 lut_$abc$784685$new_new_n161___input_0_4
1 1
.names dffre_tmp[263]_output_0_0 dffre_d_in8[7]_input_0_0
1 1
.names dffre_tmp[263]_output_0_0 dffre_tmp[295]_input_0_0
1 1
.names dffre_d_in8[7]_output_0_0 lut_$abc$784685$new_new_n252___input_0_3
1 1
.names dffre_d_in8[7]_output_0_0 lut_$abc$784685$new_new_n208___input_0_3
1 1
.names dffre_d_in8[7]_output_0_0 lut_$abc$784685$new_new_n161___input_0_5
1 1
.names dffre_tmp[288]_output_0_0 dffre_d_in9[0]_input_0_0
1 1
.names dffre_tmp[288]_output_0_0 dffre_tmp[320]_input_0_0
1 1
.names dffre_d_in9[0]_output_0_0 lut_$abc$784685$new_new_n166___input_0_2
1 1
.names dffre_d_in9[0]_output_0_0 lut_$abc$784685$new_new_n138___input_0_4
1 1
.names dffre_d_in9[0]_output_0_0 lut_$abc$784685$new_new_n196___input_0_4
1 1
.names dffre_tmp[289]_output_0_0 dffre_d_in9[1]_input_0_0
1 1
.names dffre_tmp[289]_output_0_0 dffre_tmp[321]_input_0_0
1 1
.names dffre_d_in9[1]_output_0_0 lut_$abc$784685$new_new_n256___input_0_3
1 1
.names dffre_d_in9[1]_output_0_0 lut_$abc$784685$new_new_n138___input_0_0
1 1
.names dffre_d_in9[1]_output_0_0 lut_$abc$784685$new_new_n196___input_0_0
1 1
.names dffre_tmp[290]_output_0_0 dffre_d_in9[2]_input_0_0
1 1
.names dffre_tmp[290]_output_0_0 dffre_tmp[322]_input_0_0
1 1
.names dffre_d_in9[2]_output_0_0 lut_$abc$784685$new_new_n220___input_0_4
1 1
.names dffre_d_in9[2]_output_0_0 lut_$abc$784685$new_new_n138___input_0_1
1 1
.names dffre_d_in9[2]_output_0_0 lut_$abc$784685$new_new_n196___input_0_1
1 1
.names dffre_d_in9[2]_output_0_0 lut_$abc$784685$new_new_n164___input_0_5
1 1
.names dffre_tmp[291]_output_0_0 dffre_d_in9[3]_input_0_0
1 1
.names dffre_tmp[291]_output_0_0 dffre_tmp[323]_input_0_0
1 1
.names dffre_d_in9[3]_output_0_0 lut_$abc$784685$new_new_n237___input_0_4
1 1
.names dffre_d_in9[3]_output_0_0 lut_$abc$784685$new_new_n138___input_0_2
1 1
.names dffre_d_in9[3]_output_0_0 lut_$abc$784685$new_new_n196___input_0_2
1 1
.names dffre_d_in9[3]_output_0_0 lut_$abc$784685$new_new_n164___input_0_4
1 1
.names dffre_tmp[292]_output_0_0 dffre_d_in9[4]_input_0_0
1 1
.names dffre_tmp[292]_output_0_0 dffre_tmp[324]_input_0_0
1 1
.names dffre_d_in9[4]_output_0_0 lut_$abc$784685$new_new_n220___input_0_3
1 1
.names dffre_d_in9[4]_output_0_0 lut_$abc$784685$new_new_n237___input_0_3
1 1
.names dffre_d_in9[4]_output_0_0 lut_$abc$784685$new_new_n164___input_0_2
1 1
.names dffre_d_in9[4]_output_0_0 lut_$abc$784685$new_new_n175___input_0_1
1 1
.names dffre_tmp[293]_output_0_0 dffre_d_in9[5]_input_0_0
1 1
.names dffre_tmp[293]_output_0_0 dffre_tmp[325]_input_0_0
1 1
.names dffre_d_in9[5]_output_0_0 lut_$abc$784685$new_new_n220___input_0_0
1 1
.names dffre_d_in9[5]_output_0_0 lut_$abc$784685$new_new_n237___input_0_0
1 1
.names dffre_d_in9[5]_output_0_0 lut_$abc$784685$new_new_n196___input_0_3
1 1
.names dffre_d_in9[5]_output_0_0 lut_$abc$784685$new_new_n164___input_0_1
1 1
.names dffre_tmp[294]_output_0_0 dffre_d_in9[6]_input_0_0
1 1
.names dffre_tmp[294]_output_0_0 dffre_tmp[326]_input_0_0
1 1
.names dffre_d_in9[6]_output_0_0 lut_$abc$784685$new_new_n220___input_0_2
1 1
.names dffre_d_in9[6]_output_0_0 lut_$abc$784685$new_new_n237___input_0_1
1 1
.names dffre_d_in9[6]_output_0_0 lut_$abc$784685$new_new_n141___input_0_5
1 1
.names dffre_d_in9[6]_output_0_0 lut_$abc$784685$new_new_n164___input_0_0
1 1
.names dffre_tmp[295]_output_0_0 dffre_d_in9[7]_input_0_0
1 1
.names dffre_tmp[295]_output_0_0 dffre_tmp[327]_input_0_0
1 1
.names dffre_d_in9[7]_output_0_0 lut_$abc$784685$new_new_n220___input_0_1
1 1
.names dffre_d_in9[7]_output_0_0 lut_$abc$784685$new_new_n237___input_0_2
1 1
.names dffre_d_in9[7]_output_0_0 lut_$abc$784685$new_new_n246___input_0_5
1 1
.names dffre_d_in9[7]_output_0_0 lut_$abc$784685$new_new_n164___input_0_3
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[230]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[262]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[294]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[6]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[358]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[326]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[422]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[390]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[102]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[134]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[38]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[70]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[198]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[166]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[135]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[167]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[199]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[231]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[103]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[71]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[295]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[263]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[7]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[39]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[327]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[359]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[391]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[423]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[194]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[162]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[130]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[98]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[226]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[258]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[2]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[66]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[322]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[290]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[354]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[386]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[34]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[418]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[450]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[224]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[192]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[160]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[128]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[256]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[288]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[0]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[32]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[352]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[320]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[384]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[416]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[64]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[96]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[448]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[67]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[225]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[193]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[33]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[1]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[257]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[289]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[65]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[97]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[353]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[321]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[385]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[417]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[129]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[161]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[449]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[99]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[35]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[3]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[37]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[69]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[197]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[229]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[5]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[101]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[293]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[261]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[325]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[357]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[133]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[165]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[389]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[421]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[4]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[36]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[100]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[68]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[260]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[292]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[132]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[164]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[356]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[324]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[388]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[420]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[196]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[228]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[452]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[454]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[131]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[163]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[227]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[195]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[387]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[419]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[259]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[291]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[455]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[451]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[453]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[323]_input_1_0
1 1
.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 dffre_tmp[355]_input_1_0
1 1
.names lut_$abc$784685$new_new_n132___output_0_0 lut_$abc$784685$new_new_n253___input_0_4
1 1
.names lut_$abc$784685$new_new_n132___output_0_0 lut_$abc$784685$new_new_n182___input_0_0
1 1
.names lut_$abc$784685$new_new_n132___output_0_0 lut_$abc$784685$new_new_n135___input_0_3
1 1
.names lut_$abc$784685$new_new_n132___output_0_0 lut_$abc$784685$new_new_n198___input_0_0
1 1
.names lut_$abc$784685$new_new_n133___output_0_0 lut_$abc$784685$new_new_n182___input_0_3
1 1
.names lut_$abc$784685$new_new_n133___output_0_0 lut_$abc$784685$new_new_n135___input_0_4
1 1
.names lut_$abc$784685$new_new_n133___output_0_0 lut_$abc$784685$new_new_n198___input_0_4
1 1
.names lut_$abc$784685$new_new_n134___output_0_0 lut_$abc$784685$new_new_n250___input_0_3
1 1
.names lut_$abc$784685$new_new_n134___output_0_0 lut_$abc$784685$new_new_n135___input_0_1
1 1
.names lut_$abc$784685$new_new_n135___output_0_0 lut_$iopadmap$out[6]_input_0_3
1 1
.names lut_$abc$784685$new_new_n136___output_0_0 lut_$iopadmap$out[6]_input_0_1
1 1
.names lut_$abc$784685$new_new_n136___output_0_0 lut_$abc$784685$new_new_n193___input_0_0
1 1
.names lut_$abc$784685$new_new_n137___output_0_0 lut_$abc$784685$new_new_n248___input_0_0
1 1
.names lut_$abc$784685$new_new_n137___output_0_0 lut_$abc$784685$new_new_n141___input_0_1
1 1
.names lut_$abc$784685$new_new_n138___output_0_0 lut_$abc$784685$new_new_n141___input_0_0
1 1
.names lut_$abc$784685$new_new_n138___output_0_0 lut_$abc$784685$new_new_n246___input_0_4
1 1
.names lut_$abc$784685$new_new_n138___output_0_0 lut_$abc$784685$new_new_n175___input_0_4
1 1
.names lut_$abc$784685$new_new_n139___output_0_0 lut_$abc$784685$new_new_n141___input_0_3
1 1
.names lut_$abc$784685$new_new_n140___output_0_0 lut_$abc$784685$new_new_n141___input_0_4
1 1
.names lut_$abc$784685$new_new_n141___output_0_0 lut_$iopadmap$out[6]_input_0_0
1 1
.names lut_$abc$784685$new_new_n142___output_0_0 lut_$abc$784685$new_new_n145___input_0_5
1 1
.names lut_$abc$784685$new_new_n142___output_0_0 lut_$abc$784685$new_new_n192___input_0_1
1 1
.names lut_$abc$784685$new_new_n142___output_0_0 lut_$abc$784685$new_new_n175___input_0_0
1 1
.names lut_$abc$784685$new_new_n143___output_0_0 lut_$abc$784685$new_new_n253___input_0_1
1 1
.names lut_$abc$784685$new_new_n143___output_0_0 lut_$abc$784685$new_new_n145___input_0_2
1 1
.names lut_$abc$784685$new_new_n144___output_0_0 lut_$abc$784685$new_new_n145___input_0_0
1 1
.names lut_$abc$784685$new_new_n144___output_0_0 lut_$abc$784685$new_new_n246___input_0_2
1 1
.names lut_$abc$784685$new_new_n145___output_0_0 lut_$iopadmap$out[6]_input_0_2
1 1
.names lut_$abc$784685$new_new_n146___output_0_0 lut_$abc$784685$new_new_n250___input_0_4
1 1
.names lut_$abc$784685$new_new_n146___output_0_0 lut_$abc$784685$new_new_n193___input_0_3
1 1
.names lut_$abc$784685$new_new_n147___output_0_0 lut_$abc$784685$new_new_n151___input_0_1
1 1
.names lut_$abc$784685$new_new_n148___output_0_0 lut_$abc$784685$new_new_n248___input_0_1
1 1
.names lut_$abc$784685$new_new_n148___output_0_0 lut_$abc$784685$new_new_n151___input_0_3
1 1
.names lut_$abc$784685$new_new_n148___output_0_0 lut_$abc$784685$new_new_n177___input_0_2
1 1
.names lut_$abc$784685$new_new_n148___output_0_0 lut_$abc$784685$new_new_n192___input_0_5
1 1
.names lut_$abc$784685$new_new_n149___output_0_0 lut_$abc$784685$new_new_n250___input_0_0
1 1
.names lut_$abc$784685$new_new_n149___output_0_0 lut_$abc$784685$new_new_n151___input_0_4
1 1
.names lut_$abc$784685$new_new_n150___output_0_0 lut_$abc$784685$new_new_n151___input_0_2
1 1
.names lut_$abc$784685$new_new_n151___output_0_0 lut_$iopadmap$out[6]_input_0_5
1 1
.names lut_$abc$784685$new_new_n153___output_0_0 lut_$abc$784685$new_new_n190___input_0_4
1 1
.names lut_$abc$784685$new_new_n153___output_0_0 lut_$abc$784685$new_new_n202___input_0_0
1 1
.names lut_$abc$784685$new_new_n153___output_0_0 lut_$abc$784685$new_new_n255___input_0_2
1 1
.names lut_$abc$784685$new_new_n153___output_0_0 lut_$abc$784685$new_new_n156___input_0_2
1 1
.names lut_$abc$784685$new_new_n154___output_0_0 lut_$abc$784685$new_new_n260___input_0_1
1 1
.names lut_$abc$784685$new_new_n154___output_0_0 lut_$abc$784685$new_new_n182___input_0_5
1 1
.names lut_$abc$784685$new_new_n154___output_0_0 lut_$abc$784685$new_new_n156___input_0_5
1 1
.names lut_$abc$784685$new_new_n154___output_0_0 lut_$abc$784685$new_new_n198___input_0_3
1 1
.names lut_$abc$784685$new_new_n155___output_0_0 lut_$abc$784685$new_new_n190___input_0_5
1 1
.names lut_$abc$784685$new_new_n155___output_0_0 lut_$abc$784685$new_new_n206___input_0_4
1 1
.names lut_$abc$784685$new_new_n155___output_0_0 lut_$abc$784685$new_new_n255___input_0_4
1 1
.names lut_$abc$784685$new_new_n155___output_0_0 lut_$abc$784685$new_new_n156___input_0_1
1 1
.names lut_$abc$784685$new_new_n156___output_0_0 lut_$iopadmap$out[0]_input_0_0
1 1
.names lut_$abc$784685$new_new_n157___output_0_0 lut_$abc$784685$new_new_n202___input_0_1
1 1
.names lut_$abc$784685$new_new_n157___output_0_0 lut_$abc$784685$new_new_n259___input_0_0
1 1
.names lut_$abc$784685$new_new_n157___output_0_0 lut_$abc$784685$new_new_n177___input_0_3
1 1
.names lut_$abc$784685$new_new_n157___output_0_0 lut_$abc$784685$new_new_n160___input_0_2
1 1
.names lut_$abc$784685$new_new_n158___output_0_0 lut_$abc$784685$new_new_n186___input_0_2
1 1
.names lut_$abc$784685$new_new_n158___output_0_0 lut_$abc$784685$new_new_n257___input_0_0
1 1
.names lut_$abc$784685$new_new_n158___output_0_0 lut_$abc$784685$new_new_n160___input_0_0
1 1
.names lut_$abc$784685$new_new_n158___output_0_0 lut_$abc$784685$new_new_n193___input_0_4
1 1
.names lut_$abc$784685$new_new_n159___output_0_0 lut_$abc$784685$new_new_n257___input_0_4
1 1
.names lut_$abc$784685$new_new_n159___output_0_0 lut_$abc$784685$new_new_n177___input_0_1
1 1
.names lut_$abc$784685$new_new_n159___output_0_0 lut_$abc$784685$new_new_n192___input_0_0
1 1
.names lut_$abc$784685$new_new_n159___output_0_0 lut_$abc$784685$new_new_n160___input_0_5
1 1
.names lut_$abc$784685$new_new_n160___output_0_0 lut_$iopadmap$out[0]_input_0_2
1 1
.names lut_$abc$784685$new_new_n161___output_0_0 lut_$abc$784685$new_new_n163___input_0_2
1 1
.names lut_$abc$784685$new_new_n161___output_0_0 lut_$abc$784685$new_new_n256___input_0_1
1 1
.names lut_$abc$784685$new_new_n161___output_0_0 lut_$abc$784685$new_new_n181___input_0_0
1 1
.names lut_$abc$784685$new_new_n161___output_0_0 lut_$abc$784685$new_new_n193___input_0_5
1 1
.names lut_$abc$784685$new_new_n162___output_0_0 lut_$abc$784685$new_new_n163___input_0_1
1 1
.names lut_$abc$784685$new_new_n162___output_0_0 lut_$abc$784685$new_new_n258___input_0_4
1 1
.names lut_$abc$784685$new_new_n162___output_0_0 lut_$abc$784685$new_new_n192___input_0_4
1 1
.names lut_$abc$784685$new_new_n162___output_0_0 lut_$abc$784685$new_new_n175___input_0_5
1 1
.names lut_$abc$784685$new_new_n163___output_0_0 lut_$iopadmap$out[0]_input_0_4
1 1
.names lut_$abc$784685$new_new_n164___output_0_0 lut_$abc$784685$new_new_n166___input_0_0
1 1
.names lut_$abc$784685$new_new_n164___output_0_0 lut_$abc$784685$new_new_n256___input_0_4
1 1
.names lut_$abc$784685$new_new_n164___output_0_0 lut_$abc$784685$new_new_n197___input_0_3
1 1
.names lut_$abc$784685$new_new_n164___output_0_0 lut_$abc$784685$new_new_n175___input_0_3
1 1
.names lut_$abc$784685$new_new_n165___output_0_0 lut_$abc$784685$new_new_n166___input_0_3
1 1
.names lut_$abc$784685$new_new_n165___output_0_0 lut_$abc$784685$new_new_n259___input_0_2
1 1
.names lut_$abc$784685$new_new_n165___output_0_0 lut_$abc$784685$new_new_n181___input_0_1
1 1
.names lut_$abc$784685$new_new_n165___output_0_0 lut_$abc$784685$new_new_n197___input_0_5
1 1
.names lut_$abc$784685$new_new_n166___output_0_0 lut_$iopadmap$out[0]_input_0_1
1 1
.names lut_$abc$784685$new_new_n167___output_0_0 lut_$abc$784685$new_new_n170___input_0_3
1 1
.names lut_$abc$784685$new_new_n167___output_0_0 lut_$abc$784685$new_new_n186___input_0_0
1 1
.names lut_$abc$784685$new_new_n167___output_0_0 lut_$abc$784685$new_new_n202___input_0_2
1 1
.names lut_$abc$784685$new_new_n167___output_0_0 lut_$abc$784685$new_new_n258___input_0_2
1 1
.names lut_$abc$784685$new_new_n168___output_0_0 lut_$abc$784685$new_new_n170___input_0_5
1 1
.names lut_$abc$784685$new_new_n168___output_0_0 lut_$abc$784685$new_new_n186___input_0_5
1 1
.names lut_$abc$784685$new_new_n168___output_0_0 lut_$abc$784685$new_new_n206___input_0_5
1 1
.names lut_$abc$784685$new_new_n168___output_0_0 lut_$abc$784685$new_new_n255___input_0_1
1 1
.names lut_$abc$784685$new_new_n169___output_0_0 lut_$abc$784685$new_new_n170___input_0_2
1 1
.names lut_$abc$784685$new_new_n169___output_0_0 lut_$abc$784685$new_new_n256___input_0_5
1 1
.names lut_$abc$784685$new_new_n169___output_0_0 lut_$abc$784685$new_new_n181___input_0_2
1 1
.names lut_$abc$784685$new_new_n169___output_0_0 lut_$abc$784685$new_new_n197___input_0_4
1 1
.names lut_$abc$784685$new_new_n170___output_0_0 lut_$iopadmap$out[0]_input_0_3
1 1
.names lut_$abc$784685$new_new_n171___output_0_0 lut_$abc$784685$new_new_n173___input_0_1
1 1
.names lut_$abc$784685$new_new_n171___output_0_0 lut_$abc$784685$new_new_n260___input_0_4
1 1
.names lut_$abc$784685$new_new_n171___output_0_0 lut_$abc$784685$new_new_n182___input_0_1
1 1
.names lut_$abc$784685$new_new_n171___output_0_0 lut_$abc$784685$new_new_n198___input_0_1
1 1
.names lut_$abc$784685$new_new_n172___output_0_0 lut_$abc$784685$new_new_n173___input_0_0
1 1
.names lut_$abc$784685$new_new_n172___output_0_0 lut_$abc$784685$new_new_n190___input_0_3
1 1
.names lut_$abc$784685$new_new_n172___output_0_0 lut_$abc$784685$new_new_n206___input_0_3
1 1
.names lut_$abc$784685$new_new_n172___output_0_0 lut_$abc$784685$new_new_n259___input_0_3
1 1
.names lut_$abc$784685$new_new_n173___output_0_0 lut_$iopadmap$out[0]_input_0_5
1 1
.names lut_$abc$784685$new_new_n175___output_0_0 lut_$iopadmap$out[4]_input_0_0
1 1
.names lut_$abc$784685$new_new_n176___output_0_0 lut_$abc$784685$new_new_n177___input_0_0
1 1
.names lut_$abc$784685$new_new_n177___output_0_0 lut_$iopadmap$out[4]_input_0_3
1 1
.names lut_$abc$784685$new_new_n178___output_0_0 lut_$abc$784685$new_new_n181___input_0_4
1 1
.names lut_$abc$784685$new_new_n179___output_0_0 lut_$abc$784685$new_new_n181___input_0_5
1 1
.names lut_$abc$784685$new_new_n180___output_0_0 lut_$abc$784685$new_new_n181___input_0_3
1 1
.names lut_$abc$784685$new_new_n181___output_0_0 lut_$iopadmap$out[4]_input_0_1
1 1
.names lut_$abc$784685$new_new_n182___output_0_0 lut_$iopadmap$out[4]_input_0_4
1 1
.names lut_$abc$784685$new_new_n183___output_0_0 lut_$abc$784685$new_new_n186___input_0_1
1 1
.names lut_$abc$784685$new_new_n184___output_0_0 lut_$abc$784685$new_new_n186___input_0_3
1 1
.names lut_$abc$784685$new_new_n185___output_0_0 lut_$abc$784685$new_new_n186___input_0_4
1 1
.names lut_$abc$784685$new_new_n186___output_0_0 lut_$iopadmap$out[4]_input_0_2
1 1
.names lut_$abc$784685$new_new_n187___output_0_0 lut_$abc$784685$new_new_n190___input_0_0
1 1
.names lut_$abc$784685$new_new_n188___output_0_0 lut_$abc$784685$new_new_n190___input_0_1
1 1
.names lut_$abc$784685$new_new_n189___output_0_0 lut_$abc$784685$new_new_n190___input_0_2
1 1
.names lut_$abc$784685$new_new_n190___output_0_0 lut_$iopadmap$out[4]_input_0_5
1 1
.names lut_$abc$784685$new_new_n192___output_0_0 lut_$iopadmap$out[5]_input_0_0
1 1
.names lut_$abc$784685$new_new_n193___output_0_0 lut_$iopadmap$out[5]_input_0_4
1 1
.names lut_$abc$784685$new_new_n194___output_0_0 lut_$abc$784685$new_new_n197___input_0_0
1 1
.names lut_$abc$784685$new_new_n195___output_0_0 lut_$abc$784685$new_new_n197___input_0_2
1 1
.names lut_$abc$784685$new_new_n196___output_0_0 lut_$abc$784685$new_new_n197___input_0_1
1 1
.names lut_$abc$784685$new_new_n197___output_0_0 lut_$iopadmap$out[5]_input_0_1
1 1
.names lut_$abc$784685$new_new_n198___output_0_0 lut_$iopadmap$out[5]_input_0_3
1 1
.names lut_$abc$784685$new_new_n199___output_0_0 lut_$abc$784685$new_new_n202___input_0_5
1 1
.names lut_$abc$784685$new_new_n200___output_0_0 lut_$abc$784685$new_new_n202___input_0_3
1 1
.names lut_$abc$784685$new_new_n201___output_0_0 lut_$abc$784685$new_new_n202___input_0_4
1 1
.names lut_$abc$784685$new_new_n202___output_0_0 lut_$iopadmap$out[5]_input_0_2
1 1
.names lut_$abc$784685$new_new_n203___output_0_0 lut_$abc$784685$new_new_n206___input_0_0
1 1
.names lut_$abc$784685$new_new_n204___output_0_0 lut_$abc$784685$new_new_n206___input_0_1
1 1
.names lut_$abc$784685$new_new_n205___output_0_0 lut_$abc$784685$new_new_n206___input_0_2
1 1
.names lut_$abc$784685$new_new_n206___output_0_0 lut_$iopadmap$out[5]_input_0_5
1 1
.names lut_$abc$784685$new_new_n208___output_0_0 lut_$abc$784685$new_new_n231___input_0_0
1 1
.names lut_$abc$784685$new_new_n208___output_0_0 lut_$abc$784685$new_new_n212___input_0_4
1 1
.names lut_$abc$784685$new_new_n209___output_0_0 lut_$abc$784685$new_new_n212___input_0_1
1 1
.names lut_$abc$784685$new_new_n210___output_0_0 lut_$abc$784685$new_new_n212___input_0_3
1 1
.names lut_$abc$784685$new_new_n211___output_0_0 lut_$abc$784685$new_new_n212___input_0_2
1 1
.names lut_$abc$784685$new_new_n212___output_0_0 lut_$iopadmap$out[2]_input_0_4
1 1
.names lut_$abc$784685$new_new_n213___output_0_0 lut_$abc$784685$new_new_n216___input_0_1
1 1
.names lut_$abc$784685$new_new_n214___output_0_0 lut_$abc$784685$new_new_n216___input_0_3
1 1
.names lut_$abc$784685$new_new_n214___output_0_0 lut_$abc$784685$new_new_n234___input_0_3
1 1
.names lut_$abc$784685$new_new_n215___output_0_0 lut_$abc$784685$new_new_n216___input_0_4
1 1
.names lut_$abc$784685$new_new_n216___output_0_0 lut_$iopadmap$out[2]_input_0_3
1 1
.names lut_$abc$784685$new_new_n217___output_0_0 lut_$abc$784685$new_new_n221___input_0_3
1 1
.names lut_$abc$784685$new_new_n218___output_0_0 lut_$abc$784685$new_new_n221___input_0_2
1 1
.names lut_$abc$784685$new_new_n218___output_0_0 lut_$abc$784685$new_new_n238___input_0_2
1 1
.names lut_$abc$784685$new_new_n219___output_0_0 lut_$abc$784685$new_new_n221___input_0_0
1 1
.names lut_$abc$784685$new_new_n220___output_0_0 lut_$abc$784685$new_new_n221___input_0_1
1 1
.names lut_$abc$784685$new_new_n221___output_0_0 lut_$iopadmap$out[2]_input_0_2
1 1
.names lut_$abc$784685$new_new_n222___output_0_0 lut_$abc$784685$new_new_n226___input_0_3
1 1
.names lut_$abc$784685$new_new_n222___output_0_0 lut_$abc$784685$new_new_n242___input_0_3
1 1
.names lut_$abc$784685$new_new_n223___output_0_0 lut_$abc$784685$new_new_n226___input_0_2
1 1
.names lut_$abc$784685$new_new_n224___output_0_0 lut_$abc$784685$new_new_n226___input_0_1
1 1
.names lut_$abc$784685$new_new_n225___output_0_0 lut_$abc$784685$new_new_n226___input_0_5
1 1
.names lut_$abc$784685$new_new_n226___output_0_0 lut_$iopadmap$out[2]_input_0_1
1 1
.names lut_$abc$784685$new_new_n228___output_0_0 lut_$abc$784685$new_new_n231___input_0_1
1 1
.names lut_$abc$784685$new_new_n229___output_0_0 lut_$abc$784685$new_new_n231___input_0_2
1 1
.names lut_$abc$784685$new_new_n230___output_0_0 lut_$abc$784685$new_new_n231___input_0_4
1 1
.names lut_$abc$784685$new_new_n231___output_0_0 lut_$iopadmap$out[3]_input_0_2
1 1
.names lut_$abc$784685$new_new_n232___output_0_0 lut_$abc$784685$new_new_n234___input_0_0
1 1
.names lut_$abc$784685$new_new_n233___output_0_0 lut_$abc$784685$new_new_n234___input_0_1
1 1
.names lut_$abc$784685$new_new_n234___output_0_0 lut_$iopadmap$out[3]_input_0_3
1 1
.names lut_$abc$784685$new_new_n235___output_0_0 lut_$abc$784685$new_new_n238___input_0_4
1 1
.names lut_$abc$784685$new_new_n236___output_0_0 lut_$abc$784685$new_new_n238___input_0_3
1 1
.names lut_$abc$784685$new_new_n237___output_0_0 lut_$abc$784685$new_new_n238___input_0_0
1 1
.names lut_$abc$784685$new_new_n238___output_0_0 lut_$iopadmap$out[3]_input_0_1
1 1
.names lut_$abc$784685$new_new_n239___output_0_0 lut_$abc$784685$new_new_n242___input_0_2
1 1
.names lut_$abc$784685$new_new_n240___output_0_0 lut_$abc$784685$new_new_n242___input_0_5
1 1
.names lut_$abc$784685$new_new_n241___output_0_0 lut_$abc$784685$new_new_n242___input_0_0
1 1
.names lut_$abc$784685$new_new_n242___output_0_0 lut_$iopadmap$out[3]_input_0_0
1 1
.names lut_$abc$784685$new_new_n244___output_0_0 lut_$abc$784685$new_new_n246___input_0_3
1 1
.names lut_$abc$784685$new_new_n245___output_0_0 lut_$abc$784685$new_new_n246___input_0_0
1 1
.names lut_$abc$784685$new_new_n246___output_0_0 lut_$iopadmap$out[7]_input_0_2
1 1
.names lut_$abc$784685$new_new_n247___output_0_0 lut_$abc$784685$new_new_n248___input_0_4
1 1
.names lut_$abc$784685$new_new_n248___output_0_0 lut_$iopadmap$out[7]_input_0_1
1 1
.names lut_$abc$784685$new_new_n249___output_0_0 lut_$iopadmap$out[7]_input_0_0
1 1
.names lut_$abc$784685$new_new_n250___output_0_0 lut_$iopadmap$out[7]_input_0_4
1 1
.names lut_$abc$784685$new_new_n251___output_0_0 lut_$abc$784685$new_new_n253___input_0_0
1 1
.names lut_$abc$784685$new_new_n252___output_0_0 lut_$abc$784685$new_new_n253___input_0_2
1 1
.names lut_$abc$784685$new_new_n253___output_0_0 lut_$iopadmap$out[7]_input_0_3
1 1
.names lut_$abc$784685$new_new_n255___output_0_0 lut_$iopadmap$out[1]_input_0_4
1 1
.names lut_$abc$784685$new_new_n256___output_0_0 lut_$iopadmap$out[1]_input_0_0
1 1
.names lut_$abc$784685$new_new_n257___output_0_0 lut_$iopadmap$out[1]_input_0_5
1 1
.names lut_$abc$784685$new_new_n258___output_0_0 lut_$iopadmap$out[1]_input_0_1
1 1
.names lut_$abc$784685$new_new_n259___output_0_0 lut_$iopadmap$out[1]_input_0_3
1 1
.names lut_$abc$784685$new_new_n260___output_0_0 lut_$iopadmap$out[1]_input_0_2
1 1

#Cell instances
.names lut_$abc$784685$new_new_n219___input_0_0 lut_$abc$784685$new_new_n219___input_0_1 lut_$abc$784685$new_new_n219___input_0_2 lut_$abc$784685$new_new_n219___input_0_3 lut_$abc$784685$new_new_n219___input_0_4 lut_$abc$784685$new_new_n219___output_0_0 
10011 1

.names lut_$abc$784685$new_new_n220___input_0_0 lut_$abc$784685$new_new_n220___input_0_1 lut_$abc$784685$new_new_n220___input_0_2 lut_$abc$784685$new_new_n220___input_0_3 lut_$abc$784685$new_new_n220___input_0_4 lut_$abc$784685$new_new_n220___output_0_0 
10011 1

.names lut_$abc$784685$new_new_n224___input_0_0 lut_$abc$784685$new_new_n224___input_0_1 lut_$abc$784685$new_new_n224___input_0_2 lut_$abc$784685$new_new_n224___input_0_3 lut_$abc$784685$new_new_n224___input_0_4 lut_$abc$784685$new_new_n224___output_0_0 
11001 1

.names __vpr__unconn0 __vpr__unconn1 __vpr__unconn2 __vpr__unconn3 __vpr__unconn4 lut_$true_output_0_0 
00000 1

.names lut_$abc$784685$new_new_n221___input_0_0 lut_$abc$784685$new_new_n221___input_0_1 lut_$abc$784685$new_new_n221___input_0_2 lut_$abc$784685$new_new_n221___input_0_3 lut_$abc$784685$new_new_n221___input_0_4 lut_$abc$784685$new_new_n221___output_0_0 
10000 0
01000 0
10100 0
01100 0
00010 0
11010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names __vpr__unconn5 lut_$abc$784685$new_new_n216___input_0_1 lut_$abc$784685$new_new_n216___input_0_2 lut_$abc$784685$new_new_n216___input_0_3 lut_$abc$784685$new_new_n216___input_0_4 lut_$abc$784685$new_new_n216___output_0_0 
00000 1
00100 1
00010 1
01110 1
01001 1
01101 1
01011 1
00111 1

.subckt dffre \
    C=dffre_d_in9[4]_clock_0_0 \
    D=dffre_d_in9[4]_input_0_0 \
    E=dffre_d_in9[4]_input_2_0 \
    R=dffre_d_in9[4]_input_1_0 \
    Q=dffre_d_in9[4]_output_0_0

.names __vpr__unconn6 lut_$iopadmap$out[2]_input_0_1 lut_$iopadmap$out[2]_input_0_2 lut_$iopadmap$out[2]_input_0_3 lut_$iopadmap$out[2]_input_0_4 lut_$iopadmap$out[2]_output_0_0 
01000 1
00100 1
00010 1
01110 1
00001 1
01101 1
01011 1
00111 1

.subckt dffre \
    C=dffre_d_in9[5]_clock_0_0 \
    D=dffre_d_in9[5]_input_0_0 \
    E=dffre_d_in9[5]_input_2_0 \
    R=dffre_d_in9[5]_input_1_0 \
    Q=dffre_d_in9[5]_output_0_0

.names lut_$abc$784685$new_new_n226___input_0_0 lut_$abc$784685$new_new_n226___input_0_1 lut_$abc$784685$new_new_n226___input_0_2 lut_$abc$784685$new_new_n226___input_0_3 lut_$abc$784685$new_new_n226___input_0_4 lut_$abc$784685$new_new_n226___input_0_5 lut_$abc$784685$new_new_n226___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
010010 0
110010 0
001010 0
101010 0
010110 0
110110 0
001110 0
101110 0
000001 0
100001 0
011001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
100011 0
011011 0
111011 0
000111 0
100111 0
011111 0
111111 0

.names lut_$abc$784685$new_new_n225___input_0_0 lut_$abc$784685$new_new_n225___input_0_1 lut_$abc$784685$new_new_n225___input_0_2 lut_$abc$784685$new_new_n225___input_0_3 lut_$abc$784685$new_new_n225___input_0_4 lut_$abc$784685$new_new_n225___output_0_0 
01011 1

.names lut_$abc$784685$new_new_n241___input_0_0 lut_$abc$784685$new_new_n241___input_0_1 lut_$abc$784685$new_new_n241___input_0_2 lut_$abc$784685$new_new_n241___input_0_3 lut_$abc$784685$new_new_n241___input_0_4 lut_$abc$784685$new_new_n241___output_0_0 
10110 1

.subckt dffre \
    C=dffre_d_in5[3]_clock_0_0 \
    D=dffre_d_in5[3]_input_0_0 \
    E=dffre_d_in5[3]_input_2_0 \
    R=dffre_d_in5[3]_input_1_0 \
    Q=dffre_d_in5[3]_output_0_0

.names lut_$abc$784685$new_new_n234___input_0_0 lut_$abc$784685$new_new_n234___input_0_1 lut_$abc$784685$new_new_n234___input_0_2 lut_$abc$784685$new_new_n234___input_0_3 __vpr__unconn7 lut_$abc$784685$new_new_n234___output_0_0 
00000 1
11000 1
00100 1
11100 1
00010 1
11010 1
10110 1
01110 1

.names lut_$abc$784685$new_new_n238___input_0_0 lut_$abc$784685$new_new_n238___input_0_1 lut_$abc$784685$new_new_n238___input_0_2 lut_$abc$784685$new_new_n238___input_0_3 lut_$abc$784685$new_new_n238___input_0_4 lut_$abc$784685$new_new_n238___output_0_0 
10000 0
11000 0
10100 0
01100 0
00010 0
01010 0
00110 0
11110 0
00001 0
01001 0
00101 0
11101 0
10011 0
11011 0
10111 0
01111 0

.names lut_$iopadmap$out[3]_input_0_0 lut_$iopadmap$out[3]_input_0_1 lut_$iopadmap$out[3]_input_0_2 lut_$iopadmap$out[3]_input_0_3 __vpr__unconn8 lut_$iopadmap$out[3]_output_0_0 
10000 1
01000 1
00100 1
11100 1
00010 1
11010 1
10110 1
01110 1

.subckt dffre \
    C=dffre_d_in12[3]_clock_0_0 \
    D=dffre_d_in12[3]_input_0_0 \
    E=dffre_d_in12[3]_input_2_0 \
    R=dffre_d_in12[3]_input_1_0 \
    Q=dffre_d_in12[3]_output_0_0

.names lut_$abc$784685$new_new_n236___input_0_0 lut_$abc$784685$new_new_n236___input_0_1 lut_$abc$784685$new_new_n236___input_0_2 lut_$abc$784685$new_new_n236___input_0_3 lut_$abc$784685$new_new_n236___input_0_4 lut_$abc$784685$new_new_n236___output_0_0 
10101 1

.names lut_$abc$784685$new_new_n237___input_0_0 lut_$abc$784685$new_new_n237___input_0_1 lut_$abc$784685$new_new_n237___input_0_2 lut_$abc$784685$new_new_n237___input_0_3 lut_$abc$784685$new_new_n237___input_0_4 lut_$abc$784685$new_new_n237___output_0_0 
10011 1

.names lut_$abc$784685$new_new_n242___input_0_0 lut_$abc$784685$new_new_n242___input_0_1 lut_$abc$784685$new_new_n242___input_0_2 lut_$abc$784685$new_new_n242___input_0_3 lut_$abc$784685$new_new_n242___input_0_4 lut_$abc$784685$new_new_n242___input_0_5 lut_$abc$784685$new_new_n242___output_0_0 
100000 0
110000 0
001000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
110010 0
001010 0
011010 0
100110 0
110110 0
001110 0
011110 0
000001 0
010001 0
101001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
010011 0
101011 0
111011 0
000111 0
010111 0
101111 0
111111 0

.names lut_$abc$784685$new_new_n240___input_0_0 lut_$abc$784685$new_new_n240___input_0_1 lut_$abc$784685$new_new_n240___input_0_2 lut_$abc$784685$new_new_n240___input_0_3 lut_$abc$784685$new_new_n240___input_0_4 lut_$abc$784685$new_new_n240___output_0_0 
10110 1

.names lut_$abc$784685$new_new_n251___input_0_0 lut_$abc$784685$new_new_n251___input_0_1 lut_$abc$784685$new_new_n251___input_0_2 lut_$abc$784685$new_new_n251___input_0_3 lut_$abc$784685$new_new_n251___input_0_4 lut_$abc$784685$new_new_n251___output_0_0 
00100 1

.names lut_$iopadmap$out[7]_input_0_0 lut_$iopadmap$out[7]_input_0_1 lut_$iopadmap$out[7]_input_0_2 lut_$iopadmap$out[7]_input_0_3 lut_$iopadmap$out[7]_input_0_4 lut_$iopadmap$out[7]_output_0_0 
00000 0
11000 0
10100 0
01100 0
10010 0
01010 0
00110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$784685$new_new_n248___input_0_0 lut_$abc$784685$new_new_n248___input_0_1 lut_$abc$784685$new_new_n248___input_0_2 lut_$abc$784685$new_new_n248___input_0_3 lut_$abc$784685$new_new_n248___input_0_4 lut_$abc$784685$new_new_n248___output_0_0 
10100 0
11100 0
01010 0
11010 0
10110 0
01110 0
00001 0
10001 0
01001 0
11001 0
00101 0
01101 0
00011 0
10011 0
00111 0
11111 0

.names lut_$abc$784685$new_new_n252___input_0_0 lut_$abc$784685$new_new_n252___input_0_1 lut_$abc$784685$new_new_n252___input_0_2 lut_$abc$784685$new_new_n252___input_0_3 lut_$abc$784685$new_new_n252___input_0_4 lut_$abc$784685$new_new_n252___output_0_0 
00010 1

.names lut_$abc$784685$new_new_n134___input_0_0 __vpr__unconn9 lut_$abc$784685$new_new_n134___input_0_2 lut_$abc$784685$new_new_n134___input_0_3 lut_$abc$784685$new_new_n134___input_0_4 lut_$abc$784685$new_new_n134___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in8[7]_clock_0_0 \
    D=dffre_d_in8[7]_input_0_0 \
    E=dffre_d_in8[7]_input_2_0 \
    R=dffre_d_in8[7]_input_1_0 \
    Q=dffre_d_in8[7]_output_0_0

.names lut_$abc$784685$new_new_n250___input_0_0 lut_$abc$784685$new_new_n250___input_0_1 lut_$abc$784685$new_new_n250___input_0_2 lut_$abc$784685$new_new_n250___input_0_3 lut_$abc$784685$new_new_n250___input_0_4 lut_$abc$784685$new_new_n250___input_0_5 lut_$abc$784685$new_new_n250___output_0_0 
110000 0
111000 0
110100 0
001100 0
101100 0
011100 0
110010 0
111010 0
110110 0
001110 0
101110 0
011110 0
110001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
100011 0
010011 0
001011 0
101011 0
011011 0
000111 0
100111 0
010111 0
111111 0

.names lut_$abc$784685$new_new_n253___input_0_0 lut_$abc$784685$new_new_n253___input_0_1 lut_$abc$784685$new_new_n253___input_0_2 lut_$abc$784685$new_new_n253___input_0_3 lut_$abc$784685$new_new_n253___input_0_4 lut_$abc$784685$new_new_n253___input_0_5 lut_$abc$784685$new_new_n253___output_0_0 
100000 0
110000 0
001000 0
011000 0
100100 0
110100 0
001100 0
011100 0
100010 0
110010 0
001010 0
011010 0
000110 0
010110 0
101110 0
111110 0
100001 0
010001 0
001001 0
111001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$784685$new_new_n247___input_0_0 lut_$abc$784685$new_new_n247___input_0_1 lut_$abc$784685$new_new_n247___input_0_2 lut_$abc$784685$new_new_n247___input_0_3 lut_$abc$784685$new_new_n247___input_0_4 lut_$abc$784685$new_new_n247___output_0_0 
01000 1

.names lut_$abc$784685$new_new_n141___input_0_0 lut_$abc$784685$new_new_n141___input_0_1 lut_$abc$784685$new_new_n141___input_0_2 lut_$abc$784685$new_new_n141___input_0_3 lut_$abc$784685$new_new_n141___input_0_4 lut_$abc$784685$new_new_n141___input_0_5 lut_$abc$784685$new_new_n141___output_0_0 
011000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011110 0
111110 0
100001 0
110001 0
101001 0
011001 0
000101 0
010101 0
001101 0
111101 0
000011 0
010011 0
001011 0
111011 0
100111 0
110111 0
101111 0
011111 0

.names lut_$abc$784685$new_new_n147___input_0_0 lut_$abc$784685$new_new_n147___input_0_1 lut_$abc$784685$new_new_n147___input_0_2 lut_$abc$784685$new_new_n147___input_0_3 lut_$abc$784685$new_new_n147___input_0_4 lut_$abc$784685$new_new_n147___output_0_0 
00001 1

.names lut_$abc$784685$new_new_n145___input_0_0 lut_$abc$784685$new_new_n145___input_0_1 lut_$abc$784685$new_new_n145___input_0_2 lut_$abc$784685$new_new_n145___input_0_3 lut_$abc$784685$new_new_n145___input_0_4 lut_$abc$784685$new_new_n145___input_0_5 lut_$abc$784685$new_new_n145___output_0_0 
011000 0
111000 0
011100 0
111100 0
100010 0
110010 0
101010 0
011010 0
100110 0
110110 0
101110 0
011110 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
100011 0
110011 0
101011 0
011011 0
000111 0
010111 0
001111 0
111111 0

.names lut_$abc$784685$new_new_n150___input_0_0 lut_$abc$784685$new_new_n150___input_0_1 lut_$abc$784685$new_new_n150___input_0_2 lut_$abc$784685$new_new_n150___input_0_3 lut_$abc$784685$new_new_n150___input_0_4 lut_$abc$784685$new_new_n150___output_0_0 
10000 1

.names lut_$abc$784685$new_new_n139___input_0_0 lut_$abc$784685$new_new_n139___input_0_1 lut_$abc$784685$new_new_n139___input_0_2 lut_$abc$784685$new_new_n139___input_0_3 lut_$abc$784685$new_new_n139___input_0_4 lut_$abc$784685$new_new_n139___output_0_0 
01000 1

.names lut_$abc$784685$new_new_n140___input_0_0 lut_$abc$784685$new_new_n140___input_0_1 lut_$abc$784685$new_new_n140___input_0_2 lut_$abc$784685$new_new_n140___input_0_3 lut_$abc$784685$new_new_n140___input_0_4 lut_$abc$784685$new_new_n140___output_0_0 
00010 1

.names lut_$abc$784685$new_new_n151___input_0_0 lut_$abc$784685$new_new_n151___input_0_1 lut_$abc$784685$new_new_n151___input_0_2 lut_$abc$784685$new_new_n151___input_0_3 lut_$abc$784685$new_new_n151___input_0_4 lut_$abc$784685$new_new_n151___input_0_5 lut_$abc$784685$new_new_n151___output_0_0 
010000 0
110000 0
001000 0
101000 0
100100 0
010100 0
001100 0
111100 0
010010 0
110010 0
001010 0
101010 0
100110 0
010110 0
001110 0
111110 0
010001 0
110001 0
001001 0
101001 0
100101 0
010101 0
001101 0
111101 0
000011 0
100011 0
011011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$iopadmap$out[6]_input_0_0 lut_$iopadmap$out[6]_input_0_1 lut_$iopadmap$out[6]_input_0_2 lut_$iopadmap$out[6]_input_0_3 lut_$iopadmap$out[6]_input_0_4 lut_$iopadmap$out[6]_input_0_5 lut_$iopadmap$out[6]_output_0_0 
000000 0
010000 0
101000 0
111000 0
100100 0
110100 0
001100 0
011100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
100001 0
110001 0
001001 0
011001 0
000101 0
010101 0
101101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_d_in12[4]_clock_0_0 \
    D=dffre_d_in12[4]_input_0_0 \
    E=dffre_d_in12[4]_input_2_0 \
    R=dffre_d_in12[4]_input_1_0 \
    Q=dffre_d_in12[4]_output_0_0

.subckt dffre \
    C=dffre_d_in12[2]_clock_0_0 \
    D=dffre_d_in12[2]_input_0_0 \
    E=dffre_d_in12[2]_input_2_0 \
    R=dffre_d_in12[2]_input_1_0 \
    Q=dffre_d_in12[2]_output_0_0

.subckt dffre \
    C=dffre_d_in12[1]_clock_0_0 \
    D=dffre_d_in12[1]_input_0_0 \
    E=dffre_d_in12[1]_input_2_0 \
    R=dffre_d_in12[1]_input_1_0 \
    Q=dffre_d_in12[1]_output_0_0

.names lut_$abc$784685$new_new_n166___input_0_0 lut_$abc$784685$new_new_n166___input_0_1 lut_$abc$784685$new_new_n166___input_0_2 lut_$abc$784685$new_new_n166___input_0_3 __vpr__unconn10 lut_$abc$784685$new_new_n166___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
01100 1
00010 1
10010 1
00110 1
11110 1

.names lut_$abc$784685$new_new_n132___input_0_0 lut_$abc$784685$new_new_n132___input_0_1 lut_$abc$784685$new_new_n132___input_0_2 lut_$abc$784685$new_new_n132___input_0_3 __vpr__unconn11 lut_$abc$784685$new_new_n132___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in12[5]_clock_0_0 \
    D=dffre_d_in12[5]_input_0_0 \
    E=dffre_d_in12[5]_input_2_0 \
    R=dffre_d_in12[5]_input_1_0 \
    Q=dffre_d_in12[5]_output_0_0

.names lut_$iopadmap$out[0]_input_0_0 lut_$iopadmap$out[0]_input_0_1 lut_$iopadmap$out[0]_input_0_2 lut_$iopadmap$out[0]_input_0_3 lut_$iopadmap$out[0]_input_0_4 lut_$iopadmap$out[0]_input_0_5 lut_$iopadmap$out[0]_output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$abc$784685$new_new_n170___input_0_0 lut_$abc$784685$new_new_n170___input_0_1 lut_$abc$784685$new_new_n170___input_0_2 lut_$abc$784685$new_new_n170___input_0_3 lut_$abc$784685$new_new_n170___input_0_4 lut_$abc$784685$new_new_n170___input_0_5 lut_$abc$784685$new_new_n170___output_0_0 
011000 0
111000 0
100100 0
110100 0
101100 0
011100 0
011010 0
111010 0
100110 0
110110 0
101110 0
011110 0
011001 0
111001 0
100101 0
110101 0
101101 0
011101 0
000011 0
100011 0
010011 0
110011 0
001011 0
101011 0
000111 0
010111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_d_in8[0]_clock_0_0 \
    D=dffre_d_in8[0]_input_0_0 \
    E=dffre_d_in8[0]_input_2_0 \
    R=dffre_d_in8[0]_input_1_0 \
    Q=dffre_d_in8[0]_output_0_0

.names lut_$abc$784685$new_new_n163___input_0_0 lut_$abc$784685$new_new_n163___input_0_1 lut_$abc$784685$new_new_n163___input_0_2 lut_$abc$784685$new_new_n163___input_0_3 __vpr__unconn12 lut_$abc$784685$new_new_n163___output_0_0 
00000 1
10000 1
01000 1
00100 1
10100 1
01100 1
00010 1
10010 1
01010 1
11110 1

.names lut_$abc$784685$new_new_n171___input_0_0 lut_$abc$784685$new_new_n171___input_0_1 lut_$abc$784685$new_new_n171___input_0_2 lut_$abc$784685$new_new_n171___input_0_3 lut_$abc$784685$new_new_n171___input_0_4 lut_$abc$784685$new_new_n171___input_0_5 lut_$abc$784685$new_new_n171___output_0_0 
110001 1
011001 1
111001 1

.subckt dffre \
    C=dffre_d_in12[0]_clock_0_0 \
    D=dffre_d_in12[0]_input_0_0 \
    E=dffre_d_in12[0]_input_2_0 \
    R=dffre_d_in12[0]_input_1_0 \
    Q=dffre_d_in12[0]_output_0_0

.names lut_$abc$784685$new_new_n173___input_0_0 lut_$abc$784685$new_new_n173___input_0_1 __vpr__unconn13 lut_$abc$784685$new_new_n173___input_0_3 lut_$abc$784685$new_new_n173___input_0_4 lut_$abc$784685$new_new_n173___output_0_0 
00000 1
10000 1
01000 1
11000 1
00010 1
10010 1
00001 1
01001 1
00011 1
11011 1

.names lut_$abc$784685$new_new_n187___input_0_0 lut_$abc$784685$new_new_n187___input_0_1 lut_$abc$784685$new_new_n187___input_0_2 lut_$abc$784685$new_new_n187___input_0_3 lut_$abc$784685$new_new_n187___input_0_4 lut_$abc$784685$new_new_n187___output_0_0 
10000 1

.names lut_$abc$784685$new_new_n143___input_0_0 lut_$abc$784685$new_new_n143___input_0_1 __vpr__unconn14 lut_$abc$784685$new_new_n143___input_0_3 lut_$abc$784685$new_new_n143___input_0_4 lut_$abc$784685$new_new_n143___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n188___input_0_0 lut_$abc$784685$new_new_n188___input_0_1 lut_$abc$784685$new_new_n188___input_0_2 lut_$abc$784685$new_new_n188___input_0_3 lut_$abc$784685$new_new_n188___input_0_4 lut_$abc$784685$new_new_n188___output_0_0 
00100 1

.names lut_$abc$784685$new_new_n186___input_0_0 lut_$abc$784685$new_new_n186___input_0_1 lut_$abc$784685$new_new_n186___input_0_2 lut_$abc$784685$new_new_n186___input_0_3 lut_$abc$784685$new_new_n186___input_0_4 lut_$abc$784685$new_new_n186___input_0_5 lut_$abc$784685$new_new_n186___output_0_0 
000000 0
110000 0
101000 0
011000 0
010100 0
110100 0
001100 0
101100 0
100010 0
010010 0
101010 0
011010 0
000110 0
100110 0
001110 0
101110 0
100001 0
110001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
000011 0
010011 0
001011 0
011011 0

.names lut_$abc$784685$new_new_n189___input_0_0 lut_$abc$784685$new_new_n189___input_0_1 lut_$abc$784685$new_new_n189___input_0_2 lut_$abc$784685$new_new_n189___input_0_3 lut_$abc$784685$new_new_n189___input_0_4 lut_$abc$784685$new_new_n189___output_0_0 
00100 1

.names lut_$abc$784685$new_new_n184___input_0_0 lut_$abc$784685$new_new_n184___input_0_1 lut_$abc$784685$new_new_n184___input_0_2 lut_$abc$784685$new_new_n184___input_0_3 lut_$abc$784685$new_new_n184___input_0_4 lut_$abc$784685$new_new_n184___output_0_0 
00010 1

.names lut_$abc$784685$new_new_n146___input_0_0 lut_$abc$784685$new_new_n146___input_0_1 __vpr__unconn15 lut_$abc$784685$new_new_n146___input_0_3 lut_$abc$784685$new_new_n146___input_0_4 lut_$abc$784685$new_new_n146___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n185___input_0_0 lut_$abc$784685$new_new_n185___input_0_1 lut_$abc$784685$new_new_n185___input_0_2 lut_$abc$784685$new_new_n185___input_0_3 lut_$abc$784685$new_new_n185___input_0_4 lut_$abc$784685$new_new_n185___output_0_0 
00100 1

.names lut_$abc$784685$new_new_n190___input_0_0 lut_$abc$784685$new_new_n190___input_0_1 lut_$abc$784685$new_new_n190___input_0_2 lut_$abc$784685$new_new_n190___input_0_3 lut_$abc$784685$new_new_n190___input_0_4 lut_$abc$784685$new_new_n190___input_0_5 lut_$abc$784685$new_new_n190___output_0_0 
000000 0
110000 0
101000 0
011000 0
010100 0
110100 0
001100 0
101100 0
100010 0
010010 0
101010 0
011010 0
000110 0
100110 0
001110 0
101110 0
100001 0
110001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
000011 0
010011 0
001011 0
011011 0

.names lut_$iopadmap$out[4]_input_0_0 lut_$iopadmap$out[4]_input_0_1 lut_$iopadmap$out[4]_input_0_2 lut_$iopadmap$out[4]_input_0_3 lut_$iopadmap$out[4]_input_0_4 lut_$iopadmap$out[4]_input_0_5 lut_$iopadmap$out[4]_output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$784685$new_new_n203___input_0_0 lut_$abc$784685$new_new_n203___input_0_1 lut_$abc$784685$new_new_n203___input_0_2 lut_$abc$784685$new_new_n203___input_0_3 lut_$abc$784685$new_new_n203___input_0_4 lut_$abc$784685$new_new_n203___output_0_0 
00100 1

.names __vpr__unconn16 lut_$abc$784685$new_new_n149___input_0_1 lut_$abc$784685$new_new_n149___input_0_2 lut_$abc$784685$new_new_n149___input_0_3 lut_$abc$784685$new_new_n149___input_0_4 lut_$abc$784685$new_new_n149___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n204___input_0_0 lut_$abc$784685$new_new_n204___input_0_1 lut_$abc$784685$new_new_n204___input_0_2 lut_$abc$784685$new_new_n204___input_0_3 lut_$abc$784685$new_new_n204___input_0_4 lut_$abc$784685$new_new_n204___output_0_0 
10000 1

.names lut_$abc$784685$new_new_n202___input_0_0 lut_$abc$784685$new_new_n202___input_0_1 lut_$abc$784685$new_new_n202___input_0_2 lut_$abc$784685$new_new_n202___input_0_3 lut_$abc$784685$new_new_n202___input_0_4 lut_$abc$784685$new_new_n202___input_0_5 lut_$abc$784685$new_new_n202___output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
110100 0
001100 0
011100 0
010010 0
110010 0
001010 0
101010 0
000110 0
100110 0
010110 0
110110 0
100001 0
010001 0
101001 0
011001 0
000101 0
010101 0
001101 0
011101 0
000011 0
100011 0
001011 0
101011 0

.names lut_$abc$784685$new_new_n205___input_0_0 lut_$abc$784685$new_new_n205___input_0_1 lut_$abc$784685$new_new_n205___input_0_2 lut_$abc$784685$new_new_n205___input_0_3 lut_$abc$784685$new_new_n205___input_0_4 lut_$abc$784685$new_new_n205___output_0_0 
01000 1

.names lut_$abc$784685$new_new_n200___input_0_0 lut_$abc$784685$new_new_n200___input_0_1 lut_$abc$784685$new_new_n200___input_0_2 lut_$abc$784685$new_new_n200___input_0_3 lut_$abc$784685$new_new_n200___input_0_4 lut_$abc$784685$new_new_n200___output_0_0 
00010 1

.names lut_$abc$784685$new_new_n201___input_0_0 lut_$abc$784685$new_new_n201___input_0_1 lut_$abc$784685$new_new_n201___input_0_2 lut_$abc$784685$new_new_n201___input_0_3 lut_$abc$784685$new_new_n201___input_0_4 lut_$abc$784685$new_new_n201___output_0_0 
00001 1

.names lut_$abc$784685$new_new_n206___input_0_0 lut_$abc$784685$new_new_n206___input_0_1 lut_$abc$784685$new_new_n206___input_0_2 lut_$abc$784685$new_new_n206___input_0_3 lut_$abc$784685$new_new_n206___input_0_4 lut_$abc$784685$new_new_n206___input_0_5 lut_$abc$784685$new_new_n206___output_0_0 
000000 0
110000 0
101000 0
011000 0
010100 0
110100 0
001100 0
101100 0
100010 0
010010 0
101010 0
011010 0
000110 0
100110 0
001110 0
101110 0
100001 0
110001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
000011 0
010011 0
001011 0
011011 0

.names lut_$iopadmap$out[5]_input_0_0 lut_$iopadmap$out[5]_input_0_1 lut_$iopadmap$out[5]_input_0_2 lut_$iopadmap$out[5]_input_0_3 lut_$iopadmap$out[5]_input_0_4 lut_$iopadmap$out[5]_input_0_5 lut_$iopadmap$out[5]_output_0_0 
100000 0
010000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
011111 0

.names lut_$abc$784685$new_new_n256___input_0_0 lut_$abc$784685$new_new_n256___input_0_1 lut_$abc$784685$new_new_n256___input_0_2 lut_$abc$784685$new_new_n256___input_0_3 lut_$abc$784685$new_new_n256___input_0_4 lut_$abc$784685$new_new_n256___input_0_5 lut_$abc$784685$new_new_n256___output_0_0 
011000 0
111000 0
011100 0
111100 0
011010 0
111010 0
000110 0
100110 0
010110 0
110110 0
001110 0
101110 0
100001 0
110001 0
101001 0
011001 0
100101 0
110101 0
101101 0
011101 0
100011 0
110011 0
101011 0
011011 0
000111 0
010111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_d_in5[1]_clock_0_0 \
    D=dffre_d_in5[1]_input_0_0 \
    E=dffre_d_in5[1]_input_2_0 \
    R=dffre_d_in5[1]_input_1_0 \
    Q=dffre_d_in5[1]_output_0_0

.names lut_$abc$784685$new_new_n258___input_0_0 lut_$abc$784685$new_new_n258___input_0_1 lut_$abc$784685$new_new_n258___input_0_2 __vpr__unconn17 lut_$abc$784685$new_new_n258___input_0_4 lut_$abc$784685$new_new_n258___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
00001 1
01001 1
00101 1
11101 1

.names lut_$abc$784685$new_new_n259___input_0_0 lut_$abc$784685$new_new_n259___input_0_1 lut_$abc$784685$new_new_n259___input_0_2 lut_$abc$784685$new_new_n259___input_0_3 lut_$abc$784685$new_new_n259___input_0_4 lut_$abc$784685$new_new_n259___input_0_5 lut_$abc$784685$new_new_n259___output_0_0 
011000 0
111000 0
011100 0
111100 0
100010 0
110010 0
101010 0
011010 0
100110 0
110110 0
101110 0
011110 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
100011 0
110011 0
101011 0
011011 0
000111 0
010111 0
001111 0
111111 0

.names lut_$abc$784685$new_new_n260___input_0_0 lut_$abc$784685$new_new_n260___input_0_1 __vpr__unconn18 lut_$abc$784685$new_new_n260___input_0_3 lut_$abc$784685$new_new_n260___input_0_4 lut_$abc$784685$new_new_n260___output_0_0 
00000 1
10000 1
01000 1
11000 1
00010 1
10010 1
00001 1
01001 1
00011 1
11011 1

.subckt dffre \
    C=dffre_d_in8[1]_clock_0_0 \
    D=dffre_d_in8[1]_input_0_0 \
    E=dffre_d_in8[1]_input_2_0 \
    R=dffre_d_in8[1]_input_1_0 \
    Q=dffre_d_in8[1]_output_0_0

.subckt dffre \
    C=dffre_d_in1[1]_clock_0_0 \
    D=dffre_d_in1[1]_input_0_0 \
    E=dffre_d_in1[1]_input_2_0 \
    R=dffre_d_in1[1]_input_1_0 \
    Q=dffre_d_in1[1]_output_0_0

.subckt dffre \
    C=dffre_d_in7[1]_clock_0_0 \
    D=dffre_d_in7[1]_input_0_0 \
    E=dffre_d_in7[1]_input_2_0 \
    R=dffre_d_in7[1]_input_1_0 \
    Q=dffre_d_in7[1]_output_0_0

.names lut_$abc$784685$new_new_n255___input_0_0 lut_$abc$784685$new_new_n255___input_0_1 lut_$abc$784685$new_new_n255___input_0_2 lut_$abc$784685$new_new_n255___input_0_3 lut_$abc$784685$new_new_n255___input_0_4 lut_$abc$784685$new_new_n255___input_0_5 lut_$abc$784685$new_new_n255___output_0_0 
001100 0
101100 0
011100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
110110 0
001110 0
011110 0
010001 0
110001 0
011001 0
111001 0
010101 0
110101 0
001101 0
101101 0
100011 0
010011 0
101011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$iopadmap$out[1]_input_0_0 lut_$iopadmap$out[1]_input_0_1 lut_$iopadmap$out[1]_input_0_2 lut_$iopadmap$out[1]_input_0_3 lut_$iopadmap$out[1]_input_0_4 lut_$iopadmap$out[1]_input_0_5 lut_$iopadmap$out[1]_output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
010100 0
001100 0
111100 0
100010 0
010010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
100001 0
010001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
000011 0
110011 0
101011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$abc$784685$new_new_n257___input_0_0 lut_$abc$784685$new_new_n257___input_0_1 lut_$abc$784685$new_new_n257___input_0_2 __vpr__unconn19 lut_$abc$784685$new_new_n257___input_0_4 lut_$abc$784685$new_new_n257___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
01100 1
00001 1
10001 1
00101 1
11101 1

.subckt dffre \
    C=dffre_d_in2[1]_clock_0_0 \
    D=dffre_d_in2[1]_input_0_0 \
    E=dffre_d_in2[1]_input_2_0 \
    R=dffre_d_in2[1]_input_1_0 \
    Q=dffre_d_in2[1]_output_0_0

.names lut_$abc$784685$new_new_n213___input_0_0 lut_$abc$784685$new_new_n213___input_0_1 lut_$abc$784685$new_new_n213___input_0_2 lut_$abc$784685$new_new_n213___input_0_3 lut_$abc$784685$new_new_n213___input_0_4 lut_$abc$784685$new_new_n213___output_0_0 
11010 1

.subckt dffre \
    C=dffre_d_in0[4]_clock_0_0 \
    D=dffre_d_in0[4]_input_0_0 \
    E=dffre_d_in0[4]_input_2_0 \
    R=dffre_d_in0[4]_input_1_0 \
    Q=dffre_d_in0[4]_output_0_0

.subckt dffre \
    C=dffre_d_in0[5]_clock_0_0 \
    D=dffre_d_in0[5]_input_0_0 \
    E=dffre_d_in0[5]_input_2_0 \
    R=dffre_d_in0[5]_input_1_0 \
    Q=dffre_d_in0[5]_output_0_0

.subckt dffre \
    C=dffre_d_in0[6]_clock_0_0 \
    D=dffre_d_in0[6]_input_0_0 \
    E=dffre_d_in0[6]_input_2_0 \
    R=dffre_d_in0[6]_input_1_0 \
    Q=dffre_d_in0[6]_output_0_0

.subckt dffre \
    C=dffre_d_in0[7]_clock_0_0 \
    D=dffre_d_in0[7]_input_0_0 \
    E=dffre_d_in0[7]_input_2_0 \
    R=dffre_d_in0[7]_input_1_0 \
    Q=dffre_d_in0[7]_output_0_0

.names lut_$abc$784685$new_new_n232___input_0_0 lut_$abc$784685$new_new_n232___input_0_1 lut_$abc$784685$new_new_n232___input_0_2 lut_$abc$784685$new_new_n232___input_0_3 lut_$abc$784685$new_new_n232___input_0_4 lut_$abc$784685$new_new_n232___output_0_0 
10110 1

.names lut_$abc$784685$new_new_n177___input_0_0 lut_$abc$784685$new_new_n177___input_0_1 lut_$abc$784685$new_new_n177___input_0_2 lut_$abc$784685$new_new_n177___input_0_3 lut_$abc$784685$new_new_n177___input_0_4 lut_$abc$784685$new_new_n177___output_0_0 
10000 0
01000 0
10100 0
01100 0
00010 0
10010 0
00110 0
10110 0
10001 0
01001 0
00101 0
01101 0
00011 0
10011 0

.subckt dffre \
    C=dffre_d_in0[2]_clock_0_0 \
    D=dffre_d_in0[2]_input_0_0 \
    E=dffre_d_in0[2]_input_2_0 \
    R=dffre_d_in0[2]_input_1_0 \
    Q=dffre_d_in0[2]_output_0_0

.subckt dffre \
    C=dffre_d_in2[4]_clock_0_0 \
    D=dffre_d_in2[4]_input_0_0 \
    E=dffre_d_in2[4]_input_2_0 \
    R=dffre_d_in2[4]_input_1_0 \
    Q=dffre_d_in2[4]_output_0_0

.names lut_$abc$784685$new_new_n157___input_0_0 lut_$abc$784685$new_new_n157___input_0_1 lut_$abc$784685$new_new_n157___input_0_2 lut_$abc$784685$new_new_n157___input_0_3 lut_$abc$784685$new_new_n157___input_0_4 lut_$abc$784685$new_new_n157___input_0_5 lut_$abc$784685$new_new_n157___output_0_0 
100101 1
100011 1
100111 1

.names lut_$abc$784685$new_new_n176___input_0_0 lut_$abc$784685$new_new_n176___input_0_1 lut_$abc$784685$new_new_n176___input_0_2 lut_$abc$784685$new_new_n176___input_0_3 lut_$abc$784685$new_new_n176___input_0_4 lut_$abc$784685$new_new_n176___output_0_0 
10000 1

.names lut_$abc$784685$new_new_n231___input_0_0 lut_$abc$784685$new_new_n231___input_0_1 lut_$abc$784685$new_new_n231___input_0_2 lut_$abc$784685$new_new_n231___input_0_3 lut_$abc$784685$new_new_n231___input_0_4 lut_$abc$784685$new_new_n231___output_0_0 
01000 0
11000 0
00100 0
10100 0
10010 0
01010 0
00110 0
11110 0
00001 0
10001 0
01101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.subckt dffre \
    C=dffre_d_in10[4]_clock_0_0 \
    D=dffre_d_in10[4]_input_0_0 \
    E=dffre_d_in10[4]_input_2_0 \
    R=dffre_d_in10[4]_input_1_0 \
    Q=dffre_d_in10[4]_output_0_0

.subckt dffre \
    C=dffre_d_in10[5]_clock_0_0 \
    D=dffre_d_in10[5]_input_0_0 \
    E=dffre_d_in10[5]_input_2_0 \
    R=dffre_d_in10[5]_input_1_0 \
    Q=dffre_d_in10[5]_output_0_0

.names lut_$abc$784685$new_new_n228___input_0_0 lut_$abc$784685$new_new_n228___input_0_1 lut_$abc$784685$new_new_n228___input_0_2 lut_$abc$784685$new_new_n228___input_0_3 lut_$abc$784685$new_new_n228___input_0_4 lut_$abc$784685$new_new_n228___output_0_0 
00111 1

.names lut_$abc$784685$new_new_n229___input_0_0 lut_$abc$784685$new_new_n229___input_0_1 lut_$abc$784685$new_new_n229___input_0_2 lut_$abc$784685$new_new_n229___input_0_3 lut_$abc$784685$new_new_n229___input_0_4 lut_$abc$784685$new_new_n229___output_0_0 
11001 1

.names lut_$abc$784685$new_new_n210___input_0_0 lut_$abc$784685$new_new_n210___input_0_1 lut_$abc$784685$new_new_n210___input_0_2 lut_$abc$784685$new_new_n210___input_0_3 lut_$abc$784685$new_new_n210___input_0_4 lut_$abc$784685$new_new_n210___output_0_0 
01110 1

.names lut_$abc$784685$new_new_n212___input_0_0 lut_$abc$784685$new_new_n212___input_0_1 lut_$abc$784685$new_new_n212___input_0_2 lut_$abc$784685$new_new_n212___input_0_3 lut_$abc$784685$new_new_n212___input_0_4 lut_$abc$784685$new_new_n212___output_0_0 
01000 0
11000 0
00100 0
10100 0
00010 0
10010 0
01110 0
11110 0
10001 0
01001 0
00101 0
11101 0
00011 0
11011 0
10111 0
01111 0

.names lut_$abc$784685$new_new_n169___input_0_0 lut_$abc$784685$new_new_n169___input_0_1 lut_$abc$784685$new_new_n169___input_0_2 lut_$abc$784685$new_new_n169___input_0_3 lut_$abc$784685$new_new_n169___input_0_4 lut_$abc$784685$new_new_n169___input_0_5 lut_$abc$784685$new_new_n169___output_0_0 
111000 1
110001 1
111001 1

.names lut_$abc$784685$new_new_n230___input_0_0 lut_$abc$784685$new_new_n230___input_0_1 lut_$abc$784685$new_new_n230___input_0_2 lut_$abc$784685$new_new_n230___input_0_3 lut_$abc$784685$new_new_n230___input_0_4 lut_$abc$784685$new_new_n230___output_0_0 
01011 1

.subckt dffre \
    C=dffre_d_in4[7]_clock_0_0 \
    D=dffre_d_in4[7]_input_0_0 \
    E=dffre_d_in4[7]_input_2_0 \
    R=dffre_d_in4[7]_input_1_0 \
    Q=dffre_d_in4[7]_output_0_0

.subckt dffre \
    C=dffre_d_in4[5]_clock_0_0 \
    D=dffre_d_in4[5]_input_0_0 \
    E=dffre_d_in4[5]_input_2_0 \
    R=dffre_d_in4[5]_input_1_0 \
    Q=dffre_d_in4[5]_output_0_0

.subckt dffre \
    C=dffre_d_in4[3]_clock_0_0 \
    D=dffre_d_in4[3]_input_0_0 \
    E=dffre_d_in4[3]_input_2_0 \
    R=dffre_d_in4[3]_input_1_0 \
    Q=dffre_d_in4[3]_output_0_0

.subckt dffre \
    C=dffre_d_in4[6]_clock_0_0 \
    D=dffre_d_in4[6]_input_0_0 \
    E=dffre_d_in4[6]_input_2_0 \
    R=dffre_d_in4[6]_input_1_0 \
    Q=dffre_d_in4[6]_output_0_0

.names lut_$abc$784685$new_new_n181___input_0_0 lut_$abc$784685$new_new_n181___input_0_1 lut_$abc$784685$new_new_n181___input_0_2 lut_$abc$784685$new_new_n181___input_0_3 lut_$abc$784685$new_new_n181___input_0_4 lut_$abc$784685$new_new_n181___input_0_5 lut_$abc$784685$new_new_n181___output_0_0 
000000 0
110000 0
101000 0
011000 0
010100 0
110100 0
001100 0
101100 0
100010 0
010010 0
101010 0
011010 0
000110 0
100110 0
001110 0
101110 0
100001 0
110001 0
001001 0
011001 0
000101 0
100101 0
010101 0
110101 0
000011 0
010011 0
001011 0
011011 0

.subckt dffre \
    C=dffre_d_in4[4]_clock_0_0 \
    D=dffre_d_in4[4]_input_0_0 \
    E=dffre_d_in4[4]_input_2_0 \
    R=dffre_d_in4[4]_input_1_0 \
    Q=dffre_d_in4[4]_output_0_0

.names lut_$abc$784685$new_new_n218___input_0_0 lut_$abc$784685$new_new_n218___input_0_1 lut_$abc$784685$new_new_n218___input_0_2 lut_$abc$784685$new_new_n218___input_0_3 __vpr__unconn20 lut_$abc$784685$new_new_n218___output_0_0 
10100 1

.names lut_$abc$784685$new_new_n136___input_0_0 __vpr__unconn21 lut_$abc$784685$new_new_n136___input_0_2 lut_$abc$784685$new_new_n136___input_0_3 lut_$abc$784685$new_new_n136___input_0_4 lut_$abc$784685$new_new_n136___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n180___input_0_0 lut_$abc$784685$new_new_n180___input_0_1 lut_$abc$784685$new_new_n180___input_0_2 lut_$abc$784685$new_new_n180___input_0_3 lut_$abc$784685$new_new_n180___input_0_4 lut_$abc$784685$new_new_n180___output_0_0 
01000 1

.subckt dffre \
    C=dffre_d_in4[2]_clock_0_0 \
    D=dffre_d_in4[2]_input_0_0 \
    E=dffre_d_in4[2]_input_2_0 \
    R=dffre_d_in4[2]_input_1_0 \
    Q=dffre_d_in4[2]_output_0_0

.subckt dffre \
    C=dffre_d_in4[0]_clock_0_0 \
    D=dffre_d_in4[0]_input_0_0 \
    E=dffre_d_in4[0]_input_2_0 \
    R=dffre_d_in4[0]_input_1_0 \
    Q=dffre_d_in4[0]_output_0_0

.names lut_$abc$784685$new_new_n165___input_0_0 lut_$abc$784685$new_new_n165___input_0_1 lut_$abc$784685$new_new_n165___input_0_2 lut_$abc$784685$new_new_n165___input_0_3 lut_$abc$784685$new_new_n165___input_0_4 lut_$abc$784685$new_new_n165___input_0_5 lut_$abc$784685$new_new_n165___output_0_0 
101001 1
001011 1
101011 1

.names lut_$abc$784685$new_new_n137___input_0_0 lut_$abc$784685$new_new_n137___input_0_1 __vpr__unconn22 lut_$abc$784685$new_new_n137___input_0_3 lut_$abc$784685$new_new_n137___input_0_4 lut_$abc$784685$new_new_n137___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n179___input_0_0 lut_$abc$784685$new_new_n179___input_0_1 lut_$abc$784685$new_new_n179___input_0_2 lut_$abc$784685$new_new_n179___input_0_3 lut_$abc$784685$new_new_n179___input_0_4 lut_$abc$784685$new_new_n179___output_0_0 
00100 1

.subckt dffre \
    C=dffre_d_in11[7]_clock_0_0 \
    D=dffre_d_in11[7]_input_0_0 \
    E=dffre_d_in11[7]_input_2_0 \
    R=dffre_d_in11[7]_input_1_0 \
    Q=dffre_d_in11[7]_output_0_0

.subckt dffre \
    C=dffre_d_in11[5]_clock_0_0 \
    D=dffre_d_in11[5]_input_0_0 \
    E=dffre_d_in11[5]_input_2_0 \
    R=dffre_d_in11[5]_input_1_0 \
    Q=dffre_d_in11[5]_output_0_0

.names lut_$abc$784685$new_new_n235___input_0_0 lut_$abc$784685$new_new_n235___input_0_1 lut_$abc$784685$new_new_n235___input_0_2 lut_$abc$784685$new_new_n235___input_0_3 lut_$abc$784685$new_new_n235___input_0_4 lut_$abc$784685$new_new_n235___output_0_0 
01011 1

.subckt dffre \
    C=dffre_d_in11[2]_clock_0_0 \
    D=dffre_d_in11[2]_input_0_0 \
    E=dffre_d_in11[2]_input_2_0 \
    R=dffre_d_in11[2]_input_1_0 \
    Q=dffre_d_in11[2]_output_0_0

.subckt dffre \
    C=dffre_d_in11[3]_clock_0_0 \
    D=dffre_d_in11[3]_input_0_0 \
    E=dffre_d_in11[3]_input_2_0 \
    R=dffre_d_in11[3]_input_1_0 \
    Q=dffre_d_in11[3]_output_0_0

.subckt dffre \
    C=dffre_d_in11[6]_clock_0_0 \
    D=dffre_d_in11[6]_input_0_0 \
    E=dffre_d_in11[6]_input_2_0 \
    R=dffre_d_in11[6]_input_1_0 \
    Q=dffre_d_in11[6]_output_0_0

.subckt dffre \
    C=dffre_d_in11[4]_clock_0_0 \
    D=dffre_d_in11[4]_input_0_0 \
    E=dffre_d_in11[4]_input_2_0 \
    R=dffre_d_in11[4]_input_1_0 \
    Q=dffre_d_in11[4]_output_0_0

.subckt dffre \
    C=dffre_d_in11[0]_clock_0_0 \
    D=dffre_d_in11[0]_input_0_0 \
    E=dffre_d_in11[0]_input_2_0 \
    R=dffre_d_in11[0]_input_1_0 \
    Q=dffre_d_in11[0]_output_0_0

.subckt dffre \
    C=dffre_d_in11[1]_clock_0_0 \
    D=dffre_d_in11[1]_input_0_0 \
    E=dffre_d_in11[1]_input_2_0 \
    R=dffre_d_in11[1]_input_1_0 \
    Q=dffre_d_in11[1]_output_0_0

.names lut_$abc$784685$new_new_n199___input_0_0 lut_$abc$784685$new_new_n199___input_0_1 lut_$abc$784685$new_new_n199___input_0_2 lut_$abc$784685$new_new_n199___input_0_3 lut_$abc$784685$new_new_n199___input_0_4 lut_$abc$784685$new_new_n199___output_0_0 
00001 1

.names lut_$abc$784685$new_new_n167___input_0_0 lut_$abc$784685$new_new_n167___input_0_1 lut_$abc$784685$new_new_n167___input_0_2 lut_$abc$784685$new_new_n167___input_0_3 lut_$abc$784685$new_new_n167___input_0_4 lut_$abc$784685$new_new_n167___input_0_5 lut_$abc$784685$new_new_n167___output_0_0 
010110 1
000111 1
010111 1

.names lut_$abc$784685$new_new_n217___input_0_0 lut_$abc$784685$new_new_n217___input_0_1 lut_$abc$784685$new_new_n217___input_0_2 lut_$abc$784685$new_new_n217___input_0_3 lut_$abc$784685$new_new_n217___input_0_4 lut_$abc$784685$new_new_n217___output_0_0 
01011 1

.subckt dffre \
    C=dffre_d_in7[6]_clock_0_0 \
    D=dffre_d_in7[6]_input_0_0 \
    E=dffre_d_in7[6]_input_2_0 \
    R=dffre_d_in7[6]_input_1_0 \
    Q=dffre_d_in7[6]_output_0_0

.subckt dffre \
    C=dffre_d_in7[5]_clock_0_0 \
    D=dffre_d_in7[5]_input_0_0 \
    E=dffre_d_in7[5]_input_2_0 \
    R=dffre_d_in7[5]_input_1_0 \
    Q=dffre_d_in7[5]_output_0_0

.names lut_$abc$784685$new_new_n239___input_0_0 lut_$abc$784685$new_new_n239___input_0_1 lut_$abc$784685$new_new_n239___input_0_2 lut_$abc$784685$new_new_n239___input_0_3 lut_$abc$784685$new_new_n239___input_0_4 lut_$abc$784685$new_new_n239___output_0_0 
11010 1

.subckt dffre \
    C=dffre_d_in7[3]_clock_0_0 \
    D=dffre_d_in7[3]_input_0_0 \
    E=dffre_d_in7[3]_input_2_0 \
    R=dffre_d_in7[3]_input_1_0 \
    Q=dffre_d_in7[3]_output_0_0

.subckt dffre \
    C=dffre_d_in7[2]_clock_0_0 \
    D=dffre_d_in7[2]_input_0_0 \
    E=dffre_d_in7[2]_input_2_0 \
    R=dffre_d_in7[2]_input_1_0 \
    Q=dffre_d_in7[2]_output_0_0

.subckt dffre \
    C=dffre_d_in7[7]_clock_0_0 \
    D=dffre_d_in7[7]_input_0_0 \
    E=dffre_d_in7[7]_input_2_0 \
    R=dffre_d_in7[7]_input_1_0 \
    Q=dffre_d_in7[7]_output_0_0

.subckt dffre \
    C=dffre_d_in7[4]_clock_0_0 \
    D=dffre_d_in7[4]_input_0_0 \
    E=dffre_d_in7[4]_input_2_0 \
    R=dffre_d_in7[4]_input_1_0 \
    Q=dffre_d_in7[4]_output_0_0

.names lut_$abc$784685$new_new_n223___input_0_0 lut_$abc$784685$new_new_n223___input_0_1 lut_$abc$784685$new_new_n223___input_0_2 lut_$abc$784685$new_new_n223___input_0_3 lut_$abc$784685$new_new_n223___input_0_4 lut_$abc$784685$new_new_n223___output_0_0 
01011 1

.names lut_$abc$784685$new_new_n133___input_0_0 lut_$abc$784685$new_new_n133___input_0_1 lut_$abc$784685$new_new_n133___input_0_2 __vpr__unconn23 lut_$abc$784685$new_new_n133___input_0_4 lut_$abc$784685$new_new_n133___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in7[0]_clock_0_0 \
    D=dffre_d_in7[0]_input_0_0 \
    E=dffre_d_in7[0]_input_2_0 \
    R=dffre_d_in7[0]_input_1_0 \
    Q=dffre_d_in7[0]_output_0_0

.names lut_$abc$784685$new_new_n154___input_0_0 lut_$abc$784685$new_new_n154___input_0_1 lut_$abc$784685$new_new_n154___input_0_2 lut_$abc$784685$new_new_n154___input_0_3 lut_$abc$784685$new_new_n154___input_0_4 lut_$abc$784685$new_new_n154___input_0_5 lut_$abc$784685$new_new_n154___output_0_0 
011010 1
001110 1
011110 1

.names lut_$abc$784685$new_new_n182___input_0_0 lut_$abc$784685$new_new_n182___input_0_1 lut_$abc$784685$new_new_n182___input_0_2 lut_$abc$784685$new_new_n182___input_0_3 lut_$abc$784685$new_new_n182___input_0_4 lut_$abc$784685$new_new_n182___input_0_5 lut_$abc$784685$new_new_n182___output_0_0 
010000 0
110000 0
011000 0
111000 0
010100 0
110100 0
001100 0
101100 0
100010 0
010010 0
110010 0
101010 0
011010 0
111010 0
100110 0
010110 0
110110 0
001110 0
000001 0
100001 0
001001 0
101001 0
000101 0
100101 0
001101 0
101101 0
000011 0
001011 0
000111 0
001111 0

.subckt dffre \
    C=dffre_d_in6[4]_clock_0_0 \
    D=dffre_d_in6[4]_input_0_0 \
    E=dffre_d_in6[4]_input_2_0 \
    R=dffre_d_in6[4]_input_1_0 \
    Q=dffre_d_in6[4]_output_0_0

.subckt dffre \
    C=dffre_d_in6[2]_clock_0_0 \
    D=dffre_d_in6[2]_input_0_0 \
    E=dffre_d_in6[2]_input_2_0 \
    R=dffre_d_in6[2]_input_1_0 \
    Q=dffre_d_in6[2]_output_0_0

.names lut_$abc$784685$new_new_n211___input_0_0 lut_$abc$784685$new_new_n211___input_0_1 lut_$abc$784685$new_new_n211___input_0_2 lut_$abc$784685$new_new_n211___input_0_3 lut_$abc$784685$new_new_n211___input_0_4 lut_$abc$784685$new_new_n211___output_0_0 
10011 1

.subckt dffre \
    C=dffre_d_in6[6]_clock_0_0 \
    D=dffre_d_in6[6]_input_0_0 \
    E=dffre_d_in6[6]_input_2_0 \
    R=dffre_d_in6[6]_input_1_0 \
    Q=dffre_d_in6[6]_output_0_0

.subckt dffre \
    C=dffre_d_in6[3]_clock_0_0 \
    D=dffre_d_in6[3]_input_0_0 \
    E=dffre_d_in6[3]_input_2_0 \
    R=dffre_d_in6[3]_input_1_0 \
    Q=dffre_d_in6[3]_output_0_0

.subckt dffre \
    C=dffre_d_in6[7]_clock_0_0 \
    D=dffre_d_in6[7]_input_0_0 \
    E=dffre_d_in6[7]_input_2_0 \
    R=dffre_d_in6[7]_input_1_0 \
    Q=dffre_d_in6[7]_output_0_0

.subckt dffre \
    C=dffre_d_in6[5]_clock_0_0 \
    D=dffre_d_in6[5]_input_0_0 \
    E=dffre_d_in6[5]_input_2_0 \
    R=dffre_d_in6[5]_input_1_0 \
    Q=dffre_d_in6[5]_output_0_0

.names lut_$abc$784685$new_new_n142___input_0_0 __vpr__unconn24 lut_$abc$784685$new_new_n142___input_0_2 lut_$abc$784685$new_new_n142___input_0_3 lut_$abc$784685$new_new_n142___input_0_4 lut_$abc$784685$new_new_n142___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n244___input_0_0 lut_$abc$784685$new_new_n244___input_0_1 lut_$abc$784685$new_new_n244___input_0_2 lut_$abc$784685$new_new_n244___input_0_3 lut_$abc$784685$new_new_n244___input_0_4 lut_$abc$784685$new_new_n244___output_0_0 
01000 1

.names lut_$abc$784685$new_new_n245___input_0_0 lut_$abc$784685$new_new_n245___input_0_1 lut_$abc$784685$new_new_n245___input_0_2 lut_$abc$784685$new_new_n245___input_0_3 lut_$abc$784685$new_new_n245___input_0_4 lut_$abc$784685$new_new_n245___output_0_0 
01000 1

.names lut_$abc$784685$new_new_n172___input_0_0 lut_$abc$784685$new_new_n172___input_0_1 lut_$abc$784685$new_new_n172___input_0_2 lut_$abc$784685$new_new_n172___input_0_3 lut_$abc$784685$new_new_n172___input_0_4 lut_$abc$784685$new_new_n172___input_0_5 lut_$abc$784685$new_new_n172___output_0_0 
100101 1
010101 1
110101 1

.names lut_$abc$784685$new_new_n246___input_0_0 lut_$abc$784685$new_new_n246___input_0_1 lut_$abc$784685$new_new_n246___input_0_2 lut_$abc$784685$new_new_n246___input_0_3 lut_$abc$784685$new_new_n246___input_0_4 lut_$abc$784685$new_new_n246___input_0_5 lut_$abc$784685$new_new_n246___output_0_0 
100000 0
110000 0
101000 0
011000 0
000100 0
010100 0
001100 0
111100 0
100010 0
110010 0
101010 0
011010 0
000110 0
010110 0
001110 0
111110 0
100001 0
110001 0
101001 0
011001 0
000101 0
010101 0
001101 0
111101 0
000011 0
010011 0
001011 0
111011 0
100111 0
110111 0
101111 0
011111 0

.subckt dffre \
    C=dffre_d_in1[4]_clock_0_0 \
    D=dffre_d_in1[4]_input_0_0 \
    E=dffre_d_in1[4]_input_2_0 \
    R=dffre_d_in1[4]_input_1_0 \
    Q=dffre_d_in1[4]_output_0_0

.subckt dffre \
    C=dffre_d_in1[5]_clock_0_0 \
    D=dffre_d_in1[5]_input_0_0 \
    E=dffre_d_in1[5]_input_2_0 \
    R=dffre_d_in1[5]_input_1_0 \
    Q=dffre_d_in1[5]_output_0_0

.names lut_$abc$784685$new_new_n233___input_0_0 lut_$abc$784685$new_new_n233___input_0_1 lut_$abc$784685$new_new_n233___input_0_2 lut_$abc$784685$new_new_n233___input_0_3 lut_$abc$784685$new_new_n233___input_0_4 lut_$abc$784685$new_new_n233___output_0_0 
10011 1

.names lut_$abc$784685$new_new_n153___input_0_0 lut_$abc$784685$new_new_n153___input_0_1 lut_$abc$784685$new_new_n153___input_0_2 lut_$abc$784685$new_new_n153___input_0_3 lut_$abc$784685$new_new_n153___input_0_4 lut_$abc$784685$new_new_n153___input_0_5 lut_$abc$784685$new_new_n153___output_0_0 
110100 1
110010 1
110110 1

.subckt dffre \
    C=dffre_d_in1[6]_clock_0_0 \
    D=dffre_d_in1[6]_input_0_0 \
    E=dffre_d_in1[6]_input_2_0 \
    R=dffre_d_in1[6]_input_1_0 \
    Q=dffre_d_in1[6]_output_0_0

.subckt dffre \
    C=dffre_d_in12[6]_clock_0_0 \
    D=dffre_d_in12[6]_input_0_0 \
    E=dffre_d_in12[6]_input_2_0 \
    R=dffre_d_in12[6]_input_1_0 \
    Q=dffre_d_in12[6]_output_0_0

.subckt dffre \
    C=dffre_d_in1[0]_clock_0_0 \
    D=dffre_d_in1[0]_input_0_0 \
    E=dffre_d_in1[0]_input_2_0 \
    R=dffre_d_in1[0]_input_1_0 \
    Q=dffre_d_in1[0]_output_0_0

.subckt dffre \
    C=dffre_d_in1[2]_clock_0_0 \
    D=dffre_d_in1[2]_input_0_0 \
    E=dffre_d_in1[2]_input_2_0 \
    R=dffre_d_in1[2]_input_1_0 \
    Q=dffre_d_in1[2]_output_0_0

.names lut_$abc$784685$new_new_n156___input_0_0 lut_$abc$784685$new_new_n156___input_0_1 lut_$abc$784685$new_new_n156___input_0_2 lut_$abc$784685$new_new_n156___input_0_3 lut_$abc$784685$new_new_n156___input_0_4 lut_$abc$784685$new_new_n156___input_0_5 lut_$abc$784685$new_new_n156___output_0_0 
001100 0
101100 0
011100 0
111100 0
010010 0
110010 0
011010 0
111010 0
010110 0
110110 0
001110 0
101110 0
100001 0
110001 0
101001 0
111001 0
100101 0
110101 0
001101 0
011101 0
100011 0
010011 0
101011 0
011011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$abc$784685$new_new_n135___input_0_0 lut_$abc$784685$new_new_n135___input_0_1 lut_$abc$784685$new_new_n135___input_0_2 lut_$abc$784685$new_new_n135___input_0_3 lut_$abc$784685$new_new_n135___input_0_4 lut_$abc$784685$new_new_n135___input_0_5 lut_$abc$784685$new_new_n135___output_0_0 
110000 0
111000 0
110100 0
001100 0
101100 0
011100 0
110010 0
111010 0
110110 0
001110 0
101110 0
011110 0
110001 0
111001 0
110101 0
001101 0
101101 0
011101 0
000011 0
100011 0
010011 0
001011 0
101011 0
011011 0
000111 0
100111 0
010111 0
111111 0

.subckt dffre \
    C=dffre_d_in1[3]_clock_0_0 \
    D=dffre_d_in1[3]_input_0_0 \
    E=dffre_d_in1[3]_input_2_0 \
    R=dffre_d_in1[3]_input_1_0 \
    Q=dffre_d_in1[3]_output_0_0

.subckt dffre \
    C=dffre_d_in1[7]_clock_0_0 \
    D=dffre_d_in1[7]_input_0_0 \
    E=dffre_d_in1[7]_input_2_0 \
    R=dffre_d_in1[7]_input_1_0 \
    Q=dffre_d_in1[7]_output_0_0

.subckt dffre \
    C=dffre_d_in2[7]_clock_0_0 \
    D=dffre_d_in2[7]_input_0_0 \
    E=dffre_d_in2[7]_input_2_0 \
    R=dffre_d_in2[7]_input_1_0 \
    Q=dffre_d_in2[7]_output_0_0

.subckt dffre \
    C=dffre_d_in2[6]_clock_0_0 \
    D=dffre_d_in2[6]_input_0_0 \
    E=dffre_d_in2[6]_input_2_0 \
    R=dffre_d_in2[6]_input_1_0 \
    Q=dffre_d_in2[6]_output_0_0

.names lut_$abc$784685$new_new_n192___input_0_0 lut_$abc$784685$new_new_n192___input_0_1 lut_$abc$784685$new_new_n192___input_0_2 lut_$abc$784685$new_new_n192___input_0_3 lut_$abc$784685$new_new_n192___input_0_4 lut_$abc$784685$new_new_n192___input_0_5 lut_$abc$784685$new_new_n192___output_0_0 
100000 0
110000 0
101000 0
111000 0
100100 0
010100 0
101100 0
011100 0
000010 0
010010 0
001010 0
011010 0
000110 0
010110 0
001110 0
011110 0
100001 0
110001 0
001001 0
101001 0
011001 0
111001 0
100101 0
010101 0
001101 0
101101 0
000011 0
010011 0
000111 0
010111 0

.subckt dffre \
    C=dffre_d_in2[0]_clock_0_0 \
    D=dffre_d_in2[0]_input_0_0 \
    E=dffre_d_in2[0]_input_2_0 \
    R=dffre_d_in2[0]_input_1_0 \
    Q=dffre_d_in2[0]_output_0_0

.subckt dffre \
    C=dffre_d_in2[3]_clock_0_0 \
    D=dffre_d_in2[3]_input_0_0 \
    E=dffre_d_in2[3]_input_2_0 \
    R=dffre_d_in2[3]_input_1_0 \
    Q=dffre_d_in2[3]_output_0_0

.subckt dffre \
    C=dffre_d_in2[5]_clock_0_0 \
    D=dffre_d_in2[5]_input_0_0 \
    E=dffre_d_in2[5]_input_2_0 \
    R=dffre_d_in2[5]_input_1_0 \
    Q=dffre_d_in2[5]_output_0_0

.names lut_$abc$784685$new_new_n214___input_0_0 lut_$abc$784685$new_new_n214___input_0_1 lut_$abc$784685$new_new_n214___input_0_2 __vpr__unconn25 lut_$abc$784685$new_new_n214___input_0_4 lut_$abc$784685$new_new_n214___output_0_0 
00101 1

.subckt dffre \
    C=dffre_d_in14[0]_clock_0_0 \
    D=dffre_d_in14[0]_input_0_0 \
    E=dffre_d_in14[0]_input_2_0 \
    R=dffre_d_in14[0]_input_1_0 \
    Q=dffre_d_in14[0]_output_0_0

.subckt dffre \
    C=dffre_d_in5[5]_clock_0_0 \
    D=dffre_d_in5[5]_input_0_0 \
    E=dffre_d_in5[5]_input_2_0 \
    R=dffre_d_in5[5]_input_1_0 \
    Q=dffre_d_in5[5]_output_0_0

.names lut_$abc$784685$new_new_n160___input_0_0 lut_$abc$784685$new_new_n160___input_0_1 lut_$abc$784685$new_new_n160___input_0_2 lut_$abc$784685$new_new_n160___input_0_3 lut_$abc$784685$new_new_n160___input_0_4 lut_$abc$784685$new_new_n160___input_0_5 lut_$abc$784685$new_new_n160___output_0_0 
100100 0
110100 0
101100 0
111100 0
001010 0
101010 0
011010 0
111010 0
100110 0
110110 0
001110 0
011110 0
010001 0
110001 0
011001 0
111001 0
100101 0
010101 0
101101 0
011101 0
010011 0
110011 0
001011 0
101011 0
100111 0
010111 0
001111 0
111111 0

.names lut_$abc$784685$new_new_n159___input_0_0 lut_$abc$784685$new_new_n159___input_0_1 lut_$abc$784685$new_new_n159___input_0_2 lut_$abc$784685$new_new_n159___input_0_3 lut_$abc$784685$new_new_n159___input_0_4 lut_$abc$784685$new_new_n159___input_0_5 lut_$abc$784685$new_new_n159___output_0_0 
001110 1
001011 1
001111 1

.subckt dffre \
    C=dffre_d_in2[2]_clock_0_0 \
    D=dffre_d_in2[2]_input_0_0 \
    E=dffre_d_in2[2]_input_2_0 \
    R=dffre_d_in2[2]_input_1_0 \
    Q=dffre_d_in2[2]_output_0_0

.names lut_$abc$784685$new_new_n148___input_0_0 lut_$abc$784685$new_new_n148___input_0_1 __vpr__unconn26 lut_$abc$784685$new_new_n148___input_0_3 lut_$abc$784685$new_new_n148___input_0_4 lut_$abc$784685$new_new_n148___output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in8[3]_clock_0_0 \
    D=dffre_d_in8[3]_input_0_0 \
    E=dffre_d_in8[3]_input_2_0 \
    R=dffre_d_in8[3]_input_1_0 \
    Q=dffre_d_in8[3]_output_0_0

.subckt dffre \
    C=dffre_d_in8[2]_clock_0_0 \
    D=dffre_d_in8[2]_input_0_0 \
    E=dffre_d_in8[2]_input_2_0 \
    R=dffre_d_in8[2]_input_1_0 \
    Q=dffre_d_in8[2]_output_0_0

.subckt dffre \
    C=dffre_d_in8[6]_clock_0_0 \
    D=dffre_d_in8[6]_input_0_0 \
    E=dffre_d_in8[6]_input_2_0 \
    R=dffre_d_in8[6]_input_1_0 \
    Q=dffre_d_in8[6]_output_0_0

.subckt dffre \
    C=dffre_d_in8[4]_clock_0_0 \
    D=dffre_d_in8[4]_input_0_0 \
    E=dffre_d_in8[4]_input_2_0 \
    R=dffre_d_in8[4]_input_1_0 \
    Q=dffre_d_in8[4]_output_0_0

.subckt dffre \
    C=dffre_d_in14[5]_clock_0_0 \
    D=dffre_d_in14[5]_input_0_0 \
    E=dffre_d_in14[5]_input_2_0 \
    R=dffre_d_in14[5]_input_1_0 \
    Q=dffre_d_in14[5]_output_0_0

.names __vpr__unconn27 lut_$abc$784685$new_new_n222___input_0_1 __vpr__unconn28 lut_$abc$784685$new_new_n222___input_0_3 lut_$abc$784685$new_new_n222___input_0_4 lut_$abc$784685$new_new_n222___output_0_0 
01001 1

.subckt dffre \
    C=dffre_d_in8[5]_clock_0_0 \
    D=dffre_d_in8[5]_input_0_0 \
    E=dffre_d_in8[5]_input_2_0 \
    R=dffre_d_in8[5]_input_1_0 \
    Q=dffre_d_in8[5]_output_0_0

.names lut_$abc$784685$new_new_n208___input_0_0 lut_$abc$784685$new_new_n208___input_0_1 lut_$abc$784685$new_new_n208___input_0_2 lut_$abc$784685$new_new_n208___input_0_3 __vpr__unconn29 lut_$abc$784685$new_new_n208___output_0_0 
01100 1

.subckt dffre \
    C=dffre_d_in14[4]_clock_0_0 \
    D=dffre_d_in14[4]_input_0_0 \
    E=dffre_d_in14[4]_input_2_0 \
    R=dffre_d_in14[4]_input_1_0 \
    Q=dffre_d_in14[4]_output_0_0

.subckt dffre \
    C=dffre_d_in14[6]_clock_0_0 \
    D=dffre_d_in14[6]_input_0_0 \
    E=dffre_d_in14[6]_input_2_0 \
    R=dffre_d_in14[6]_input_1_0 \
    Q=dffre_d_in14[6]_output_0_0

.names lut_$abc$784685$new_new_n158___input_0_0 lut_$abc$784685$new_new_n158___input_0_1 lut_$abc$784685$new_new_n158___input_0_2 lut_$abc$784685$new_new_n158___input_0_3 lut_$abc$784685$new_new_n158___input_0_4 lut_$abc$784685$new_new_n158___input_0_5 lut_$abc$784685$new_new_n158___output_0_0 
111000 1
110010 1
111010 1

.names lut_$abc$784685$new_new_n161___input_0_0 lut_$abc$784685$new_new_n161___input_0_1 lut_$abc$784685$new_new_n161___input_0_2 lut_$abc$784685$new_new_n161___input_0_3 lut_$abc$784685$new_new_n161___input_0_4 lut_$abc$784685$new_new_n161___input_0_5 lut_$abc$784685$new_new_n161___output_0_0 
111000 1
011100 1
111100 1

.names lut_$abc$784685$new_new_n193___input_0_0 lut_$abc$784685$new_new_n193___input_0_1 lut_$abc$784685$new_new_n193___input_0_2 lut_$abc$784685$new_new_n193___input_0_3 lut_$abc$784685$new_new_n193___input_0_4 lut_$abc$784685$new_new_n193___input_0_5 lut_$abc$784685$new_new_n193___output_0_0 
101000 0
111000 0
010100 0
110100 0
101100 0
011100 0
000010 0
100010 0
010010 0
110010 0
001010 0
011010 0
000110 0
100110 0
010110 0
110110 0
001110 0
011110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000101 0
100101 0
001101 0
101101 0

.subckt dffre \
    C=dffre_d_in9[6]_clock_0_0 \
    D=dffre_d_in9[6]_input_0_0 \
    E=dffre_d_in9[6]_input_2_0 \
    R=dffre_d_in9[6]_input_1_0 \
    Q=dffre_d_in9[6]_output_0_0

.subckt dffre \
    C=dffre_d_in9[1]_clock_0_0 \
    D=dffre_d_in9[1]_input_0_0 \
    E=dffre_d_in9[1]_input_2_0 \
    R=dffre_d_in9[1]_input_1_0 \
    Q=dffre_d_in9[1]_output_0_0

.names lut_$abc$784685$new_new_n138___input_0_0 lut_$abc$784685$new_new_n138___input_0_1 lut_$abc$784685$new_new_n138___input_0_2 __vpr__unconn30 lut_$abc$784685$new_new_n138___input_0_4 lut_$abc$784685$new_new_n138___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n196___input_0_0 lut_$abc$784685$new_new_n196___input_0_1 lut_$abc$784685$new_new_n196___input_0_2 lut_$abc$784685$new_new_n196___input_0_3 lut_$abc$784685$new_new_n196___input_0_4 lut_$abc$784685$new_new_n196___output_0_0 
00010 1

.names lut_$abc$784685$new_new_n144___input_0_0 __vpr__unconn31 lut_$abc$784685$new_new_n144___input_0_2 lut_$abc$784685$new_new_n144___input_0_3 lut_$abc$784685$new_new_n144___input_0_4 lut_$abc$784685$new_new_n144___output_0_0 
00000 1

.names lut_$abc$784685$new_new_n194___input_0_0 lut_$abc$784685$new_new_n194___input_0_1 lut_$abc$784685$new_new_n194___input_0_2 lut_$abc$784685$new_new_n194___input_0_3 lut_$abc$784685$new_new_n194___input_0_4 lut_$abc$784685$new_new_n194___output_0_0 
01000 1

.names lut_$abc$784685$new_new_n195___input_0_0 lut_$abc$784685$new_new_n195___input_0_1 lut_$abc$784685$new_new_n195___input_0_2 lut_$abc$784685$new_new_n195___input_0_3 lut_$abc$784685$new_new_n195___input_0_4 lut_$abc$784685$new_new_n195___output_0_0 
00100 1

.names lut_$abc$784685$new_new_n164___input_0_0 lut_$abc$784685$new_new_n164___input_0_1 lut_$abc$784685$new_new_n164___input_0_2 lut_$abc$784685$new_new_n164___input_0_3 lut_$abc$784685$new_new_n164___input_0_4 lut_$abc$784685$new_new_n164___input_0_5 lut_$abc$784685$new_new_n164___output_0_0 
011010 1
011001 1
011011 1

.subckt dffre \
    C=dffre_d_in9[7]_clock_0_0 \
    D=dffre_d_in9[7]_input_0_0 \
    E=dffre_d_in9[7]_input_2_0 \
    R=dffre_d_in9[7]_input_1_0 \
    Q=dffre_d_in9[7]_output_0_0

.subckt dffre \
    C=dffre_d_in9[0]_clock_0_0 \
    D=dffre_d_in9[0]_input_0_0 \
    E=dffre_d_in9[0]_input_2_0 \
    R=dffre_d_in9[0]_input_1_0 \
    Q=dffre_d_in9[0]_output_0_0

.names lut_$abc$784685$new_new_n197___input_0_0 lut_$abc$784685$new_new_n197___input_0_1 lut_$abc$784685$new_new_n197___input_0_2 lut_$abc$784685$new_new_n197___input_0_3 lut_$abc$784685$new_new_n197___input_0_4 lut_$abc$784685$new_new_n197___input_0_5 lut_$abc$784685$new_new_n197___output_0_0 
000000 0
110000 0
101000 0
011000 0
100100 0
110100 0
001100 0
011100 0
010010 0
110010 0
001010 0
101010 0
000110 0
100110 0
010110 0
110110 0
100001 0
010001 0
101001 0
011001 0
000101 0
010101 0
001101 0
011101 0
000011 0
100011 0
001011 0
101011 0

.subckt dffre \
    C=dffre_d_in9[2]_clock_0_0 \
    D=dffre_d_in9[2]_input_0_0 \
    E=dffre_d_in9[2]_input_2_0 \
    R=dffre_d_in9[2]_input_1_0 \
    Q=dffre_d_in9[2]_output_0_0

.subckt dffre \
    C=dffre_d_in9[3]_clock_0_0 \
    D=dffre_d_in9[3]_input_0_0 \
    E=dffre_d_in9[3]_input_2_0 \
    R=dffre_d_in9[3]_input_1_0 \
    Q=dffre_d_in9[3]_output_0_0

.subckt dffre \
    C=dffre_tmp[230]_clock_0_0 \
    D=dffre_tmp[230]_input_0_0 \
    E=dffre_tmp[230]_input_2_0 \
    R=dffre_tmp[230]_input_1_0 \
    Q=dffre_tmp[230]_output_0_0

.subckt dffre \
    C=dffre_tmp[262]_clock_0_0 \
    D=dffre_tmp[262]_input_0_0 \
    E=dffre_tmp[262]_input_2_0 \
    R=dffre_tmp[262]_input_1_0 \
    Q=dffre_tmp[262]_output_0_0

.subckt dffre \
    C=dffre_tmp[294]_clock_0_0 \
    D=dffre_tmp[294]_input_0_0 \
    E=dffre_tmp[294]_input_2_0 \
    R=dffre_tmp[294]_input_1_0 \
    Q=dffre_tmp[294]_output_0_0

.subckt dffre \
    C=dffre_tmp[6]_clock_0_0 \
    D=dffre_tmp[6]_input_0_0 \
    E=dffre_tmp[6]_input_2_0 \
    R=dffre_tmp[6]_input_1_0 \
    Q=dffre_tmp[6]_output_0_0

.subckt dffre \
    C=dffre_tmp[358]_clock_0_0 \
    D=dffre_tmp[358]_input_0_0 \
    E=dffre_tmp[358]_input_2_0 \
    R=dffre_tmp[358]_input_1_0 \
    Q=dffre_tmp[358]_output_0_0

.subckt dffre \
    C=dffre_tmp[326]_clock_0_0 \
    D=dffre_tmp[326]_input_0_0 \
    E=dffre_tmp[326]_input_2_0 \
    R=dffre_tmp[326]_input_1_0 \
    Q=dffre_tmp[326]_output_0_0

.subckt dffre \
    C=dffre_tmp[422]_clock_0_0 \
    D=dffre_tmp[422]_input_0_0 \
    E=dffre_tmp[422]_input_2_0 \
    R=dffre_tmp[422]_input_1_0 \
    Q=dffre_tmp[422]_output_0_0

.subckt dffre \
    C=dffre_tmp[390]_clock_0_0 \
    D=dffre_tmp[390]_input_0_0 \
    E=dffre_tmp[390]_input_2_0 \
    R=dffre_tmp[390]_input_1_0 \
    Q=dffre_tmp[390]_output_0_0

.subckt dffre \
    C=dffre_tmp[102]_clock_0_0 \
    D=dffre_tmp[102]_input_0_0 \
    E=dffre_tmp[102]_input_2_0 \
    R=dffre_tmp[102]_input_1_0 \
    Q=dffre_tmp[102]_output_0_0

.subckt dffre \
    C=dffre_tmp[134]_clock_0_0 \
    D=dffre_tmp[134]_input_0_0 \
    E=dffre_tmp[134]_input_2_0 \
    R=dffre_tmp[134]_input_1_0 \
    Q=dffre_tmp[134]_output_0_0

.subckt dffre \
    C=dffre_tmp[38]_clock_0_0 \
    D=dffre_tmp[38]_input_0_0 \
    E=dffre_tmp[38]_input_2_0 \
    R=dffre_tmp[38]_input_1_0 \
    Q=dffre_tmp[38]_output_0_0

.subckt dffre \
    C=dffre_tmp[70]_clock_0_0 \
    D=dffre_tmp[70]_input_0_0 \
    E=dffre_tmp[70]_input_2_0 \
    R=dffre_tmp[70]_input_1_0 \
    Q=dffre_tmp[70]_output_0_0

.names lut_$abc$784685$new_new_n198___input_0_0 lut_$abc$784685$new_new_n198___input_0_1 lut_$abc$784685$new_new_n198___input_0_2 lut_$abc$784685$new_new_n198___input_0_3 lut_$abc$784685$new_new_n198___input_0_4 lut_$abc$784685$new_new_n198___input_0_5 lut_$abc$784685$new_new_n198___output_0_0 
010000 0
110000 0
011000 0
111000 0
000100 0
100100 0
001100 0
101100 0
010010 0
110010 0
001010 0
101010 0
000110 0
100110 0
001110 0
101110 0
100001 0
010001 0
110001 0
101001 0
011001 0
111001 0
000101 0
001101 0
100011 0
010011 0
110011 0
001011 0
000111 0
001111 0

.subckt dffre \
    C=dffre_tmp[198]_clock_0_0 \
    D=dffre_tmp[198]_input_0_0 \
    E=dffre_tmp[198]_input_2_0 \
    R=dffre_tmp[198]_input_1_0 \
    Q=dffre_tmp[198]_output_0_0

.subckt dffre \
    C=dffre_tmp[166]_clock_0_0 \
    D=dffre_tmp[166]_input_0_0 \
    E=dffre_tmp[166]_input_2_0 \
    R=dffre_tmp[166]_input_1_0 \
    Q=dffre_tmp[166]_output_0_0

.subckt dffre \
    C=dffre_d_in13[2]_clock_0_0 \
    D=dffre_d_in13[2]_input_0_0 \
    E=dffre_d_in13[2]_input_2_0 \
    R=dffre_d_in13[2]_input_1_0 \
    Q=dffre_d_in13[2]_output_0_0

.subckt dffre \
    C=dffre_d_in13[3]_clock_0_0 \
    D=dffre_d_in13[3]_input_0_0 \
    E=dffre_d_in13[3]_input_2_0 \
    R=dffre_d_in13[3]_input_1_0 \
    Q=dffre_d_in13[3]_output_0_0

.names lut_$abc$784685$new_new_n209___input_0_0 lut_$abc$784685$new_new_n209___input_0_1 lut_$abc$784685$new_new_n209___input_0_2 lut_$abc$784685$new_new_n209___input_0_3 lut_$abc$784685$new_new_n209___input_0_4 lut_$abc$784685$new_new_n209___output_0_0 
10110 1

.subckt dffre \
    C=dffre_d_in13[6]_clock_0_0 \
    D=dffre_d_in13[6]_input_0_0 \
    E=dffre_d_in13[6]_input_2_0 \
    R=dffre_d_in13[6]_input_1_0 \
    Q=dffre_d_in13[6]_output_0_0

.subckt dffre \
    C=dffre_d_in13[1]_clock_0_0 \
    D=dffre_d_in13[1]_input_0_0 \
    E=dffre_d_in13[1]_input_2_0 \
    R=dffre_d_in13[1]_input_1_0 \
    Q=dffre_d_in13[1]_output_0_0

.subckt dffre \
    C=dffre_d_in13[5]_clock_0_0 \
    D=dffre_d_in13[5]_input_0_0 \
    E=dffre_d_in13[5]_input_2_0 \
    R=dffre_d_in13[5]_input_1_0 \
    Q=dffre_d_in13[5]_output_0_0

.subckt dffre \
    C=dffre_d_in13[4]_clock_0_0 \
    D=dffre_d_in13[4]_input_0_0 \
    E=dffre_d_in13[4]_input_2_0 \
    R=dffre_d_in13[4]_input_1_0 \
    Q=dffre_d_in13[4]_output_0_0

.names lut_$abc$784685$new_new_n183___input_0_0 lut_$abc$784685$new_new_n183___input_0_1 lut_$abc$784685$new_new_n183___input_0_2 lut_$abc$784685$new_new_n183___input_0_3 lut_$abc$784685$new_new_n183___input_0_4 lut_$abc$784685$new_new_n183___output_0_0 
00100 1

.names lut_$abc$784685$new_new_n178___input_0_0 lut_$abc$784685$new_new_n178___input_0_1 lut_$abc$784685$new_new_n178___input_0_2 lut_$abc$784685$new_new_n178___input_0_3 lut_$abc$784685$new_new_n178___input_0_4 lut_$abc$784685$new_new_n178___output_0_0 
00010 1

.names lut_$abc$784685$new_new_n168___input_0_0 lut_$abc$784685$new_new_n168___input_0_1 lut_$abc$784685$new_new_n168___input_0_2 lut_$abc$784685$new_new_n168___input_0_3 lut_$abc$784685$new_new_n168___input_0_4 lut_$abc$784685$new_new_n168___input_0_5 lut_$abc$784685$new_new_n168___output_0_0 
101100 1
001110 1
101110 1

.subckt dffre \
    C=dffre_d_in13[7]_clock_0_0 \
    D=dffre_d_in13[7]_input_0_0 \
    E=dffre_d_in13[7]_input_2_0 \
    R=dffre_d_in13[7]_input_1_0 \
    Q=dffre_d_in13[7]_output_0_0

.subckt dffre \
    C=dffre_d_in13[0]_clock_0_0 \
    D=dffre_d_in13[0]_input_0_0 \
    E=dffre_d_in13[0]_input_2_0 \
    R=dffre_d_in13[0]_input_1_0 \
    Q=dffre_d_in13[0]_output_0_0

.subckt dffre \
    C=dffre_d_in5[7]_clock_0_0 \
    D=dffre_d_in5[7]_input_0_0 \
    E=dffre_d_in5[7]_input_2_0 \
    R=dffre_d_in5[7]_input_1_0 \
    Q=dffre_d_in5[7]_output_0_0

.subckt dffre \
    C=dffre_d_in5[6]_clock_0_0 \
    D=dffre_d_in5[6]_input_0_0 \
    E=dffre_d_in5[6]_input_2_0 \
    R=dffre_d_in5[6]_input_1_0 \
    Q=dffre_d_in5[6]_output_0_0

.subckt dffre \
    C=dffre_d_in10[6]_clock_0_0 \
    D=dffre_d_in10[6]_input_0_0 \
    E=dffre_d_in10[6]_input_2_0 \
    R=dffre_d_in10[6]_input_1_0 \
    Q=dffre_d_in10[6]_output_0_0

.subckt dffre \
    C=dffre_d_in10[3]_clock_0_0 \
    D=dffre_d_in10[3]_input_0_0 \
    E=dffre_d_in10[3]_input_2_0 \
    R=dffre_d_in10[3]_input_1_0 \
    Q=dffre_d_in10[3]_output_0_0

.subckt dffre \
    C=dffre_d_in10[1]_clock_0_0 \
    D=dffre_d_in10[1]_input_0_0 \
    E=dffre_d_in10[1]_input_2_0 \
    R=dffre_d_in10[1]_input_1_0 \
    Q=dffre_d_in10[1]_output_0_0

.subckt dffre \
    C=dffre_d_in10[0]_clock_0_0 \
    D=dffre_d_in10[0]_input_0_0 \
    E=dffre_d_in10[0]_input_2_0 \
    R=dffre_d_in10[0]_input_1_0 \
    Q=dffre_d_in10[0]_output_0_0

.subckt dffre \
    C=dffre_d_in5[2]_clock_0_0 \
    D=dffre_d_in5[2]_input_0_0 \
    E=dffre_d_in5[2]_input_2_0 \
    R=dffre_d_in5[2]_input_1_0 \
    Q=dffre_d_in5[2]_output_0_0

.subckt dffre \
    C=dffre_d_in5[4]_clock_0_0 \
    D=dffre_d_in5[4]_input_0_0 \
    E=dffre_d_in5[4]_input_2_0 \
    R=dffre_d_in5[4]_input_1_0 \
    Q=dffre_d_in5[4]_output_0_0

.subckt dffre \
    C=dffre_d_in12[7]_clock_0_0 \
    D=dffre_d_in12[7]_input_0_0 \
    E=dffre_d_in12[7]_input_2_0 \
    R=dffre_d_in12[7]_input_1_0 \
    Q=dffre_d_in12[7]_output_0_0

.subckt dffre \
    C=dffre_d_in10[7]_clock_0_0 \
    D=dffre_d_in10[7]_input_0_0 \
    E=dffre_d_in10[7]_input_2_0 \
    R=dffre_d_in10[7]_input_1_0 \
    Q=dffre_d_in10[7]_output_0_0

.subckt dffre \
    C=dffre_d_in14[1]_clock_0_0 \
    D=dffre_d_in14[1]_input_0_0 \
    E=dffre_d_in14[1]_input_2_0 \
    R=dffre_d_in14[1]_input_1_0 \
    Q=dffre_d_in14[1]_output_0_0

.subckt dffre \
    C=dffre_d_in14[2]_clock_0_0 \
    D=dffre_d_in14[2]_input_0_0 \
    E=dffre_d_in14[2]_input_2_0 \
    R=dffre_d_in14[2]_input_1_0 \
    Q=dffre_d_in14[2]_output_0_0

.names lut_$abc$784685$new_new_n162___input_0_0 lut_$abc$784685$new_new_n162___input_0_1 lut_$abc$784685$new_new_n162___input_0_2 lut_$abc$784685$new_new_n162___input_0_3 lut_$abc$784685$new_new_n162___input_0_4 lut_$abc$784685$new_new_n162___input_0_5 lut_$abc$784685$new_new_n162___output_0_0 
011001 1
010011 1
011011 1

.names lut_$abc$784685$new_new_n175___input_0_0 lut_$abc$784685$new_new_n175___input_0_1 lut_$abc$784685$new_new_n175___input_0_2 lut_$abc$784685$new_new_n175___input_0_3 lut_$abc$784685$new_new_n175___input_0_4 lut_$abc$784685$new_new_n175___input_0_5 lut_$abc$784685$new_new_n175___output_0_0 
101000 0
111000 0
000100 0
100100 0
010100 0
110100 0
001100 0
011100 0
010010 0
110010 0
101010 0
011010 0
000110 0
100110 0
010110 0
110110 0
001110 0
011110 0
000001 0
100001 0
010001 0
110001 0
001001 0
101001 0
011001 0
111001 0
000011 0
100011 0
001011 0
101011 0

.subckt dffre \
    C=dffre_d_in3[3]_clock_0_0 \
    D=dffre_d_in3[3]_input_0_0 \
    E=dffre_d_in3[3]_input_2_0 \
    R=dffre_d_in3[3]_input_1_0 \
    Q=dffre_d_in3[3]_output_0_0

.subckt dffre \
    C=dffre_d_in3[7]_clock_0_0 \
    D=dffre_d_in3[7]_input_0_0 \
    E=dffre_d_in3[7]_input_2_0 \
    R=dffre_d_in3[7]_input_1_0 \
    Q=dffre_d_in3[7]_output_0_0

.subckt dffre \
    C=dffre_d_in3[6]_clock_0_0 \
    D=dffre_d_in3[6]_input_0_0 \
    E=dffre_d_in3[6]_input_2_0 \
    R=dffre_d_in3[6]_input_1_0 \
    Q=dffre_d_in3[6]_output_0_0

.subckt dffre \
    C=dffre_d_in3[2]_clock_0_0 \
    D=dffre_d_in3[2]_input_0_0 \
    E=dffre_d_in3[2]_input_2_0 \
    R=dffre_d_in3[2]_input_1_0 \
    Q=dffre_d_in3[2]_output_0_0

.subckt dffre \
    C=dffre_d_in14[3]_clock_0_0 \
    D=dffre_d_in14[3]_input_0_0 \
    E=dffre_d_in14[3]_input_2_0 \
    R=dffre_d_in14[3]_input_1_0 \
    Q=dffre_d_in14[3]_output_0_0

.subckt dffre \
    C=dffre_d_in14[7]_clock_0_0 \
    D=dffre_d_in14[7]_input_0_0 \
    E=dffre_d_in14[7]_input_2_0 \
    R=dffre_d_in14[7]_input_1_0 \
    Q=dffre_d_in14[7]_output_0_0

.subckt dffre \
    C=dffre_d_in3[4]_clock_0_0 \
    D=dffre_d_in3[4]_input_0_0 \
    E=dffre_d_in3[4]_input_2_0 \
    R=dffre_d_in3[4]_input_1_0 \
    Q=dffre_d_in3[4]_output_0_0

.subckt dffre \
    C=dffre_d_in3[5]_clock_0_0 \
    D=dffre_d_in3[5]_input_0_0 \
    E=dffre_d_in3[5]_input_2_0 \
    R=dffre_d_in3[5]_input_1_0 \
    Q=dffre_d_in3[5]_output_0_0

.subckt dffre \
    C=dffre_d_in3[1]_clock_0_0 \
    D=dffre_d_in3[1]_input_0_0 \
    E=dffre_d_in3[1]_input_2_0 \
    R=dffre_d_in3[1]_input_1_0 \
    Q=dffre_d_in3[1]_output_0_0

.subckt dffre \
    C=dffre_d_in3[0]_clock_0_0 \
    D=dffre_d_in3[0]_input_0_0 \
    E=dffre_d_in3[0]_input_2_0 \
    R=dffre_d_in3[0]_input_1_0 \
    Q=dffre_d_in3[0]_output_0_0

.subckt dffre \
    C=dffre_d_in4[1]_clock_0_0 \
    D=dffre_d_in4[1]_input_0_0 \
    E=dffre_d_in4[1]_input_2_0 \
    R=dffre_d_in4[1]_input_1_0 \
    Q=dffre_d_in4[1]_output_0_0

.subckt dffre \
    C=dffre_d_in5[0]_clock_0_0 \
    D=dffre_d_in5[0]_input_0_0 \
    E=dffre_d_in5[0]_input_2_0 \
    R=dffre_d_in5[0]_input_1_0 \
    Q=dffre_d_in5[0]_output_0_0

.names lut_$abc$784685$new_new_n155___input_0_0 lut_$abc$784685$new_new_n155___input_0_1 lut_$abc$784685$new_new_n155___input_0_2 lut_$abc$784685$new_new_n155___input_0_3 lut_$abc$784685$new_new_n155___input_0_4 lut_$abc$784685$new_new_n155___input_0_5 lut_$abc$784685$new_new_n155___output_0_0 
101010 1
011010 1
111010 1

.names lut_$abc$784685$new_new_n215___input_0_0 lut_$abc$784685$new_new_n215___input_0_1 lut_$abc$784685$new_new_n215___input_0_2 lut_$abc$784685$new_new_n215___input_0_3 lut_$abc$784685$new_new_n215___input_0_4 lut_$abc$784685$new_new_n215___output_0_0 
01101 1

.subckt dffre \
    C=dffre_tmp[135]_clock_0_0 \
    D=dffre_tmp[135]_input_0_0 \
    E=dffre_tmp[135]_input_2_0 \
    R=dffre_tmp[135]_input_1_0 \
    Q=dffre_tmp[135]_output_0_0

.subckt dffre \
    C=dffre_tmp[167]_clock_0_0 \
    D=dffre_tmp[167]_input_0_0 \
    E=dffre_tmp[167]_input_2_0 \
    R=dffre_tmp[167]_input_1_0 \
    Q=dffre_tmp[167]_output_0_0

.subckt dffre \
    C=dffre_tmp[199]_clock_0_0 \
    D=dffre_tmp[199]_input_0_0 \
    E=dffre_tmp[199]_input_2_0 \
    R=dffre_tmp[199]_input_1_0 \
    Q=dffre_tmp[199]_output_0_0

.subckt dffre \
    C=dffre_tmp[231]_clock_0_0 \
    D=dffre_tmp[231]_input_0_0 \
    E=dffre_tmp[231]_input_2_0 \
    R=dffre_tmp[231]_input_1_0 \
    Q=dffre_tmp[231]_output_0_0

.subckt dffre \
    C=dffre_tmp[103]_clock_0_0 \
    D=dffre_tmp[103]_input_0_0 \
    E=dffre_tmp[103]_input_2_0 \
    R=dffre_tmp[103]_input_1_0 \
    Q=dffre_tmp[103]_output_0_0

.subckt dffre \
    C=dffre_tmp[71]_clock_0_0 \
    D=dffre_tmp[71]_input_0_0 \
    E=dffre_tmp[71]_input_2_0 \
    R=dffre_tmp[71]_input_1_0 \
    Q=dffre_tmp[71]_output_0_0

.subckt dffre \
    C=dffre_tmp[295]_clock_0_0 \
    D=dffre_tmp[295]_input_0_0 \
    E=dffre_tmp[295]_input_2_0 \
    R=dffre_tmp[295]_input_1_0 \
    Q=dffre_tmp[295]_output_0_0

.subckt dffre \
    C=dffre_tmp[263]_clock_0_0 \
    D=dffre_tmp[263]_input_0_0 \
    E=dffre_tmp[263]_input_2_0 \
    R=dffre_tmp[263]_input_1_0 \
    Q=dffre_tmp[263]_output_0_0

.subckt dffre \
    C=dffre_tmp[7]_clock_0_0 \
    D=dffre_tmp[7]_input_0_0 \
    E=dffre_tmp[7]_input_2_0 \
    R=dffre_tmp[7]_input_1_0 \
    Q=dffre_tmp[7]_output_0_0

.subckt dffre \
    C=dffre_tmp[39]_clock_0_0 \
    D=dffre_tmp[39]_input_0_0 \
    E=dffre_tmp[39]_input_2_0 \
    R=dffre_tmp[39]_input_1_0 \
    Q=dffre_tmp[39]_output_0_0

.subckt dffre \
    C=dffre_tmp[327]_clock_0_0 \
    D=dffre_tmp[327]_input_0_0 \
    E=dffre_tmp[327]_input_2_0 \
    R=dffre_tmp[327]_input_1_0 \
    Q=dffre_tmp[327]_output_0_0

.subckt dffre \
    C=dffre_tmp[359]_clock_0_0 \
    D=dffre_tmp[359]_input_0_0 \
    E=dffre_tmp[359]_input_2_0 \
    R=dffre_tmp[359]_input_1_0 \
    Q=dffre_tmp[359]_output_0_0

.names lut_$abc$784685$new_new_n249___input_0_0 lut_$abc$784685$new_new_n249___input_0_1 lut_$abc$784685$new_new_n249___input_0_2 lut_$abc$784685$new_new_n249___input_0_3 lut_$abc$784685$new_new_n249___input_0_4 lut_$abc$784685$new_new_n249___output_0_0 
10000 1

.subckt dffre \
    C=dffre_tmp[391]_clock_0_0 \
    D=dffre_tmp[391]_input_0_0 \
    E=dffre_tmp[391]_input_2_0 \
    R=dffre_tmp[391]_input_1_0 \
    Q=dffre_tmp[391]_output_0_0

.subckt dffre \
    C=dffre_tmp[423]_clock_0_0 \
    D=dffre_tmp[423]_input_0_0 \
    E=dffre_tmp[423]_input_2_0 \
    R=dffre_tmp[423]_input_1_0 \
    Q=dffre_tmp[423]_output_0_0

.subckt dffre \
    C=dffre_tmp[194]_clock_0_0 \
    D=dffre_tmp[194]_input_0_0 \
    E=dffre_tmp[194]_input_2_0 \
    R=dffre_tmp[194]_input_1_0 \
    Q=dffre_tmp[194]_output_0_0

.subckt dffre \
    C=dffre_tmp[162]_clock_0_0 \
    D=dffre_tmp[162]_input_0_0 \
    E=dffre_tmp[162]_input_2_0 \
    R=dffre_tmp[162]_input_1_0 \
    Q=dffre_tmp[162]_output_0_0

.subckt dffre \
    C=dffre_tmp[130]_clock_0_0 \
    D=dffre_tmp[130]_input_0_0 \
    E=dffre_tmp[130]_input_2_0 \
    R=dffre_tmp[130]_input_1_0 \
    Q=dffre_tmp[130]_output_0_0

.subckt dffre \
    C=dffre_tmp[98]_clock_0_0 \
    D=dffre_tmp[98]_input_0_0 \
    E=dffre_tmp[98]_input_2_0 \
    R=dffre_tmp[98]_input_1_0 \
    Q=dffre_tmp[98]_output_0_0

.subckt dffre \
    C=dffre_tmp[226]_clock_0_0 \
    D=dffre_tmp[226]_input_0_0 \
    E=dffre_tmp[226]_input_2_0 \
    R=dffre_tmp[226]_input_1_0 \
    Q=dffre_tmp[226]_output_0_0

.subckt dffre \
    C=dffre_tmp[258]_clock_0_0 \
    D=dffre_tmp[258]_input_0_0 \
    E=dffre_tmp[258]_input_2_0 \
    R=dffre_tmp[258]_input_1_0 \
    Q=dffre_tmp[258]_output_0_0

.subckt dffre \
    C=dffre_tmp[2]_clock_0_0 \
    D=dffre_tmp[2]_input_0_0 \
    E=dffre_tmp[2]_input_2_0 \
    R=dffre_tmp[2]_input_1_0 \
    Q=dffre_tmp[2]_output_0_0

.subckt dffre \
    C=dffre_tmp[66]_clock_0_0 \
    D=dffre_tmp[66]_input_0_0 \
    E=dffre_tmp[66]_input_2_0 \
    R=dffre_tmp[66]_input_1_0 \
    Q=dffre_tmp[66]_output_0_0

.subckt dffre \
    C=dffre_tmp[322]_clock_0_0 \
    D=dffre_tmp[322]_input_0_0 \
    E=dffre_tmp[322]_input_2_0 \
    R=dffre_tmp[322]_input_1_0 \
    Q=dffre_tmp[322]_output_0_0

.subckt dffre \
    C=dffre_tmp[290]_clock_0_0 \
    D=dffre_tmp[290]_input_0_0 \
    E=dffre_tmp[290]_input_2_0 \
    R=dffre_tmp[290]_input_1_0 \
    Q=dffre_tmp[290]_output_0_0

.subckt dffre \
    C=dffre_tmp[354]_clock_0_0 \
    D=dffre_tmp[354]_input_0_0 \
    E=dffre_tmp[354]_input_2_0 \
    R=dffre_tmp[354]_input_1_0 \
    Q=dffre_tmp[354]_output_0_0

.subckt dffre \
    C=dffre_tmp[386]_clock_0_0 \
    D=dffre_tmp[386]_input_0_0 \
    E=dffre_tmp[386]_input_2_0 \
    R=dffre_tmp[386]_input_1_0 \
    Q=dffre_tmp[386]_output_0_0

.subckt dffre \
    C=dffre_tmp[34]_clock_0_0 \
    D=dffre_tmp[34]_input_0_0 \
    E=dffre_tmp[34]_input_2_0 \
    R=dffre_tmp[34]_input_1_0 \
    Q=dffre_tmp[34]_output_0_0

.names lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_input_0_0 __vpr__unconn32 __vpr__unconn33 __vpr__unconn34 __vpr__unconn35 lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 
00000 1

.subckt dffre \
    C=dffre_tmp[418]_clock_0_0 \
    D=dffre_tmp[418]_input_0_0 \
    E=dffre_tmp[418]_input_2_0 \
    R=dffre_tmp[418]_input_1_0 \
    Q=dffre_tmp[418]_output_0_0

.subckt dffre \
    C=dffre_tmp[450]_clock_0_0 \
    D=dffre_tmp[450]_input_0_0 \
    E=dffre_tmp[450]_input_2_0 \
    R=dffre_tmp[450]_input_1_0 \
    Q=dffre_tmp[450]_output_0_0

.names __vpr__unconn36 __vpr__unconn37 __vpr__unconn38 __vpr__unconn39 lut_$iopadmap$out[21]_input_0_4 lut_$iopadmap$out[21]_output_0_0 
00001 1

.names __vpr__unconn40 __vpr__unconn41 __vpr__unconn42 __vpr__unconn43 lut_$iopadmap$out[20]_input_0_4 lut_$iopadmap$out[20]_output_0_0 
00001 1

.names __vpr__unconn44 __vpr__unconn45 __vpr__unconn46 __vpr__unconn47 lut_$iopadmap$out[26]_input_0_4 lut_$iopadmap$out[26]_output_0_0 
00001 1

.names __vpr__unconn48 __vpr__unconn49 __vpr__unconn50 __vpr__unconn51 lut_$iopadmap$out[27]_input_0_4 lut_$iopadmap$out[27]_output_0_0 
00001 1

.names __vpr__unconn52 __vpr__unconn53 __vpr__unconn54 __vpr__unconn55 lut_$iopadmap$out[19]_input_0_4 lut_$iopadmap$out[19]_output_0_0 
00001 1

.names __vpr__unconn56 __vpr__unconn57 __vpr__unconn58 __vpr__unconn59 lut_$iopadmap$out[18]_input_0_4 lut_$iopadmap$out[18]_output_0_0 
00001 1

.names __vpr__unconn60 __vpr__unconn61 __vpr__unconn62 __vpr__unconn63 lut_$iopadmap$out[29]_input_0_4 lut_$iopadmap$out[29]_output_0_0 
00001 1

.names __vpr__unconn64 __vpr__unconn65 __vpr__unconn66 __vpr__unconn67 lut_$iopadmap$out[28]_input_0_4 lut_$iopadmap$out[28]_output_0_0 
00001 1

.names __vpr__unconn68 __vpr__unconn69 __vpr__unconn70 __vpr__unconn71 lut_$iopadmap$out[24]_input_0_4 lut_$iopadmap$out[24]_output_0_0 
00001 1

.names __vpr__unconn72 __vpr__unconn73 __vpr__unconn74 __vpr__unconn75 lut_$iopadmap$out[25]_input_0_4 lut_$iopadmap$out[25]_output_0_0 
00001 1

.names __vpr__unconn76 __vpr__unconn77 __vpr__unconn78 __vpr__unconn79 lut_$iopadmap$out[23]_input_0_4 lut_$iopadmap$out[23]_output_0_0 
00001 1

.names __vpr__unconn80 __vpr__unconn81 __vpr__unconn82 __vpr__unconn83 lut_$iopadmap$out[22]_input_0_4 lut_$iopadmap$out[22]_output_0_0 
00001 1

.names __vpr__unconn84 __vpr__unconn85 __vpr__unconn86 __vpr__unconn87 __vpr__unconn88 lut_$false_output_0_0 
----- 0

.names __vpr__unconn89 __vpr__unconn90 __vpr__unconn91 __vpr__unconn92 lut_$iopadmap$out[8]_input_0_4 lut_$iopadmap$out[8]_output_0_0 
00001 1

.names __vpr__unconn93 __vpr__unconn94 __vpr__unconn95 __vpr__unconn96 lut_$iopadmap$out[31]_input_0_4 lut_$iopadmap$out[31]_output_0_0 
00001 1

.names __vpr__unconn97 __vpr__unconn98 __vpr__unconn99 __vpr__unconn100 lut_$iopadmap$out[30]_input_0_4 lut_$iopadmap$out[30]_output_0_0 
00001 1

.names lut_$iopadmap$out[10]_input_0_0 __vpr__unconn101 __vpr__unconn102 __vpr__unconn103 __vpr__unconn104 lut_$iopadmap$out[10]_output_0_0 
10000 1

.names __vpr__unconn105 __vpr__unconn106 lut_$iopadmap$out[11]_input_0_2 __vpr__unconn107 __vpr__unconn108 lut_$iopadmap$out[11]_output_0_0 
00100 1

.names __vpr__unconn109 __vpr__unconn110 lut_$iopadmap$out[12]_input_0_2 __vpr__unconn111 __vpr__unconn112 lut_$iopadmap$out[12]_output_0_0 
00100 1

.names __vpr__unconn113 __vpr__unconn114 __vpr__unconn115 __vpr__unconn116 lut_$iopadmap$out[9]_input_0_4 lut_$iopadmap$out[9]_output_0_0 
00001 1

.names __vpr__unconn117 __vpr__unconn118 __vpr__unconn119 __vpr__unconn120 lut_$iopadmap$out[17]_input_0_4 lut_$iopadmap$out[17]_output_0_0 
00001 1

.names __vpr__unconn121 __vpr__unconn122 __vpr__unconn123 __vpr__unconn124 lut_$iopadmap$out[16]_input_0_4 lut_$iopadmap$out[16]_output_0_0 
00001 1

.names __vpr__unconn125 __vpr__unconn126 __vpr__unconn127 __vpr__unconn128 lut_$iopadmap$out[15]_input_0_4 lut_$iopadmap$out[15]_output_0_0 
00001 1

.names __vpr__unconn129 __vpr__unconn130 lut_$iopadmap$out[14]_input_0_2 __vpr__unconn131 __vpr__unconn132 lut_$iopadmap$out[14]_output_0_0 
00100 1

.names __vpr__unconn133 __vpr__unconn134 lut_$iopadmap$out[13]_input_0_2 __vpr__unconn135 __vpr__unconn136 lut_$iopadmap$out[13]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_tmp[224]_clock_0_0 \
    D=dffre_tmp[224]_input_0_0 \
    E=dffre_tmp[224]_input_2_0 \
    R=dffre_tmp[224]_input_1_0 \
    Q=dffre_tmp[224]_output_0_0

.subckt dffre \
    C=dffre_tmp[192]_clock_0_0 \
    D=dffre_tmp[192]_input_0_0 \
    E=dffre_tmp[192]_input_2_0 \
    R=dffre_tmp[192]_input_1_0 \
    Q=dffre_tmp[192]_output_0_0

.subckt dffre \
    C=dffre_tmp[160]_clock_0_0 \
    D=dffre_tmp[160]_input_0_0 \
    E=dffre_tmp[160]_input_2_0 \
    R=dffre_tmp[160]_input_1_0 \
    Q=dffre_tmp[160]_output_0_0

.subckt dffre \
    C=dffre_tmp[128]_clock_0_0 \
    D=dffre_tmp[128]_input_0_0 \
    E=dffre_tmp[128]_input_2_0 \
    R=dffre_tmp[128]_input_1_0 \
    Q=dffre_tmp[128]_output_0_0

.subckt dffre \
    C=dffre_tmp[256]_clock_0_0 \
    D=dffre_tmp[256]_input_0_0 \
    E=dffre_tmp[256]_input_2_0 \
    R=dffre_tmp[256]_input_1_0 \
    Q=dffre_tmp[256]_output_0_0

.subckt dffre \
    C=dffre_tmp[288]_clock_0_0 \
    D=dffre_tmp[288]_input_0_0 \
    E=dffre_tmp[288]_input_2_0 \
    R=dffre_tmp[288]_input_1_0 \
    Q=dffre_tmp[288]_output_0_0

.subckt dffre \
    C=dffre_tmp[0]_clock_0_0 \
    D=dffre_tmp[0]_input_0_0 \
    E=dffre_tmp[0]_input_2_0 \
    R=dffre_tmp[0]_input_1_0 \
    Q=dffre_tmp[0]_output_0_0

.subckt dffre \
    C=dffre_tmp[32]_clock_0_0 \
    D=dffre_tmp[32]_input_0_0 \
    E=dffre_tmp[32]_input_2_0 \
    R=dffre_tmp[32]_input_1_0 \
    Q=dffre_tmp[32]_output_0_0

.subckt dffre \
    C=dffre_tmp[352]_clock_0_0 \
    D=dffre_tmp[352]_input_0_0 \
    E=dffre_tmp[352]_input_2_0 \
    R=dffre_tmp[352]_input_1_0 \
    Q=dffre_tmp[352]_output_0_0

.subckt dffre \
    C=dffre_tmp[320]_clock_0_0 \
    D=dffre_tmp[320]_input_0_0 \
    E=dffre_tmp[320]_input_2_0 \
    R=dffre_tmp[320]_input_1_0 \
    Q=dffre_tmp[320]_output_0_0

.subckt dffre \
    C=dffre_tmp[384]_clock_0_0 \
    D=dffre_tmp[384]_input_0_0 \
    E=dffre_tmp[384]_input_2_0 \
    R=dffre_tmp[384]_input_1_0 \
    Q=dffre_tmp[384]_output_0_0

.subckt dffre \
    C=dffre_tmp[416]_clock_0_0 \
    D=dffre_tmp[416]_input_0_0 \
    E=dffre_tmp[416]_input_2_0 \
    R=dffre_tmp[416]_input_1_0 \
    Q=dffre_tmp[416]_output_0_0

.subckt dffre \
    C=dffre_tmp[64]_clock_0_0 \
    D=dffre_tmp[64]_input_0_0 \
    E=dffre_tmp[64]_input_2_0 \
    R=dffre_tmp[64]_input_1_0 \
    Q=dffre_tmp[64]_output_0_0

.subckt dffre \
    C=dffre_tmp[96]_clock_0_0 \
    D=dffre_tmp[96]_input_0_0 \
    E=dffre_tmp[96]_input_2_0 \
    R=dffre_tmp[96]_input_1_0 \
    Q=dffre_tmp[96]_output_0_0

.subckt dffre \
    C=dffre_tmp[448]_clock_0_0 \
    D=dffre_tmp[448]_input_0_0 \
    E=dffre_tmp[448]_input_2_0 \
    R=dffre_tmp[448]_input_1_0 \
    Q=dffre_tmp[448]_output_0_0

.subckt dffre \
    C=dffre_tmp[67]_clock_0_0 \
    D=dffre_tmp[67]_input_0_0 \
    E=dffre_tmp[67]_input_2_0 \
    R=dffre_tmp[67]_input_1_0 \
    Q=dffre_tmp[67]_output_0_0

.subckt dffre \
    C=dffre_tmp[225]_clock_0_0 \
    D=dffre_tmp[225]_input_0_0 \
    E=dffre_tmp[225]_input_2_0 \
    R=dffre_tmp[225]_input_1_0 \
    Q=dffre_tmp[225]_output_0_0

.subckt dffre \
    C=dffre_tmp[193]_clock_0_0 \
    D=dffre_tmp[193]_input_0_0 \
    E=dffre_tmp[193]_input_2_0 \
    R=dffre_tmp[193]_input_1_0 \
    Q=dffre_tmp[193]_output_0_0

.subckt dffre \
    C=dffre_tmp[33]_clock_0_0 \
    D=dffre_tmp[33]_input_0_0 \
    E=dffre_tmp[33]_input_2_0 \
    R=dffre_tmp[33]_input_1_0 \
    Q=dffre_tmp[33]_output_0_0

.subckt dffre \
    C=dffre_tmp[1]_clock_0_0 \
    D=dffre_tmp[1]_input_0_0 \
    E=dffre_tmp[1]_input_2_0 \
    R=dffre_tmp[1]_input_1_0 \
    Q=dffre_tmp[1]_output_0_0

.subckt dffre \
    C=dffre_tmp[257]_clock_0_0 \
    D=dffre_tmp[257]_input_0_0 \
    E=dffre_tmp[257]_input_2_0 \
    R=dffre_tmp[257]_input_1_0 \
    Q=dffre_tmp[257]_output_0_0

.subckt dffre \
    C=dffre_tmp[289]_clock_0_0 \
    D=dffre_tmp[289]_input_0_0 \
    E=dffre_tmp[289]_input_2_0 \
    R=dffre_tmp[289]_input_1_0 \
    Q=dffre_tmp[289]_output_0_0

.subckt dffre \
    C=dffre_tmp[65]_clock_0_0 \
    D=dffre_tmp[65]_input_0_0 \
    E=dffre_tmp[65]_input_2_0 \
    R=dffre_tmp[65]_input_1_0 \
    Q=dffre_tmp[65]_output_0_0

.subckt dffre \
    C=dffre_tmp[97]_clock_0_0 \
    D=dffre_tmp[97]_input_0_0 \
    E=dffre_tmp[97]_input_2_0 \
    R=dffre_tmp[97]_input_1_0 \
    Q=dffre_tmp[97]_output_0_0

.subckt dffre \
    C=dffre_tmp[353]_clock_0_0 \
    D=dffre_tmp[353]_input_0_0 \
    E=dffre_tmp[353]_input_2_0 \
    R=dffre_tmp[353]_input_1_0 \
    Q=dffre_tmp[353]_output_0_0

.subckt dffre \
    C=dffre_tmp[321]_clock_0_0 \
    D=dffre_tmp[321]_input_0_0 \
    E=dffre_tmp[321]_input_2_0 \
    R=dffre_tmp[321]_input_1_0 \
    Q=dffre_tmp[321]_output_0_0

.subckt dffre \
    C=dffre_tmp[385]_clock_0_0 \
    D=dffre_tmp[385]_input_0_0 \
    E=dffre_tmp[385]_input_2_0 \
    R=dffre_tmp[385]_input_1_0 \
    Q=dffre_tmp[385]_output_0_0

.subckt dffre \
    C=dffre_tmp[417]_clock_0_0 \
    D=dffre_tmp[417]_input_0_0 \
    E=dffre_tmp[417]_input_2_0 \
    R=dffre_tmp[417]_input_1_0 \
    Q=dffre_tmp[417]_output_0_0

.subckt dffre \
    C=dffre_tmp[129]_clock_0_0 \
    D=dffre_tmp[129]_input_0_0 \
    E=dffre_tmp[129]_input_2_0 \
    R=dffre_tmp[129]_input_1_0 \
    Q=dffre_tmp[129]_output_0_0

.subckt dffre \
    C=dffre_tmp[161]_clock_0_0 \
    D=dffre_tmp[161]_input_0_0 \
    E=dffre_tmp[161]_input_2_0 \
    R=dffre_tmp[161]_input_1_0 \
    Q=dffre_tmp[161]_output_0_0

.subckt dffre \
    C=dffre_tmp[449]_clock_0_0 \
    D=dffre_tmp[449]_input_0_0 \
    E=dffre_tmp[449]_input_2_0 \
    R=dffre_tmp[449]_input_1_0 \
    Q=dffre_tmp[449]_output_0_0

.subckt dffre \
    C=dffre_tmp[99]_clock_0_0 \
    D=dffre_tmp[99]_input_0_0 \
    E=dffre_tmp[99]_input_2_0 \
    R=dffre_tmp[99]_input_1_0 \
    Q=dffre_tmp[99]_output_0_0

.subckt dffre \
    C=dffre_tmp[35]_clock_0_0 \
    D=dffre_tmp[35]_input_0_0 \
    E=dffre_tmp[35]_input_2_0 \
    R=dffre_tmp[35]_input_1_0 \
    Q=dffre_tmp[35]_output_0_0

.subckt dffre \
    C=dffre_tmp[3]_clock_0_0 \
    D=dffre_tmp[3]_input_0_0 \
    E=dffre_tmp[3]_input_2_0 \
    R=dffre_tmp[3]_input_1_0 \
    Q=dffre_tmp[3]_output_0_0

.subckt dffre \
    C=dffre_tmp[37]_clock_0_0 \
    D=dffre_tmp[37]_input_0_0 \
    E=dffre_tmp[37]_input_2_0 \
    R=dffre_tmp[37]_input_1_0 \
    Q=dffre_tmp[37]_output_0_0

.subckt dffre \
    C=dffre_tmp[69]_clock_0_0 \
    D=dffre_tmp[69]_input_0_0 \
    E=dffre_tmp[69]_input_2_0 \
    R=dffre_tmp[69]_input_1_0 \
    Q=dffre_tmp[69]_output_0_0

.subckt dffre \
    C=dffre_tmp[197]_clock_0_0 \
    D=dffre_tmp[197]_input_0_0 \
    E=dffre_tmp[197]_input_2_0 \
    R=dffre_tmp[197]_input_1_0 \
    Q=dffre_tmp[197]_output_0_0

.subckt dffre \
    C=dffre_tmp[229]_clock_0_0 \
    D=dffre_tmp[229]_input_0_0 \
    E=dffre_tmp[229]_input_2_0 \
    R=dffre_tmp[229]_input_1_0 \
    Q=dffre_tmp[229]_output_0_0

.subckt dffre \
    C=dffre_tmp[5]_clock_0_0 \
    D=dffre_tmp[5]_input_0_0 \
    E=dffre_tmp[5]_input_2_0 \
    R=dffre_tmp[5]_input_1_0 \
    Q=dffre_tmp[5]_output_0_0

.subckt dffre \
    C=dffre_tmp[101]_clock_0_0 \
    D=dffre_tmp[101]_input_0_0 \
    E=dffre_tmp[101]_input_2_0 \
    R=dffre_tmp[101]_input_1_0 \
    Q=dffre_tmp[101]_output_0_0

.subckt dffre \
    C=dffre_tmp[293]_clock_0_0 \
    D=dffre_tmp[293]_input_0_0 \
    E=dffre_tmp[293]_input_2_0 \
    R=dffre_tmp[293]_input_1_0 \
    Q=dffre_tmp[293]_output_0_0

.subckt dffre \
    C=dffre_tmp[261]_clock_0_0 \
    D=dffre_tmp[261]_input_0_0 \
    E=dffre_tmp[261]_input_2_0 \
    R=dffre_tmp[261]_input_1_0 \
    Q=dffre_tmp[261]_output_0_0

.subckt dffre \
    C=dffre_tmp[325]_clock_0_0 \
    D=dffre_tmp[325]_input_0_0 \
    E=dffre_tmp[325]_input_2_0 \
    R=dffre_tmp[325]_input_1_0 \
    Q=dffre_tmp[325]_output_0_0

.subckt dffre \
    C=dffre_tmp[357]_clock_0_0 \
    D=dffre_tmp[357]_input_0_0 \
    E=dffre_tmp[357]_input_2_0 \
    R=dffre_tmp[357]_input_1_0 \
    Q=dffre_tmp[357]_output_0_0

.subckt dffre \
    C=dffre_tmp[133]_clock_0_0 \
    D=dffre_tmp[133]_input_0_0 \
    E=dffre_tmp[133]_input_2_0 \
    R=dffre_tmp[133]_input_1_0 \
    Q=dffre_tmp[133]_output_0_0

.subckt dffre \
    C=dffre_tmp[165]_clock_0_0 \
    D=dffre_tmp[165]_input_0_0 \
    E=dffre_tmp[165]_input_2_0 \
    R=dffre_tmp[165]_input_1_0 \
    Q=dffre_tmp[165]_output_0_0

.subckt dffre \
    C=dffre_tmp[389]_clock_0_0 \
    D=dffre_tmp[389]_input_0_0 \
    E=dffre_tmp[389]_input_2_0 \
    R=dffre_tmp[389]_input_1_0 \
    Q=dffre_tmp[389]_output_0_0

.subckt dffre \
    C=dffre_tmp[421]_clock_0_0 \
    D=dffre_tmp[421]_input_0_0 \
    E=dffre_tmp[421]_input_2_0 \
    R=dffre_tmp[421]_input_1_0 \
    Q=dffre_tmp[421]_output_0_0

.subckt dffre \
    C=dffre_tmp[4]_clock_0_0 \
    D=dffre_tmp[4]_input_0_0 \
    E=dffre_tmp[4]_input_2_0 \
    R=dffre_tmp[4]_input_1_0 \
    Q=dffre_tmp[4]_output_0_0

.subckt dffre \
    C=dffre_tmp[36]_clock_0_0 \
    D=dffre_tmp[36]_input_0_0 \
    E=dffre_tmp[36]_input_2_0 \
    R=dffre_tmp[36]_input_1_0 \
    Q=dffre_tmp[36]_output_0_0

.subckt dffre \
    C=dffre_tmp[100]_clock_0_0 \
    D=dffre_tmp[100]_input_0_0 \
    E=dffre_tmp[100]_input_2_0 \
    R=dffre_tmp[100]_input_1_0 \
    Q=dffre_tmp[100]_output_0_0

.subckt dffre \
    C=dffre_tmp[68]_clock_0_0 \
    D=dffre_tmp[68]_input_0_0 \
    E=dffre_tmp[68]_input_2_0 \
    R=dffre_tmp[68]_input_1_0 \
    Q=dffre_tmp[68]_output_0_0

.subckt dffre \
    C=dffre_tmp[260]_clock_0_0 \
    D=dffre_tmp[260]_input_0_0 \
    E=dffre_tmp[260]_input_2_0 \
    R=dffre_tmp[260]_input_1_0 \
    Q=dffre_tmp[260]_output_0_0

.subckt dffre \
    C=dffre_tmp[292]_clock_0_0 \
    D=dffre_tmp[292]_input_0_0 \
    E=dffre_tmp[292]_input_2_0 \
    R=dffre_tmp[292]_input_1_0 \
    Q=dffre_tmp[292]_output_0_0

.subckt dffre \
    C=dffre_tmp[132]_clock_0_0 \
    D=dffre_tmp[132]_input_0_0 \
    E=dffre_tmp[132]_input_2_0 \
    R=dffre_tmp[132]_input_1_0 \
    Q=dffre_tmp[132]_output_0_0

.subckt dffre \
    C=dffre_tmp[164]_clock_0_0 \
    D=dffre_tmp[164]_input_0_0 \
    E=dffre_tmp[164]_input_2_0 \
    R=dffre_tmp[164]_input_1_0 \
    Q=dffre_tmp[164]_output_0_0

.subckt dffre \
    C=dffre_tmp[356]_clock_0_0 \
    D=dffre_tmp[356]_input_0_0 \
    E=dffre_tmp[356]_input_2_0 \
    R=dffre_tmp[356]_input_1_0 \
    Q=dffre_tmp[356]_output_0_0

.subckt dffre \
    C=dffre_tmp[324]_clock_0_0 \
    D=dffre_tmp[324]_input_0_0 \
    E=dffre_tmp[324]_input_2_0 \
    R=dffre_tmp[324]_input_1_0 \
    Q=dffre_tmp[324]_output_0_0

.subckt dffre \
    C=dffre_tmp[388]_clock_0_0 \
    D=dffre_tmp[388]_input_0_0 \
    E=dffre_tmp[388]_input_2_0 \
    R=dffre_tmp[388]_input_1_0 \
    Q=dffre_tmp[388]_output_0_0

.subckt dffre \
    C=dffre_tmp[420]_clock_0_0 \
    D=dffre_tmp[420]_input_0_0 \
    E=dffre_tmp[420]_input_2_0 \
    R=dffre_tmp[420]_input_1_0 \
    Q=dffre_tmp[420]_output_0_0

.subckt dffre \
    C=dffre_tmp[196]_clock_0_0 \
    D=dffre_tmp[196]_input_0_0 \
    E=dffre_tmp[196]_input_2_0 \
    R=dffre_tmp[196]_input_1_0 \
    Q=dffre_tmp[196]_output_0_0

.subckt dffre \
    C=dffre_tmp[228]_clock_0_0 \
    D=dffre_tmp[228]_input_0_0 \
    E=dffre_tmp[228]_input_2_0 \
    R=dffre_tmp[228]_input_1_0 \
    Q=dffre_tmp[228]_output_0_0

.subckt dffre \
    C=dffre_tmp[452]_clock_0_0 \
    D=dffre_tmp[452]_input_0_0 \
    E=dffre_tmp[452]_input_2_0 \
    R=dffre_tmp[452]_input_1_0 \
    Q=dffre_tmp[452]_output_0_0

.subckt dffre \
    C=dffre_tmp[454]_clock_0_0 \
    D=dffre_tmp[454]_input_0_0 \
    E=dffre_tmp[454]_input_2_0 \
    R=dffre_tmp[454]_input_1_0 \
    Q=dffre_tmp[454]_output_0_0

.subckt dffre \
    C=dffre_tmp[131]_clock_0_0 \
    D=dffre_tmp[131]_input_0_0 \
    E=dffre_tmp[131]_input_2_0 \
    R=dffre_tmp[131]_input_1_0 \
    Q=dffre_tmp[131]_output_0_0

.subckt dffre \
    C=dffre_tmp[163]_clock_0_0 \
    D=dffre_tmp[163]_input_0_0 \
    E=dffre_tmp[163]_input_2_0 \
    R=dffre_tmp[163]_input_1_0 \
    Q=dffre_tmp[163]_output_0_0

.subckt dffre \
    C=dffre_tmp[227]_clock_0_0 \
    D=dffre_tmp[227]_input_0_0 \
    E=dffre_tmp[227]_input_2_0 \
    R=dffre_tmp[227]_input_1_0 \
    Q=dffre_tmp[227]_output_0_0

.subckt dffre \
    C=dffre_tmp[195]_clock_0_0 \
    D=dffre_tmp[195]_input_0_0 \
    E=dffre_tmp[195]_input_2_0 \
    R=dffre_tmp[195]_input_1_0 \
    Q=dffre_tmp[195]_output_0_0

.subckt dffre \
    C=dffre_tmp[387]_clock_0_0 \
    D=dffre_tmp[387]_input_0_0 \
    E=dffre_tmp[387]_input_2_0 \
    R=dffre_tmp[387]_input_1_0 \
    Q=dffre_tmp[387]_output_0_0

.subckt dffre \
    C=dffre_tmp[419]_clock_0_0 \
    D=dffre_tmp[419]_input_0_0 \
    E=dffre_tmp[419]_input_2_0 \
    R=dffre_tmp[419]_input_1_0 \
    Q=dffre_tmp[419]_output_0_0

.subckt dffre \
    C=dffre_tmp[259]_clock_0_0 \
    D=dffre_tmp[259]_input_0_0 \
    E=dffre_tmp[259]_input_2_0 \
    R=dffre_tmp[259]_input_1_0 \
    Q=dffre_tmp[259]_output_0_0

.subckt dffre \
    C=dffre_tmp[291]_clock_0_0 \
    D=dffre_tmp[291]_input_0_0 \
    E=dffre_tmp[291]_input_2_0 \
    R=dffre_tmp[291]_input_1_0 \
    Q=dffre_tmp[291]_output_0_0

.subckt dffre \
    C=dffre_tmp[455]_clock_0_0 \
    D=dffre_tmp[455]_input_0_0 \
    E=dffre_tmp[455]_input_2_0 \
    R=dffre_tmp[455]_input_1_0 \
    Q=dffre_tmp[455]_output_0_0

.subckt dffre \
    C=dffre_tmp[451]_clock_0_0 \
    D=dffre_tmp[451]_input_0_0 \
    E=dffre_tmp[451]_input_2_0 \
    R=dffre_tmp[451]_input_1_0 \
    Q=dffre_tmp[451]_output_0_0

.subckt dffre \
    C=dffre_tmp[453]_clock_0_0 \
    D=dffre_tmp[453]_input_0_0 \
    E=dffre_tmp[453]_input_2_0 \
    R=dffre_tmp[453]_input_1_0 \
    Q=dffre_tmp[453]_output_0_0

.subckt dffre \
    C=dffre_tmp[323]_clock_0_0 \
    D=dffre_tmp[323]_input_0_0 \
    E=dffre_tmp[323]_input_2_0 \
    R=dffre_tmp[323]_input_1_0 \
    Q=dffre_tmp[323]_output_0_0

.subckt dffre \
    C=dffre_tmp[355]_clock_0_0 \
    D=dffre_tmp[355]_input_0_0 \
    E=dffre_tmp[355]_input_2_0 \
    R=dffre_tmp[355]_input_1_0 \
    Q=dffre_tmp[355]_output_0_0

.subckt dffre \
    C=dffre_d_in0[0]_clock_0_0 \
    D=dffre_d_in0[0]_input_0_0 \
    E=dffre_d_in0[0]_input_2_0 \
    R=dffre_d_in0[0]_input_1_0 \
    Q=dffre_d_in0[0]_output_0_0

.subckt dffre \
    C=dffre_d_in6[0]_clock_0_0 \
    D=dffre_d_in6[0]_input_0_0 \
    E=dffre_d_in6[0]_input_2_0 \
    R=dffre_d_in6[0]_input_1_0 \
    Q=dffre_d_in6[0]_output_0_0

.subckt dffre \
    C=dffre_d_in0[1]_clock_0_0 \
    D=dffre_d_in0[1]_input_0_0 \
    E=dffre_d_in0[1]_input_2_0 \
    R=dffre_d_in0[1]_input_1_0 \
    Q=dffre_d_in0[1]_output_0_0

.subckt dffre \
    C=dffre_d_in6[1]_clock_0_0 \
    D=dffre_d_in6[1]_input_0_0 \
    E=dffre_d_in6[1]_input_2_0 \
    R=dffre_d_in6[1]_input_1_0 \
    Q=dffre_d_in6[1]_output_0_0

.subckt dffre \
    C=dffre_d_in10[2]_clock_0_0 \
    D=dffre_d_in10[2]_input_0_0 \
    E=dffre_d_in10[2]_input_2_0 \
    R=dffre_d_in10[2]_input_1_0 \
    Q=dffre_d_in10[2]_output_0_0

.subckt dffre \
    C=dffre_d_in0[3]_clock_0_0 \
    D=dffre_d_in0[3]_input_0_0 \
    E=dffre_d_in0[3]_input_2_0 \
    R=dffre_d_in0[3]_input_1_0 \
    Q=dffre_d_in0[3]_output_0_0


.end
