<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.2 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/spCORE_0/inst/acc_enable_wire[5:3]" gui_info="Trigger Setup=0"/>
    <Object name="design_1_i/spCORE_0/inst/acc_enable_wire_1[1:1]" gui_info="Trigger Setup=1"/>
    <Object name="design_1_i/spCORE_0/inst/instr_req_int_reg" gui_info="Trigger Setup=2"/>
    <Object name="design_1_i/spCORE_0/inst/instr_valid" gui_info="Trigger Setup=3"/>
    <Object name="design_1_i/spCORE_0/inst/instr_word[51:0]" gui_info="Trigger Setup=4"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[3:1]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spCORE_0/inst/acc_enable_wire[5]"/>
        <net name="design_1_i/spCORE_0/inst/acc_enable_wire[4]"/>
        <net name="design_1_i/spCORE_0/inst/acc_enable_wire[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spCORE_0/inst/acc_enable_wire_1[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spCORE_0/inst/instr_req_int_reg"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spCORE_0/inst/instr_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq52&apos;hX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq52&apos;hX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[51:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq52&apos;hX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/spCORE_0/inst/instr_word[51]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[50]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[49]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[48]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[47]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[46]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[45]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[44]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[43]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[42]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[41]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[40]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[39]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[38]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[37]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[36]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[35]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[34]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[33]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[32]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[31]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[30]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[29]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[28]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[27]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[26]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[25]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[24]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[23]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[22]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[21]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[20]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[19]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[18]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[17]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[16]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[15]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[14]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[13]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[12]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[11]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[10]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[9]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[8]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[7]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[6]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[5]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[4]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[3]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[2]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[1]"/>
        <net name="design_1_i/spCORE_0/inst/instr_word[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
