// Seed: 1602482870
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd96,
    parameter id_8 = 32'd81
) (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 _id_4,
    output tri id_5,
    output wire id_6,
    input wor id_7,
    input supply1 _id_8,
    output tri id_9
);
  wire [id_8 : id_4] id_11;
  assign id_9 = id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  timeprecision 1ps;
  assign id_9 = (id_4 == 1);
  wire  id_12;
  logic id_13;
  ;
  parameter id_14 = 1 ^ 1;
  wire id_15, id_16;
endmodule
