// Seed: 2026080804
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri0 id_3, id_4;
  uwire id_5 = id_4;
  wire id_6, id_7, id_8;
  logic [7:0] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign id_9[1'b0] = (1 == id_3);
  wire id_11 = id_6;
  xor primCall (id_1, id_8, id_3, id_7, id_9, id_10, id_5, id_4);
  wor id_12 = 1, id_13;
  wire id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  wire id_25;
endmodule
