
FreqRelay.elf:     file format elf32-littlenios2
FreqRelay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001e8d0 memsz 0x0001e8d0 flags r-x
    LOAD off    0x00020000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00020000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x0000281c memsz 0x0007fc20 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  00020000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001e69c  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000097c  08000000  08000000  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ea0  0800097c  0800097c  0002097c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d4a9  0800281c  0800281c  0002281c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001e8f0  0001e8f0  0002281c  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0002281c  2**0
                  CONTENTS
  8 .sdram        00000000  0807fc20  0807fc20  0002281c  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0002281c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001190  00000000  00000000  00022840  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0003071f  00000000  00000000  000239d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000bab0  00000000  00000000  000540ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000103bd  00000000  00000000  0005fb9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000443c  00000000  00000000  0006ff5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006347  00000000  00000000  00074398  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0001c67f  00000000  00000000  0007a6df  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00096d60  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001a78  00000000  00000000  00096db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0009e739  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  0009e73c  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  0009e741  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0009e742  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0009e743  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0009e747  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0009e74b  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  0009e74f  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  0009e758  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  0009e761  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  0009e76a  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 0000000f  00000000  00000000  0009e76f  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  0009e77e  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
0800097c l    d  .rwdata	00000000 .rwdata
0800281c l    d  .bss	00000000 .bss
0001e8f0 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fc20 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../FreqRelay_bsp/obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002900 l     O .bss	00000028 pxReadyCoRoutineLists
08002928 l     O .bss	00000014 xDelayedCoRoutineList1
0800293c l     O .bss	00000014 xDelayedCoRoutineList2
0800281c l     O .bss	00000004 pxDelayedCoRoutineList
08002820 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002950 l     O .bss	00000014 xPendingReadyCoRoutineList
08002828 l     O .bss	00000004 uxTopCoRoutineReadyPriority
0800282c l     O .bss	00000004 xCoRoutineTickCount
08002830 l     O .bss	00000004 xLastTickCount
08002834 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002964 l     O .bss	0007d000 xHeap
080027bc l     O .rwdata	00000002 heapSTRUCT_SIZE
080027c0 l     O .rwdata	00000004 xTotalHeapSize
08002838 l     O .bss	00000008 xStart
08002840 l     O .bss	00000004 pxEnd
080027c4 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f964 l     O .bss	000000f0 pxReadyTasksLists
0807fa54 l     O .bss	00000014 xDelayedTaskList1
0807fa68 l     O .bss	00000014 xDelayedTaskList2
08002848 l     O .bss	00000004 pxDelayedTaskList
0800284c l     O .bss	00000004 pxOverflowDelayedTaskList
0807fa7c l     O .bss	00000014 xPendingReadyList
0807fa90 l     O .bss	00000014 xTasksWaitingTermination
08002850 l     O .bss	00000004 uxTasksDeleted
08002854 l     O .bss	00000004 uxCurrentNumberOfTasks
08002858 l     O .bss	00000004 xTickCount
0800285c l     O .bss	00000004 uxTopReadyPriority
08002860 l     O .bss	00000004 xSchedulerRunning
08002864 l     O .bss	00000004 uxPendedTicks
08002868 l     O .bss	00000004 xYieldPending
0800286c l     O .bss	00000004 xNumOfOverflows
08002870 l     O .bss	00000004 uxTaskNumber
080027c8 l     O .rwdata	00000004 xNextTaskUnblockTime
08002874 l     O .bss	00000004 uxSchedulerSuspended
00003ccc l     F .text	000000c4 prvAllocateTCBAndStack
000039a0 l     F .text	0000014c prvInitialiseTCBVariables
00003aec l     F .text	000000ac prvInitialiseTaskLists
00003e98 l     F .text	00000068 prvResetNextTaskUnblockTime
00003c40 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003984 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2857
00003b98 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003e54 l     F .text	00000044 prvDeleteTCB
00003d90 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807faa4 l     O .bss	00000014 xActiveTimerList1
0807fab8 l     O .bss	00000014 xActiveTimerList2
08002878 l     O .bss	00000004 pxCurrentTimerList
0800287c l     O .bss	00000004 pxOverflowTimerList
08002880 l     O .bss	00000004 xTimerQueue
000050f8 l     F .text	0000007c prvCheckForValidListAndQueue
00004bd4 l     F .text	0000003c prvTimerTask
00004b1c l     F .text	000000b8 prvProcessExpiredTimer
00004d74 l     F .text	000000dc prvInsertTimerInActiveList
00004cb0 l     F .text	00000060 prvGetNextExpireTime
00004c10 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004e50 l     F .text	00000198 prvProcessReceivedCommands
00004d10 l     F .text	00000064 prvSampleTimeNow
08002884 l     O .bss	00000004 xLastTime.2768
00004fe8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 hello_freqRelay.c
000051f4 l     F .text	00000054 vKeyboardISRHandler
00005248 l     F .text	000000a8 vSystemResetISRHandler
000052f0 l     F .text	000000a4 vFrequencyISRHandler
00005394 l     F .text	000000a8 vFailSafeISRHandler
0000543c l     F .text	000001b0 vSystemMonitorTask
00005b48 l     F .text	00000040 vCheckActuatorStatus
000055ec l     F .text	00000264 vFrequencyAnalyzerTask
00005850 l     F .text	00000094 vWriteLoadDecision
000058e4 l     F .text	00000264 vMakeLoadDecision
00005b88 l     F .text	00000220 vLoadActuatorTask
00005da8 l     F .text	00000250 vInitializeVGA
00005ff8 l     F .text	000005d0 vDrawFrequencyPlot
000065c8 l     F .text	000000d0 vManualOverrideTask
00006698 l     F .text	00000158 vVGADisplayTask
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 rand.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800044e l     O .rodata	00000010 zeroes.4389
0800045e l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
0800046e l     O .rodata	00000010 zeroes.4404
0000d304 l     F .text	000000bc __sbprintf
0800047e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000d514 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000f044 l     F .text	00000008 __fp_unlock
0000f058 l     F .text	0000019c __sinit.part.1
0000f1f4 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0800097c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000dc0 l     O .rwdata	00000020 lc_ctype_charset
08000da0 l     O .rwdata	00000020 lc_message_charset
08000de0 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080004b0 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
080005e4 l     O .rodata	00000010 blanks.4332
080005d4 l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
0001378c l     F .text	000000fc __sprint_r.part.0
08000604 l     O .rodata	00000010 blanks.4348
080005f4 l     O .rodata	00000010 zeroes.4349
00014d18 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00016bf4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00016d00 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00016d2c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00016e18 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00016ef8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
000170cc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002800 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00017318 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0001744c l     F .text	00000034 alt_dev_reg
080013c8 l     O .rwdata	000000dc flash_controller
080014a4 l     O .rwdata	00001060 jtag_uart
08002504 l     O .rwdata	00000120 character_lcd
08002624 l     O .rwdata	000000c4 uart
080026e8 l     O .rwdata	00000038 ps2
08002720 l     O .rwdata	00000048 video_character_buffer_with_dma
08002768 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0001780c l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
0001865c l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00019704 l     F .text	00000210 altera_avalon_jtag_uart_irq
00019914 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002804 l     O .rwdata	00000004 colstart
00019f4c l     F .text	000000b8 lcd_write_command
0001a004 l     F .text	000000d8 lcd_write_data
0001a0dc l     F .text	000000d0 lcd_clear_screen
0001a1ac l     F .text	000001f0 lcd_repaint_screen
0001a39c l     F .text	000000cc lcd_scroll_up
0001a468 l     F .text	000002ac lcd_handle_escape
0001abe8 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0001ae24 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0001b0c8 l     F .text	000000a0 altera_avalon_uart_irq
0001b168 l     F .text	000000e4 altera_avalon_uart_rxirq
0001b24c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0001b3e8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0001b600 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0001d1d0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0001d4bc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0001d5fc l     F .text	0000003c alt_get_errno
0001d638 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001dddc l     F .text	000000cc alt_write_word_amd
0001dcc0 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001e0b4 l     F .text	0000017c alt_unlock_block_intel
0001e230 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080007fb l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
000119c4 g     F .text	00000074 _mprec_log10
00011ab0 g     F .text	0000008c __any_on
000152b4 g     F .text	00000054 _isatty_r
080004bc g     O .rodata	00000028 __mprec_tinytens
00017008 g     F .text	0000007c alt_main
0001ca4c g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
00008c6c g     F .text	000000c0 _puts_r
00018120 g     F .text	00000040 alt_read_query_entry_32bit
0001ba34 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807fb20 g     O .bss	00000100 alt_irq
00015308 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000035a4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
000178d0 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00016ac4 g     F .text	00000088 .hidden __eqdf2
0807fc20 g       *ABS*	00000000 __alt_heap_start
00004964 g     F .text	000000ac xTimerCreate
00008c30 g     F .text	0000003c printf
00015520 g     F .text	0000009c _wcrtomb_r
00012240 g     F .text	0000005c __sseek
0000f394 g     F .text	00000010 __sinit
000153c8 g     F .text	00000140 __swbuf_r
0001c020 g     F .text	000000fc alt_up_char_buffer_string
0001b84c g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000fe5c g     F .text	0000007c _setlocale_r
0000f1fc g     F .text	00000068 __sfmoreglue
000170a8 g     F .text	00000024 __malloc_unlock
0001bbd4 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
0001bf54 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
000109e4 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
00004198 g     F .text	00000054 vTaskEnterCritical
0000f37c g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
00010b40 g     F .text	000000a8 _Balloc
0001c1b4 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
000073bc g     F .text	000000dc .hidden __gtdf2
000182b8 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
0001c178 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002844 g     O .bss	00000004 pxCurrentTCB
00015258 g     F .text	0000005c _fstat_r
00017dc4 g     F .text	000002e0 alt_flash_program_block
080028e4 g     O .bss	00000004 errno
000121bc g     F .text	00000008 __seofread
00012550 g     F .text	0000123c ___svfiprintf_internal_r
080028f0 g     O .bss	00000004 alt_argv
0000449c g     F .text	00000188 xTaskNotify
0800a7bc g       *ABS*	00000000 _gp
0001d9f4 g     F .text	00000030 usleep
0001c348 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
00000ab4 g     F .text	0000019c xEventGroupWaitBits
08001248 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00003014 g     F .text	00000048 vTaskEndScheduler
0001d370 g     F .text	00000090 alt_find_dev
00008990 g     F .text	00000148 memcpy
00003538 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
0001c11c g     F .text	0000005c alt_up_char_buffer_clear
0000f04c g     F .text	0000000c _cleanup_r
00008620 g     F .text	000000dc .hidden __floatsidf
0001d580 g     F .text	0000007c alt_io_redirect
00007498 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001e8f0 g       *ABS*	00000000 __DTOR_END__
00008d2c g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
000120a0 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
00011920 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00014cfc g     F .text	0000001c __vfiprintf_internal
0001c404 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
00019b0c g     F .text	0000021c altera_avalon_jtag_uart_read
00008c00 g     F .text	00000030 _printf_r
00008858 g     F .text	00000064 .hidden __udivsi3
00016e54 g     F .text	000000a4 isatty
0800050c g     O .rodata	000000c8 __mprec_tens
00003df4 g     F .text	00000060 uxTaskGetStackHighWaterMark
0001c83c g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000fed8 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
080028e0 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
080027d4 g     O .rwdata	00000004 __mb_cur_max
0000ff08 g     F .text	0000000c _localeconv_r
00010f4c g     F .text	0000003c __i2b
0000f818 g     F .text	000004bc __sfvwrite_r
00012114 g     F .text	00000054 _sbrk_r
0001dea8 g     F .text	00000080 alt_program_intel
0001cd60 g     F .text	00000084 helper_plot_pixel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00015368 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
0001d158 g     F .text	00000078 alt_dcache_flush
080027f4 g     O .rwdata	00000004 alt_max_fd
000180a4 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00014f4c g     F .text	000000f0 _fclose_r
0001b880 g     F .text	00000030 read_num_bytes_available
0001df28 g     F .text	0000018c alt_erase_block_intel
0000f014 g     F .text	00000030 fflush
080028dc g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
0001b7e8 g     F .text	00000034 read_RI_bit
00016218 g     F .text	000008ac .hidden __adddf3
000116c8 g     F .text	0000010c __b2d
0001c438 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
00015ce0 g     F .text	00000538 .hidden __umoddi3
00016f34 g     F .text	000000d4 lseek
080027cc g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
00011b3c g     F .text	00000564 _realloc_r
0807fc20 g       *ABS*	00000000 __bss_end
0001c560 g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
0001d8ec g     F .text	00000108 alt_tick
00015768 g     F .text	00000578 .hidden __udivdi3
000151b4 g     F .text	00000024 _fputwc_r
080004e4 g     O .rodata	00000028 __mprec_bigtens
00010d30 g     F .text	00000104 __s2b
00016b4c g     F .text	000000a8 .hidden __floatunsidf
00011408 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
0001b024 g     F .text	000000a4 altera_avalon_uart_init
08002888 g     O .bss	00000006 gLoadDecision
0001b8e4 g     F .text	0000002c read_data_byte
0000f3b4 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
0001d850 g     F .text	0000009c alt_alarm_stop
0001b81c g     F .text	00000030 read_RE_bit
080028e8 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001220 g     O .rwdata	00000028 alt_dev_null
000031cc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
000185c0 g     F .text	0000009c alt_set_flash_algorithm_func
0001ba94 g     F .text	00000074 alt_up_ps2_write_data_byte
00010e34 g     F .text	00000068 __hi0bits
0001cc98 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
000085a0 g     F .text	00000080 .hidden __fixdfsi
0800288e g     O .bss	00000004 gSystemStatus
0000409c g     F .text	000000fc xTaskPriorityDisinherit
00018160 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080027ec g     O .rwdata	00000008 alt_dev_list
00017354 g     F .text	000000f8 write
0807faf4 g     O .bss	0000002c gFrequencyData
0001cde4 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
00003690 g     F .text	000000f4 xTaskRemoveFromEventList
00016d68 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
00007498 g     F .text	000000f4 .hidden __ledf2
00019414 g     F .text	000000d8 alt_check_primary_table
00011180 g     F .text	00000140 __pow5mult
000138a0 g     F .text	0000145c ___vfiprintf_internal_r
080028d4 g     O .bss	00000004 __nlocale_changed
000088bc g     F .text	00000058 .hidden __umodsi3
00017c04 g     F .text	00000064 alt_flash_cfi_read
00018358 g     F .text	00000038 alt_write_native_8bit
0807fc20 g       *ABS*	00000000 end
0001bdc4 g     F .text	00000098 alt_up_ps2_write_fd
000181a4 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
08002894 g     O .bss	00000004 xFreqDataQueue
0001a714 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
0001be98 g     F .text	00000080 alt_up_char_buffer_init
0001b63c g     F .text	000001ac altera_avalon_uart_write
000186dc g     F .text	000005c8 alt_read_cfi_table
00019650 g     F .text	000000b4 altera_avalon_jtag_uart_init
00004290 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001e8f0 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
0001aea0 g     F .text	00000074 alt_avalon_timer_sc_init
0001af74 g     F .text	00000060 altera_avalon_uart_write_fd
000086fc g     F .text	00000064 .hidden __clzsi2
0001afd4 g     F .text	00000050 altera_avalon_uart_close_fd
00019d28 g     F .text	00000224 altera_avalon_jtag_uart_write
00017840 g     F .text	00000090 alt_flash_cfi_init
0000f3a4 g     F .text	00000004 __sfp_lock_acquire
00010900 g     F .text	000000e4 memchr
08002898 g     O .bss	00000004 xFreqAnalyzerTask
0000b0f0 g     F .text	000021f8 ___vfprintf_internal_r
00008dbc g     F .text	00000058 _sprintf_r
00003898 g     F .text	000000c4 xTaskCheckForTimeOut
0800289c g     O .bss	00000006 gActuator
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000f508 g     F .text	00000310 _free_r
0000fee4 g     F .text	00000010 __locale_mb_cur_max
08002824 g     O .bss	00000004 pxCurrentCoRoutine
0001e73c g     F .text	00000180 __call_exitprocs
080028d0 g     O .bss	00000004 __mlocale_changed
000042c8 g     F .text	000000cc ulTaskNotifyTake
080027d8 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
080028f8 g     O .bss	00000004 _alt_tick_rate
0000305c g     F .text	0000002c vTaskSuspendAll
000031f4 g     F .text	0000002c xTaskGetTickCountFromISR
00008d58 g     F .text	00000064 rand
000112c0 g     F .text	00000148 __lshift
080028fc g     O .bss	00000004 _alt_nticks
00017108 g     F .text	000000fc read
000174b8 g     F .text	00000354 alt_sys_init
00012380 g     F .text	000001d0 __ssprint_r
000015fc g     F .text	00000098 uxListRemove
0001e624 g     F .text	00000118 __register_exitproc
0001bce0 g     F .text	00000058 alt_up_ps2_clear_fifo
000180e0 g     F .text	00000040 alt_read_query_entry_16bit
00010f88 g     F .text	000001f8 __multiply
000199b4 g     F .text	00000068 altera_avalon_jtag_uart_close
00003f74 g     F .text	00000128 vTaskPriorityInherit
0807facc g     O .bss	00000028 __malloc_current_mallinfo
000183fc g     F .text	000001c4 alt_set_flash_width_func
000117d4 g     F .text	0000014c __d2b
080028a4 g     O .bss	00000004 xConfigRegsMutex
00003404 g     F .text	00000134 vTaskSwitchContext
00004624 g     F .text	000001bc xTaskNotifyFromISR
080028a8 g     O .bss	00000004 pixel_buf
000194ec g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001e534 g     F .text	000000a4 alt_get_fd
00003624 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001e304 g     F .text	00000128 alt_busy_sleep
00014e34 g     F .text	00000054 _close_r
00004394 g     F .text	00000108 xTaskNotifyWait
0001dab0 g     F .text	00000210 alt_erase_block_amd
00008914 g     F .text	0000007c memcmp
000195ac g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fc20 g       *ABS*	00000000 __alt_stack_base
000195fc g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004a10 g     F .text	000000dc xTimerGenericCommand
0000d3c0 g     F .text	00000154 __swsetup_r
00018ca4 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
00006ad4 g     F .text	000008e8 .hidden __divdf3
0000f264 g     F .text	00000118 __sfp
00011a38 g     F .text	00000078 __copybits
00003220 g     F .text	00000020 uxTaskGetNumberOfTasks
08000e18 g     O .rwdata	00000408 __malloc_av_
0000f3b0 g     F .text	00000004 __sinit_lock_release
0000758c g     F .text	00000718 .hidden __muldf3
00012168 g     F .text	00000054 __sread
0001e42c g     F .text	00000108 alt_find_file
0001d20c g     F .text	000000a4 alt_dev_llist_insert
00017084 g     F .text	00000024 __malloc_lock
00017268 g     F .text	000000b0 sbrk
00008f18 g     F .text	000021d8 ___svfprintf_internal_r
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000efb8 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00014e88 g     F .text	000000c4 _calloc_r
08002808 g     O .rwdata	00000008 alt_flash_dev_list
0001826c g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
080028ac g     O .bss	00000004 char_buf
0800281c g       *ABS*	00000000 __bss_start
00008ad8 g     F .text	00000128 memset
000067f0 g     F .text	000002e4 main
080028f4 g     O .bss	00000004 alt_envp
080028b0 g     O .bss	00000004 xLoadActuatorTask
080028d8 g     O .bss	00000004 __malloc_max_total_mem
0001c3a4 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
0001bf18 g     F .text	0000003c alt_up_char_buffer_open_dev
0001954c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00015508 g     F .text	00000018 __swbuf
00008d40 g     F .text	00000018 srand
00001524 g     F .text	000000d8 vListInsert
080028b4 g     O .bss	00000004 xSystemMonitorTask
0001ac94 g     F .text	00000130 altera_avalon_lcd_16207_init
0001229c g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0001503c g     F .text	00000014 fclose
000048f8 g     F .text	0000006c xTimerCreateTimerTask
0001bc70 g     F .text	00000070 alt_up_ps2_read_data_byte
080028b8 g     O .bss	00000004 xManualOverrideTask
0000d714 g     F .text	00001688 _dtoa_r
000100f4 g     F .text	0000080c _malloc_r
0001567c g     F .text	00000030 __ascii_wctomb
00004aec g     F .text	00000030 pcTimerGetTimerName
080027f8 g     O .rwdata	00000004 alt_errno
00002e0c g     F .text	000000f0 vTaskDelayUntil
00018308 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000fcd4 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00017c68 g     F .text	0000015c alt_write_value_to_flash
00003f00 g     F .text	00000028 xTaskGetCurrentTaskHandle
0001be5c g     F .text	0000003c alt_up_ps2_open_dev
00018390 g     F .text	00000038 alt_write_native_16bit
00008760 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000f3e4 g     F .text	00000124 _malloc_trim_r
0001b9d8 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001e8f0 g       *ABS*	00000000 __CTOR_END__
000122a4 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001e8f0 g       *ABS*	00000000 __DTOR_LIST__
080028bc g     O .bss	00000004 xShedRegsMutex
00016ac4 g     F .text	00000088 .hidden __nedf2
00017480 g     F .text	00000038 alt_irq_init
00003784 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00017204 g     F .text	00000064 alt_release_fd
00003088 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
0001b8b0 g     F .text	00000034 read_data_valid
00008e14 g     F .text	0000006c sprintf
08000308 g     O .rodata	00000100 .hidden __clz_tab
00002f74 g     F .text	000000a0 vTaskStartScheduler
080028cc g     O .bss	00000004 _PathLocale
0001bb70 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001e5d8 g     F .text	00000014 atexit
00014dd4 g     F .text	00000060 _write_r
0000ff14 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000051c4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
080027d0 g     O .rwdata	00000004 _impure_ptr
080028ec g     O .bss	00000004 alt_argc
0000ed9c g     F .text	0000021c __sflush_r
0001d310 g     F .text	00000060 _do_dtors
0000ff00 g     F .text	00000008 __locale_cjk_lang
00011664 g     F .text	00000064 __ulp
0000f3cc g     F .text	00000018 __fp_unlock_all
0000395c g     F .text	00000028 vTaskMissedYield
0001adc4 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
080027e4 g     O .rwdata	00000008 alt_fs_list
080028c0 g     O .bss	00000004 xFreqResultQueue
0001821c g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00003240 g     F .text	000001c4 xTaskIncrementTick
0000ff2c g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
0800281c g       *ABS*	00000000 _edata
0001af14 g     F .text	00000060 altera_avalon_uart_read_fd
0807fc20 g       *ABS*	00000000 _end
0001d400 g     F .text	00000068 alt_flash_open_dev
00015050 g     F .text	00000164 __fputwc
00019a1c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
080028c4 g     O .bss	00000004 xActuatorStatusMutex
00005174 g     F .text	00000050 xTimerIsTimerActive
000121c4 g     F .text	0000007c __swrite
080027dc g     O .rwdata	00000004 __malloc_trim_threshold
0001da24 g     F .text	00000024 altera_nios2_qsys_irq_init
0000fef4 g     F .text	0000000c __locale_msgcharset
0001e5ec g     F .text	00000038 exit
0000fd98 g     F .text	000000c4 _fwalk_reent
0001b910 g     F .text	000000c8 alt_up_ps2_init
00011468 g     F .text	000001fc __mdiff
0001d468 g     F .text	00000054 alt_flash_close_dev
000087e4 g     F .text	00000074 .hidden __modsi3
08002818 g     O .rwdata	00000004 __ctype_ptr__
00002efc g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000f3a8 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003f28 g     F .text	0000004c xTaskGetSchedulerState
080006fa g     O .rodata	00000101 _ctype_
0001b394 g     F .text	00000054 altera_avalon_uart_close
0001e8bc g     F .text	00000034 _exit
0001d02c g     F .text	0000012c alt_alarm_start
00015708 g     F .text	00000060 .hidden __muldi3
0000ff38 g     F .text	000001bc __smakebuf_r
000183c8 g     F .text	00000034 alt_write_native_32bit
0001bb08 g     F .text	00000068 alt_up_ps2_wait_for_ack
000041ec g     F .text	00000060 vTaskExitCritical
00008e80 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
0001d6fc g     F .text	00000154 open
000073bc g     F .text	000000dc .hidden __gedf2
00017b78 g     F .text	0000008c alt_flash_cfi_get_info
080027e0 g     O .rwdata	00000004 __wctomb
00013888 g     F .text	00000018 __sprint_r
0000385c g     F .text	0000003c vTaskSetTimeOutState
080027fc g     O .rwdata	00000004 alt_priority_mask
0000d2e8 g     F .text	0000001c __vfprintf_internal
0001b424 g     F .text	000001dc altera_avalon_uart_read
000156ac g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
0001bd38 g     F .text	0000008c alt_up_ps2_read_fd
00007ca4 g     F .text	000008fc .hidden __subdf3
00010e9c g     F .text	000000b0 __lo0bits
08002810 g     O .rwdata	00000008 alt_alarm_list
0001d2b0 g     F .text	00000060 _do_ctors
0000424c g     F .text	00000044 uxTaskResetEventItemValue
000155bc g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00016c30 g     F .text	000000d0 close
0001da48 g     F .text	00000068 alt_program_amd
000047e0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
000151d8 g     F .text	00000080 fputwc
0000f3ac g     F .text	00000004 __sinit_lock_acquire
00010c10 g     F .text	00000120 __multadd
00010be8 g     F .text	00000028 _Bfree
080028c8 g     O .bss	00000004 xVGADisplayTask



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c60a1104 	addi	et,et,10308
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c60a1104 	addi	et,et,10308
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00034040 	call	3404 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10bec804 	addi	r2,r2,-1248
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10bec804 	addi	r2,r2,-1248
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a9ef14 	ori	gp,gp,42940
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	108a0714 	ori	r2,r2,10268

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18ff0814 	ori	r3,r3,64544

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00170080 	call	17008 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a17 	ldw	r2,-32664(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a15 	stw	r2,-32664(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b17 	ldw	r3,-32660(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b15 	stw	r2,-32660(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	108a4004 	addi	r2,r2,10496
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c17 	ldw	r3,-32656(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a17 	ldw	r2,-32664(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a17 	ldw	r2,-32664(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c17 	ldw	r2,-32656(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01917 	ldw	r3,-32668(gp)
     434:	d0a01a17 	ldw	r2,-32664(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01817 	ldw	r3,-32672(gp)
     450:	d0a01a17 	ldw	r2,-32664(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a17 	ldw	r2,-32664(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108a5404 	addi	r2,r2,10576
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b17 	ldw	r3,-32660(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b15 	stw	r2,-32660(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	108a4004 	addi	r2,r2,10496
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108a5404 	addi	r2,r2,10576
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00031cc0 	call	31cc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d17 	ldw	r2,-32652(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e15 	stw	r2,-32648(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c17 	ldw	r2,-32656(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c15 	stw	r2,-32656(gp)
		xPassedTicks--;
     5ac:	d0a01e17 	ldw	r2,-32648(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e15 	stw	r2,-32648(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c17 	ldw	r2,-32656(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01817 	ldw	r2,-32672(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01917 	ldw	r2,-32668(gp)
     5cc:	d0a01815 	stw	r2,-32672(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01915 	stw	r2,-32668(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01817 	ldw	r2,-32672(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c17 	ldw	r3,-32656(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b17 	ldw	r3,-32660(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b15 	stw	r2,-32660(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	108a4004 	addi	r2,r2,10496
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01817 	ldw	r2,-32672(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e17 	ldw	r2,-32648(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c17 	ldw	r2,-32656(gp)
     6b4:	d0a01d15 	stw	r2,-32652(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b17 	ldw	r2,-32660(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b17 	ldw	r2,-32660(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b15 	stw	r2,-32660(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b17 	ldw	r3,-32660(gp)
     704:	00820034 	movhi	r2,2048
     708:	108a4004 	addi	r2,r2,10496
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b17 	ldw	r2,-32660(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	108a4004 	addi	r2,r2,10496
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a15 	stw	r2,-32664(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a17 	ldw	r2,-32664(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a17 	ldw	r4,-32664(gp)
     78c:	d0e01a17 	ldw	r3,-32664(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	108a4004 	addi	r2,r2,10496
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210a4a04 	addi	r4,r4,10536
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210a4f04 	addi	r4,r4,10556
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210a5404 	addi	r4,r4,10576
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108a4a04 	addi	r2,r2,10536
     834:	d0a01815 	stw	r2,-32672(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108a4f04 	addi	r2,r2,10556
     840:	d0a01915 	stw	r2,-32668(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210a5404 	addi	r4,r4,10576
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a17 	ldw	r2,-32664(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	000305c0 	call	305c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00035a40 	call	35a4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	00030880 	call	3088 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000424c0 	call	424c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00041980 	call	4198 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00041ec0 	call	41ec <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	000305c0 	call	305c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00035a40 	call	35a4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	00030880 	call	3088 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000424c0 	call	424c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00041980 	call	4198 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00041ec0 	call	41ec <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00041980 	call	4198 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00041ec0 	call	41ec <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	000305c0 	call	305c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00037840 	call	3784 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	00030880 	call	3088 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	000305c0 	call	305c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00037840 	call	3784 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	00030880 	call	3088 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	000305c0 	call	305c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02117 	ldw	r2,-32636(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f04 	addi	r2,gp,-32644
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f17 	ldw	r2,-32644(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02117 	ldw	r2,-32636(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	00030880 	call	3088 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	000305c0 	call	305c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	00030880 	call	3088 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108a5904 	addi	r2,r2,10596
    1224:	d0a01f15 	stw	r2,-32644(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202015 	stw	zero,-32640(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108a5904 	addi	r2,r2,10596
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02115 	stw	r2,-32636(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02117 	ldw	r2,-32636(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02117 	ldw	r2,-32636(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108a5904 	addi	r2,r2,10596
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02117 	ldw	r3,-32636(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f04 	addi	r2,gp,-32644
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02117 	ldw	r2,-32636(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02117 	ldw	r3,-32636(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	0008c300 	call	8c30 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00032400 	call	3240 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00034040 	call	3404 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10bec804 	addi	r2,r2,-1248
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10bec804 	addi	r2,r2,-1248
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04b17 	ldw	r2,-32468(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04b15 	stw	r2,-32468(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04b17 	ldw	r2,-32468(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04b17 	ldw	r2,-32468(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04b15 	stw	r2,-32468(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04b17 	ldw	r2,-32468(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00041980 	call	4198 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00036900 	call	3690 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00041ec0 	call	41ec <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003f000 	call	3f00 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003f000 	call	3f00 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00036900 	call	3690 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00041ec0 	call	41ec <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00041ec0 	call	41ec <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000385c0 	call	385c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	000305c0 	call	305c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00041980 	call	4198 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00038980 	call	3898 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00035380 	call	3538 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	00030880 	call	3088 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	00030880 	call	3088 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	00030880 	call	3088 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00036900 	call	3690 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00036900 	call	3690 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00042900 	call	4290 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00036900 	call	3690 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00036900 	call	3690 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00041ec0 	call	41ec <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00041ec0 	call	41ec <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000385c0 	call	385c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	000305c0 	call	305c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00041980 	call	4198 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00038980 	call	3898 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00041980 	call	4198 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003f740 	call	3f74 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00041ec0 	call	41ec <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00035380 	call	3538 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	00030880 	call	3088 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	00030880 	call	3088 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	00030880 	call	3088 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00036900 	call	3690 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00041980 	call	4198 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00041ec0 	call	41ec <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00041980 	call	4198 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00041ec0 	call	41ec <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	000409c0 	call	409c <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00089900 	call	8990 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00089900 	call	8990 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00089900 	call	8990 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00041980 	call	4198 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00036900 	call	3690 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000395c0 	call	395c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00041ec0 	call	41ec <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00041980 	call	4198 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00036900 	call	3690 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000395c0 	call	395c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00041ec0 	call	41ec <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00041980 	call	4198 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00041ec0 	call	41ec <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00041980 	call	4198 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00041ec0 	call	41ec <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00041980 	call	4198 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00041ec0 	call	41ec <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00036240 	call	3624 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003ccc0 	call	3ccc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00039a00 	call	39a0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00041980 	call	4198 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02617 	ldw	r2,-32616(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02615 	stw	r2,-32616(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02217 	ldw	r2,-32632(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02617 	ldw	r2,-32616(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	0003aec0 	call	3aec <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02917 	ldw	r2,-32604(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02217 	ldw	r2,-32632(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d17 	ldw	r2,-32588(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d15 	stw	r2,-32588(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02817 	ldw	r3,-32608(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02815 	stw	r2,-32608(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10be5904 	addi	r2,r2,-1692
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00041ec0 	call	41ec <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02917 	ldw	r2,-32604(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02217 	ldw	r2,-32632(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02217 	ldw	r2,-32632(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213ea404 	addi	r4,r4,-1392
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02517 	ldw	r2,-32620(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02515 	stw	r2,-32620(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d17 	ldw	r2,-32588(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d15 	stw	r2,-32588(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00041ec0 	call	41ec <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02917 	ldw	r2,-32604(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02217 	ldw	r2,-32632(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00041980 	call	4198 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003e980 	call	3e98 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00041ec0 	call	41ec <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    2e0c:	defff804 	addi	sp,sp,-32
    2e10:	dfc00715 	stw	ra,28(sp)
    2e14:	df000615 	stw	fp,24(sp)
    2e18:	df000604 	addi	fp,sp,24
    2e1c:	e13ffe15 	stw	r4,-8(fp)
    2e20:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    2e24:	e03ffa15 	stw	zero,-24(fp)

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
    2e28:	000305c0 	call	305c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    2e2c:	d0a02717 	ldw	r2,-32612(gp)
    2e30:	e0bffb15 	stw	r2,-20(fp)

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    2e34:	e0bffe17 	ldw	r2,-8(fp)
    2e38:	10c00017 	ldw	r3,0(r2)
    2e3c:	e0bfff17 	ldw	r2,-4(fp)
    2e40:	1885883a 	add	r2,r3,r2
    2e44:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount < *pxPreviousWakeTime )
    2e48:	e0bffe17 	ldw	r2,-8(fp)
    2e4c:	10800017 	ldw	r2,0(r2)
    2e50:	e0fffb17 	ldw	r3,-20(fp)
    2e54:	18800a2e 	bgeu	r3,r2,2e80 <vTaskDelayUntil+0x74>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    2e58:	e0bffe17 	ldw	r2,-8(fp)
    2e5c:	10800017 	ldw	r2,0(r2)
    2e60:	e0fffc17 	ldw	r3,-16(fp)
    2e64:	18800f2e 	bgeu	r3,r2,2ea4 <vTaskDelayUntil+0x98>
    2e68:	e0bffc17 	ldw	r2,-16(fp)
    2e6c:	e0fffb17 	ldw	r3,-20(fp)
    2e70:	18800c2e 	bgeu	r3,r2,2ea4 <vTaskDelayUntil+0x98>
				{
					xShouldDelay = pdTRUE;
    2e74:	00800044 	movi	r2,1
    2e78:	e0bffa15 	stw	r2,-24(fp)
    2e7c:	00000906 	br	2ea4 <vTaskDelayUntil+0x98>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    2e80:	e0bffe17 	ldw	r2,-8(fp)
    2e84:	10800017 	ldw	r2,0(r2)
    2e88:	e0fffc17 	ldw	r3,-16(fp)
    2e8c:	18800336 	bltu	r3,r2,2e9c <vTaskDelayUntil+0x90>
    2e90:	e0bffc17 	ldw	r2,-16(fp)
    2e94:	e0fffb17 	ldw	r3,-20(fp)
    2e98:	1880022e 	bgeu	r3,r2,2ea4 <vTaskDelayUntil+0x98>
				{
					xShouldDelay = pdTRUE;
    2e9c:	00800044 	movi	r2,1
    2ea0:	e0bffa15 	stw	r2,-24(fp)
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    2ea4:	e0bffe17 	ldw	r2,-8(fp)
    2ea8:	e0fffc17 	ldw	r3,-16(fp)
    2eac:	10c00015 	stw	r3,0(r2)

			if( xShouldDelay != pdFALSE )
    2eb0:	e0bffa17 	ldw	r2,-24(fp)
    2eb4:	10000626 	beq	r2,zero,2ed0 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2eb8:	d0a02217 	ldw	r2,-32632(gp)
    2ebc:	10800104 	addi	r2,r2,4
    2ec0:	1009883a 	mov	r4,r2
    2ec4:	00015fc0 	call	15fc <uxListRemove>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2ec8:	e13ffc17 	ldw	r4,-16(fp)
    2ecc:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    2ed0:	00030880 	call	3088 <xTaskResumeAll>
    2ed4:	e0bffd15 	stw	r2,-12(fp)

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2ed8:	e0bffd17 	ldw	r2,-12(fp)
    2edc:	1000011e 	bne	r2,zero,2ee4 <vTaskDelayUntil+0xd8>
		{
			portYIELD_WITHIN_API();
    2ee0:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2ee4:	0001883a 	nop
    2ee8:	e037883a 	mov	sp,fp
    2eec:	dfc00117 	ldw	ra,4(sp)
    2ef0:	df000017 	ldw	fp,0(sp)
    2ef4:	dec00204 	addi	sp,sp,8
    2ef8:	f800283a 	ret

00002efc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2efc:	defffb04 	addi	sp,sp,-20
    2f00:	dfc00415 	stw	ra,16(sp)
    2f04:	df000315 	stw	fp,12(sp)
    2f08:	df000304 	addi	fp,sp,12
    2f0c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2f10:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2f14:	e0bfff17 	ldw	r2,-4(fp)
    2f18:	10000d26 	beq	r2,zero,2f50 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2f1c:	000305c0 	call	305c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2f20:	d0e02717 	ldw	r3,-32612(gp)
    2f24:	e0bfff17 	ldw	r2,-4(fp)
    2f28:	1885883a 	add	r2,r3,r2
    2f2c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2f30:	d0a02217 	ldw	r2,-32632(gp)
    2f34:	10800104 	addi	r2,r2,4
    2f38:	1009883a 	mov	r4,r2
    2f3c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2f40:	e13ffe17 	ldw	r4,-8(fp)
    2f44:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2f48:	00030880 	call	3088 <xTaskResumeAll>
    2f4c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2f50:	e0bffd17 	ldw	r2,-12(fp)
    2f54:	1000011e 	bne	r2,zero,2f5c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2f58:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2f5c:	0001883a 	nop
    2f60:	e037883a 	mov	sp,fp
    2f64:	dfc00117 	ldw	ra,4(sp)
    2f68:	df000017 	ldw	fp,0(sp)
    2f6c:	dec00204 	addi	sp,sp,8
    2f70:	f800283a 	ret

00002f74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2f74:	defff804 	addi	sp,sp,-32
    2f78:	dfc00715 	stw	ra,28(sp)
    2f7c:	df000615 	stw	fp,24(sp)
    2f80:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2f84:	d8000315 	stw	zero,12(sp)
    2f88:	d8000215 	stw	zero,8(sp)
    2f8c:	d8000115 	stw	zero,4(sp)
    2f90:	d8000015 	stw	zero,0(sp)
    2f94:	000f883a 	mov	r7,zero
    2f98:	01840004 	movi	r6,4096
    2f9c:	01420034 	movhi	r5,2048
    2fa0:	29400d04 	addi	r5,r5,52
    2fa4:	01000034 	movhi	r4,0
    2fa8:	210e6104 	addi	r4,r4,14724
    2fac:	0002b780 	call	2b78 <xTaskGenericCreate>
    2fb0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2fb4:	e0bffe17 	ldw	r2,-8(fp)
    2fb8:	10800058 	cmpnei	r2,r2,1
    2fbc:	1000021e 	bne	r2,zero,2fc8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2fc0:	00048f80 	call	48f8 <xTimerCreateTimerTask>
    2fc4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2fc8:	e0bffe17 	ldw	r2,-8(fp)
    2fcc:	10800058 	cmpnei	r2,r2,1
    2fd0:	10000a1e 	bne	r2,zero,2ffc <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2fd4:	0005303a 	rdctl	r2,status
    2fd8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2fdc:	e0ffff17 	ldw	r3,-4(fp)
    2fe0:	00bfff84 	movi	r2,-2
    2fe4:	1884703a 	and	r2,r3,r2
    2fe8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2fec:	00800044 	movi	r2,1
    2ff0:	d0a02915 	stw	r2,-32604(gp)
		xTickCount = ( TickType_t ) 0U;
    2ff4:	d0202715 	stw	zero,-32612(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2ff8:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2ffc:	0001883a 	nop
    3000:	e037883a 	mov	sp,fp
    3004:	dfc00117 	ldw	ra,4(sp)
    3008:	df000017 	ldw	fp,0(sp)
    300c:	dec00204 	addi	sp,sp,8
    3010:	f800283a 	ret

00003014 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    3014:	defffd04 	addi	sp,sp,-12
    3018:	dfc00215 	stw	ra,8(sp)
    301c:	df000115 	stw	fp,4(sp)
    3020:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3024:	0005303a 	rdctl	r2,status
    3028:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    302c:	e0ffff17 	ldw	r3,-4(fp)
    3030:	00bfff84 	movi	r2,-2
    3034:	1884703a 	and	r2,r3,r2
    3038:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    303c:	d0202915 	stw	zero,-32604(gp)
	vPortEndScheduler();
    3040:	00018180 	call	1818 <vPortEndScheduler>
}
    3044:	0001883a 	nop
    3048:	e037883a 	mov	sp,fp
    304c:	dfc00117 	ldw	ra,4(sp)
    3050:	df000017 	ldw	fp,0(sp)
    3054:	dec00204 	addi	sp,sp,8
    3058:	f800283a 	ret

0000305c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    305c:	deffff04 	addi	sp,sp,-4
    3060:	df000015 	stw	fp,0(sp)
    3064:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    3068:	d0a02e17 	ldw	r2,-32584(gp)
    306c:	10800044 	addi	r2,r2,1
    3070:	d0a02e15 	stw	r2,-32584(gp)
}
    3074:	0001883a 	nop
    3078:	e037883a 	mov	sp,fp
    307c:	df000017 	ldw	fp,0(sp)
    3080:	dec00104 	addi	sp,sp,4
    3084:	f800283a 	ret

00003088 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    3088:	defffc04 	addi	sp,sp,-16
    308c:	dfc00315 	stw	ra,12(sp)
    3090:	df000215 	stw	fp,8(sp)
    3094:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    3098:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    309c:	00041980 	call	4198 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    30a0:	d0a02e17 	ldw	r2,-32584(gp)
    30a4:	10bfffc4 	addi	r2,r2,-1
    30a8:	d0a02e15 	stw	r2,-32584(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    30ac:	d0a02e17 	ldw	r2,-32584(gp)
    30b0:	10003f1e 	bne	r2,zero,31b0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    30b4:	d0a02617 	ldw	r2,-32616(gp)
    30b8:	10003d26 	beq	r2,zero,31b0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    30bc:	00002606 	br	3158 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    30c0:	00820234 	movhi	r2,2056
    30c4:	10be9f04 	addi	r2,r2,-1412
    30c8:	10800317 	ldw	r2,12(r2)
    30cc:	10800317 	ldw	r2,12(r2)
    30d0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    30d4:	e0bfff17 	ldw	r2,-4(fp)
    30d8:	10800604 	addi	r2,r2,24
    30dc:	1009883a 	mov	r4,r2
    30e0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    30e4:	e0bfff17 	ldw	r2,-4(fp)
    30e8:	10800104 	addi	r2,r2,4
    30ec:	1009883a 	mov	r4,r2
    30f0:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    30f4:	e0bfff17 	ldw	r2,-4(fp)
    30f8:	10800b17 	ldw	r2,44(r2)
    30fc:	d0e02817 	ldw	r3,-32608(gp)
    3100:	1880032e 	bgeu	r3,r2,3110 <xTaskResumeAll+0x88>
    3104:	e0bfff17 	ldw	r2,-4(fp)
    3108:	10800b17 	ldw	r2,44(r2)
    310c:	d0a02815 	stw	r2,-32608(gp)
    3110:	e0bfff17 	ldw	r2,-4(fp)
    3114:	10800b17 	ldw	r2,44(r2)
    3118:	10c00524 	muli	r3,r2,20
    311c:	00820234 	movhi	r2,2056
    3120:	10be5904 	addi	r2,r2,-1692
    3124:	1887883a 	add	r3,r3,r2
    3128:	e0bfff17 	ldw	r2,-4(fp)
    312c:	10800104 	addi	r2,r2,4
    3130:	100b883a 	mov	r5,r2
    3134:	1809883a 	mov	r4,r3
    3138:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    313c:	e0bfff17 	ldw	r2,-4(fp)
    3140:	10c00b17 	ldw	r3,44(r2)
    3144:	d0a02217 	ldw	r2,-32632(gp)
    3148:	10800b17 	ldw	r2,44(r2)
    314c:	18800236 	bltu	r3,r2,3158 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3150:	00800044 	movi	r2,1
    3154:	d0a02b15 	stw	r2,-32596(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3158:	00820234 	movhi	r2,2056
    315c:	10be9f04 	addi	r2,r2,-1412
    3160:	10800017 	ldw	r2,0(r2)
    3164:	103fd61e 	bne	r2,zero,30c0 <__alt_data_end+0xf00030c0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3168:	d0a02a17 	ldw	r2,-32600(gp)
    316c:	10000a26 	beq	r2,zero,3198 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3170:	00000706 	br	3190 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3174:	00032400 	call	3240 <xTaskIncrementTick>
    3178:	10000226 	beq	r2,zero,3184 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    317c:	00800044 	movi	r2,1
    3180:	d0a02b15 	stw	r2,-32596(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3184:	d0a02a17 	ldw	r2,-32600(gp)
    3188:	10bfffc4 	addi	r2,r2,-1
    318c:	d0a02a15 	stw	r2,-32600(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3190:	d0a02a17 	ldw	r2,-32600(gp)
    3194:	103ff71e 	bne	r2,zero,3174 <__alt_data_end+0xf0003174>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    3198:	d0a02b17 	ldw	r2,-32596(gp)
    319c:	10800058 	cmpnei	r2,r2,1
    31a0:	1000031e 	bne	r2,zero,31b0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    31a4:	00800044 	movi	r2,1
    31a8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    31ac:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    31b0:	00041ec0 	call	41ec <vTaskExitCritical>

	return xAlreadyYielded;
    31b4:	e0bffe17 	ldw	r2,-8(fp)
}
    31b8:	e037883a 	mov	sp,fp
    31bc:	dfc00117 	ldw	ra,4(sp)
    31c0:	df000017 	ldw	fp,0(sp)
    31c4:	dec00204 	addi	sp,sp,8
    31c8:	f800283a 	ret

000031cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    31cc:	defffe04 	addi	sp,sp,-8
    31d0:	df000115 	stw	fp,4(sp)
    31d4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    31d8:	d0a02717 	ldw	r2,-32612(gp)
    31dc:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    31e0:	e0bfff17 	ldw	r2,-4(fp)
}
    31e4:	e037883a 	mov	sp,fp
    31e8:	df000017 	ldw	fp,0(sp)
    31ec:	dec00104 	addi	sp,sp,4
    31f0:	f800283a 	ret

000031f4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    31f4:	defffd04 	addi	sp,sp,-12
    31f8:	df000215 	stw	fp,8(sp)
    31fc:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3200:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3204:	d0a02717 	ldw	r2,-32612(gp)
    3208:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    320c:	e0bfff17 	ldw	r2,-4(fp)
}
    3210:	e037883a 	mov	sp,fp
    3214:	df000017 	ldw	fp,0(sp)
    3218:	dec00104 	addi	sp,sp,4
    321c:	f800283a 	ret

00003220 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3220:	deffff04 	addi	sp,sp,-4
    3224:	df000015 	stw	fp,0(sp)
    3228:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    322c:	d0a02617 	ldw	r2,-32616(gp)
}
    3230:	e037883a 	mov	sp,fp
    3234:	df000017 	ldw	fp,0(sp)
    3238:	dec00104 	addi	sp,sp,4
    323c:	f800283a 	ret

00003240 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3240:	defff904 	addi	sp,sp,-28
    3244:	dfc00615 	stw	ra,24(sp)
    3248:	df000515 	stw	fp,20(sp)
    324c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3250:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3254:	d0a02e17 	ldw	r2,-32584(gp)
    3258:	10005d1e 	bne	r2,zero,33d0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    325c:	d0a02717 	ldw	r2,-32612(gp)
    3260:	10800044 	addi	r2,r2,1
    3264:	d0a02715 	stw	r2,-32612(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3268:	d0a02717 	ldw	r2,-32612(gp)
    326c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3270:	e0bffc17 	ldw	r2,-16(fp)
    3274:	10000a1e 	bne	r2,zero,32a0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3278:	d0a02317 	ldw	r2,-32628(gp)
    327c:	e0bffd15 	stw	r2,-12(fp)
    3280:	d0a02417 	ldw	r2,-32624(gp)
    3284:	d0a02315 	stw	r2,-32628(gp)
    3288:	e0bffd17 	ldw	r2,-12(fp)
    328c:	d0a02415 	stw	r2,-32624(gp)
    3290:	d0a02c17 	ldw	r2,-32592(gp)
    3294:	10800044 	addi	r2,r2,1
    3298:	d0a02c15 	stw	r2,-32592(gp)
    329c:	0003e980 	call	3e98 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    32a0:	d0a00317 	ldw	r2,-32756(gp)
    32a4:	e0fffc17 	ldw	r3,-16(fp)
    32a8:	18803d36 	bltu	r3,r2,33a0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    32ac:	d0a02317 	ldw	r2,-32628(gp)
    32b0:	10800017 	ldw	r2,0(r2)
    32b4:	1000021e 	bne	r2,zero,32c0 <xTaskIncrementTick+0x80>
    32b8:	00800044 	movi	r2,1
    32bc:	00000106 	br	32c4 <xTaskIncrementTick+0x84>
    32c0:	0005883a 	mov	r2,zero
    32c4:	10803fcc 	andi	r2,r2,255
    32c8:	10000326 	beq	r2,zero,32d8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    32cc:	00bfffc4 	movi	r2,-1
    32d0:	d0a00315 	stw	r2,-32756(gp)
						break;
    32d4:	00003206 	br	33a0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    32d8:	d0a02317 	ldw	r2,-32628(gp)
    32dc:	10800317 	ldw	r2,12(r2)
    32e0:	10800317 	ldw	r2,12(r2)
    32e4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    32e8:	e0bffe17 	ldw	r2,-8(fp)
    32ec:	10800117 	ldw	r2,4(r2)
    32f0:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    32f4:	e0fffc17 	ldw	r3,-16(fp)
    32f8:	e0bfff17 	ldw	r2,-4(fp)
    32fc:	1880032e 	bgeu	r3,r2,330c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3300:	e0bfff17 	ldw	r2,-4(fp)
    3304:	d0a00315 	stw	r2,-32756(gp)
							break;
    3308:	00002506 	br	33a0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    330c:	e0bffe17 	ldw	r2,-8(fp)
    3310:	10800104 	addi	r2,r2,4
    3314:	1009883a 	mov	r4,r2
    3318:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    331c:	e0bffe17 	ldw	r2,-8(fp)
    3320:	10800a17 	ldw	r2,40(r2)
    3324:	10000426 	beq	r2,zero,3338 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3328:	e0bffe17 	ldw	r2,-8(fp)
    332c:	10800604 	addi	r2,r2,24
    3330:	1009883a 	mov	r4,r2
    3334:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3338:	e0bffe17 	ldw	r2,-8(fp)
    333c:	10800b17 	ldw	r2,44(r2)
    3340:	d0e02817 	ldw	r3,-32608(gp)
    3344:	1880032e 	bgeu	r3,r2,3354 <xTaskIncrementTick+0x114>
    3348:	e0bffe17 	ldw	r2,-8(fp)
    334c:	10800b17 	ldw	r2,44(r2)
    3350:	d0a02815 	stw	r2,-32608(gp)
    3354:	e0bffe17 	ldw	r2,-8(fp)
    3358:	10800b17 	ldw	r2,44(r2)
    335c:	10c00524 	muli	r3,r2,20
    3360:	00820234 	movhi	r2,2056
    3364:	10be5904 	addi	r2,r2,-1692
    3368:	1887883a 	add	r3,r3,r2
    336c:	e0bffe17 	ldw	r2,-8(fp)
    3370:	10800104 	addi	r2,r2,4
    3374:	100b883a 	mov	r5,r2
    3378:	1809883a 	mov	r4,r3
    337c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3380:	e0bffe17 	ldw	r2,-8(fp)
    3384:	10c00b17 	ldw	r3,44(r2)
    3388:	d0a02217 	ldw	r2,-32632(gp)
    338c:	10800b17 	ldw	r2,44(r2)
    3390:	18bfc636 	bltu	r3,r2,32ac <__alt_data_end+0xf00032ac>
							{
								xSwitchRequired = pdTRUE;
    3394:	00800044 	movi	r2,1
    3398:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    339c:	003fc306 	br	32ac <__alt_data_end+0xf00032ac>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    33a0:	d0a02217 	ldw	r2,-32632(gp)
    33a4:	10c00b17 	ldw	r3,44(r2)
    33a8:	00820234 	movhi	r2,2056
    33ac:	10be5904 	addi	r2,r2,-1692
    33b0:	18c00524 	muli	r3,r3,20
    33b4:	10c5883a 	add	r2,r2,r3
    33b8:	10800017 	ldw	r2,0(r2)
    33bc:	108000b0 	cmpltui	r2,r2,2
    33c0:	1000061e 	bne	r2,zero,33dc <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    33c4:	00800044 	movi	r2,1
    33c8:	e0bffb15 	stw	r2,-20(fp)
    33cc:	00000306 	br	33dc <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    33d0:	d0a02a17 	ldw	r2,-32600(gp)
    33d4:	10800044 	addi	r2,r2,1
    33d8:	d0a02a15 	stw	r2,-32600(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    33dc:	d0a02b17 	ldw	r2,-32596(gp)
    33e0:	10000226 	beq	r2,zero,33ec <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    33e4:	00800044 	movi	r2,1
    33e8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    33ec:	e0bffb17 	ldw	r2,-20(fp)
}
    33f0:	e037883a 	mov	sp,fp
    33f4:	dfc00117 	ldw	ra,4(sp)
    33f8:	df000017 	ldw	fp,0(sp)
    33fc:	dec00204 	addi	sp,sp,8
    3400:	f800283a 	ret

00003404 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3404:	defffd04 	addi	sp,sp,-12
    3408:	dfc00215 	stw	ra,8(sp)
    340c:	df000115 	stw	fp,4(sp)
    3410:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3414:	d0a02e17 	ldw	r2,-32584(gp)
    3418:	10000326 	beq	r2,zero,3428 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    341c:	00800044 	movi	r2,1
    3420:	d0a02b15 	stw	r2,-32596(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3424:	00003e06 	br	3520 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3428:	d0202b15 	stw	zero,-32596(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    342c:	d0a02217 	ldw	r2,-32632(gp)
    3430:	10800017 	ldw	r2,0(r2)
    3434:	d0e02217 	ldw	r3,-32632(gp)
    3438:	18c00c17 	ldw	r3,48(r3)
    343c:	18800636 	bltu	r3,r2,3458 <vTaskSwitchContext+0x54>
    3440:	d0e02217 	ldw	r3,-32632(gp)
    3444:	d0a02217 	ldw	r2,-32632(gp)
    3448:	10800d04 	addi	r2,r2,52
    344c:	100b883a 	mov	r5,r2
    3450:	1809883a 	mov	r4,r3
    3454:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3458:	d0a02217 	ldw	r2,-32632(gp)
    345c:	10800c17 	ldw	r2,48(r2)
    3460:	01800504 	movi	r6,20
    3464:	01420034 	movhi	r5,2048
    3468:	29400e44 	addi	r5,r5,57
    346c:	1009883a 	mov	r4,r2
    3470:	00089140 	call	8914 <memcmp>
    3474:	10000a26 	beq	r2,zero,34a0 <vTaskSwitchContext+0x9c>
    3478:	d0e02217 	ldw	r3,-32632(gp)
    347c:	d0a02217 	ldw	r2,-32632(gp)
    3480:	10800d04 	addi	r2,r2,52
    3484:	100b883a 	mov	r5,r2
    3488:	1809883a 	mov	r4,r3
    348c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3490:	00000306 	br	34a0 <vTaskSwitchContext+0x9c>
    3494:	d0a02817 	ldw	r2,-32608(gp)
    3498:	10bfffc4 	addi	r2,r2,-1
    349c:	d0a02815 	stw	r2,-32608(gp)
    34a0:	d0e02817 	ldw	r3,-32608(gp)
    34a4:	00820234 	movhi	r2,2056
    34a8:	10be5904 	addi	r2,r2,-1692
    34ac:	18c00524 	muli	r3,r3,20
    34b0:	10c5883a 	add	r2,r2,r3
    34b4:	10800017 	ldw	r2,0(r2)
    34b8:	103ff626 	beq	r2,zero,3494 <__alt_data_end+0xf0003494>
    34bc:	d0a02817 	ldw	r2,-32608(gp)
    34c0:	10c00524 	muli	r3,r2,20
    34c4:	00820234 	movhi	r2,2056
    34c8:	10be5904 	addi	r2,r2,-1692
    34cc:	1885883a 	add	r2,r3,r2
    34d0:	e0bfff15 	stw	r2,-4(fp)
    34d4:	e0bfff17 	ldw	r2,-4(fp)
    34d8:	10800117 	ldw	r2,4(r2)
    34dc:	10c00117 	ldw	r3,4(r2)
    34e0:	e0bfff17 	ldw	r2,-4(fp)
    34e4:	10c00115 	stw	r3,4(r2)
    34e8:	e0bfff17 	ldw	r2,-4(fp)
    34ec:	10c00117 	ldw	r3,4(r2)
    34f0:	e0bfff17 	ldw	r2,-4(fp)
    34f4:	10800204 	addi	r2,r2,8
    34f8:	1880051e 	bne	r3,r2,3510 <vTaskSwitchContext+0x10c>
    34fc:	e0bfff17 	ldw	r2,-4(fp)
    3500:	10800117 	ldw	r2,4(r2)
    3504:	10c00117 	ldw	r3,4(r2)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	10c00115 	stw	r3,4(r2)
    3510:	e0bfff17 	ldw	r2,-4(fp)
    3514:	10800117 	ldw	r2,4(r2)
    3518:	10800317 	ldw	r2,12(r2)
    351c:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3520:	0001883a 	nop
    3524:	e037883a 	mov	sp,fp
    3528:	dfc00117 	ldw	ra,4(sp)
    352c:	df000017 	ldw	fp,0(sp)
    3530:	dec00204 	addi	sp,sp,8
    3534:	f800283a 	ret

00003538 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3538:	defffb04 	addi	sp,sp,-20
    353c:	dfc00415 	stw	ra,16(sp)
    3540:	df000315 	stw	fp,12(sp)
    3544:	df000304 	addi	fp,sp,12
    3548:	e13ffe15 	stw	r4,-8(fp)
    354c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3550:	d0a02217 	ldw	r2,-32632(gp)
    3554:	10800604 	addi	r2,r2,24
    3558:	100b883a 	mov	r5,r2
    355c:	e13ffe17 	ldw	r4,-8(fp)
    3560:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3564:	d0a02217 	ldw	r2,-32632(gp)
    3568:	10800104 	addi	r2,r2,4
    356c:	1009883a 	mov	r4,r2
    3570:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3574:	d0e02717 	ldw	r3,-32612(gp)
    3578:	e0bfff17 	ldw	r2,-4(fp)
    357c:	1885883a 	add	r2,r3,r2
    3580:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3584:	e13ffd17 	ldw	r4,-12(fp)
    3588:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    358c:	0001883a 	nop
    3590:	e037883a 	mov	sp,fp
    3594:	dfc00117 	ldw	ra,4(sp)
    3598:	df000017 	ldw	fp,0(sp)
    359c:	dec00204 	addi	sp,sp,8
    35a0:	f800283a 	ret

000035a4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    35a4:	defffa04 	addi	sp,sp,-24
    35a8:	dfc00515 	stw	ra,20(sp)
    35ac:	df000415 	stw	fp,16(sp)
    35b0:	df000404 	addi	fp,sp,16
    35b4:	e13ffd15 	stw	r4,-12(fp)
    35b8:	e17ffe15 	stw	r5,-8(fp)
    35bc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    35c0:	d0a02217 	ldw	r2,-32632(gp)
    35c4:	e0fffe17 	ldw	r3,-8(fp)
    35c8:	18e00034 	orhi	r3,r3,32768
    35cc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    35d0:	d0a02217 	ldw	r2,-32632(gp)
    35d4:	10800604 	addi	r2,r2,24
    35d8:	100b883a 	mov	r5,r2
    35dc:	e13ffd17 	ldw	r4,-12(fp)
    35e0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    35e4:	d0a02217 	ldw	r2,-32632(gp)
    35e8:	10800104 	addi	r2,r2,4
    35ec:	1009883a 	mov	r4,r2
    35f0:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    35f4:	d0e02717 	ldw	r3,-32612(gp)
    35f8:	e0bfff17 	ldw	r2,-4(fp)
    35fc:	1885883a 	add	r2,r3,r2
    3600:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3604:	e13ffc17 	ldw	r4,-16(fp)
    3608:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    360c:	0001883a 	nop
    3610:	e037883a 	mov	sp,fp
    3614:	dfc00117 	ldw	ra,4(sp)
    3618:	df000017 	ldw	fp,0(sp)
    361c:	dec00204 	addi	sp,sp,8
    3620:	f800283a 	ret

00003624 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3624:	defffb04 	addi	sp,sp,-20
    3628:	dfc00415 	stw	ra,16(sp)
    362c:	df000315 	stw	fp,12(sp)
    3630:	df000304 	addi	fp,sp,12
    3634:	e13ffe15 	stw	r4,-8(fp)
    3638:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    363c:	d0a02217 	ldw	r2,-32632(gp)
    3640:	10800604 	addi	r2,r2,24
    3644:	100b883a 	mov	r5,r2
    3648:	e13ffe17 	ldw	r4,-8(fp)
    364c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3650:	d0a02217 	ldw	r2,-32632(gp)
    3654:	10800104 	addi	r2,r2,4
    3658:	1009883a 	mov	r4,r2
    365c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3660:	d0e02717 	ldw	r3,-32612(gp)
    3664:	e0bfff17 	ldw	r2,-4(fp)
    3668:	1885883a 	add	r2,r3,r2
    366c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3670:	e13ffd17 	ldw	r4,-12(fp)
    3674:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>
	}
    3678:	0001883a 	nop
    367c:	e037883a 	mov	sp,fp
    3680:	dfc00117 	ldw	ra,4(sp)
    3684:	df000017 	ldw	fp,0(sp)
    3688:	dec00204 	addi	sp,sp,8
    368c:	f800283a 	ret

00003690 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    3690:	defffb04 	addi	sp,sp,-20
    3694:	dfc00415 	stw	ra,16(sp)
    3698:	df000315 	stw	fp,12(sp)
    369c:	df000304 	addi	fp,sp,12
    36a0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    36a4:	e0bfff17 	ldw	r2,-4(fp)
    36a8:	10800317 	ldw	r2,12(r2)
    36ac:	10800317 	ldw	r2,12(r2)
    36b0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10800604 	addi	r2,r2,24
    36bc:	1009883a 	mov	r4,r2
    36c0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    36c4:	d0a02e17 	ldw	r2,-32584(gp)
    36c8:	1000171e 	bne	r2,zero,3728 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36cc:	e0bffe17 	ldw	r2,-8(fp)
    36d0:	10800104 	addi	r2,r2,4
    36d4:	1009883a 	mov	r4,r2
    36d8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    36dc:	e0bffe17 	ldw	r2,-8(fp)
    36e0:	10800b17 	ldw	r2,44(r2)
    36e4:	d0e02817 	ldw	r3,-32608(gp)
    36e8:	1880032e 	bgeu	r3,r2,36f8 <xTaskRemoveFromEventList+0x68>
    36ec:	e0bffe17 	ldw	r2,-8(fp)
    36f0:	10800b17 	ldw	r2,44(r2)
    36f4:	d0a02815 	stw	r2,-32608(gp)
    36f8:	e0bffe17 	ldw	r2,-8(fp)
    36fc:	10800b17 	ldw	r2,44(r2)
    3700:	10c00524 	muli	r3,r2,20
    3704:	00820234 	movhi	r2,2056
    3708:	10be5904 	addi	r2,r2,-1692
    370c:	1887883a 	add	r3,r3,r2
    3710:	e0bffe17 	ldw	r2,-8(fp)
    3714:	10800104 	addi	r2,r2,4
    3718:	100b883a 	mov	r5,r2
    371c:	1809883a 	mov	r4,r3
    3720:	00014980 	call	1498 <vListInsertEnd>
    3724:	00000606 	br	3740 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3728:	e0bffe17 	ldw	r2,-8(fp)
    372c:	10800604 	addi	r2,r2,24
    3730:	100b883a 	mov	r5,r2
    3734:	01020234 	movhi	r4,2056
    3738:	213e9f04 	addi	r4,r4,-1412
    373c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3740:	e0bffe17 	ldw	r2,-8(fp)
    3744:	10800b17 	ldw	r2,44(r2)
    3748:	d0e02217 	ldw	r3,-32632(gp)
    374c:	18c00b17 	ldw	r3,44(r3)
    3750:	1880052e 	bgeu	r3,r2,3768 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3754:	00800044 	movi	r2,1
    3758:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    375c:	00800044 	movi	r2,1
    3760:	d0a02b15 	stw	r2,-32596(gp)
    3764:	00000106 	br	376c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3768:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    376c:	e0bffd17 	ldw	r2,-12(fp)
}
    3770:	e037883a 	mov	sp,fp
    3774:	dfc00117 	ldw	ra,4(sp)
    3778:	df000017 	ldw	fp,0(sp)
    377c:	dec00204 	addi	sp,sp,8
    3780:	f800283a 	ret

00003784 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3784:	defffa04 	addi	sp,sp,-24
    3788:	dfc00515 	stw	ra,20(sp)
    378c:	df000415 	stw	fp,16(sp)
    3790:	df000404 	addi	fp,sp,16
    3794:	e13ffe15 	stw	r4,-8(fp)
    3798:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    379c:	e0bfff17 	ldw	r2,-4(fp)
    37a0:	10e00034 	orhi	r3,r2,32768
    37a4:	e0bffe17 	ldw	r2,-8(fp)
    37a8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    37ac:	e0bffe17 	ldw	r2,-8(fp)
    37b0:	10800317 	ldw	r2,12(r2)
    37b4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    37b8:	e13ffe17 	ldw	r4,-8(fp)
    37bc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    37c0:	e0bffd17 	ldw	r2,-12(fp)
    37c4:	10800104 	addi	r2,r2,4
    37c8:	1009883a 	mov	r4,r2
    37cc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    37d0:	e0bffd17 	ldw	r2,-12(fp)
    37d4:	10800b17 	ldw	r2,44(r2)
    37d8:	d0e02817 	ldw	r3,-32608(gp)
    37dc:	1880032e 	bgeu	r3,r2,37ec <xTaskRemoveFromUnorderedEventList+0x68>
    37e0:	e0bffd17 	ldw	r2,-12(fp)
    37e4:	10800b17 	ldw	r2,44(r2)
    37e8:	d0a02815 	stw	r2,-32608(gp)
    37ec:	e0bffd17 	ldw	r2,-12(fp)
    37f0:	10800b17 	ldw	r2,44(r2)
    37f4:	10c00524 	muli	r3,r2,20
    37f8:	00820234 	movhi	r2,2056
    37fc:	10be5904 	addi	r2,r2,-1692
    3800:	1887883a 	add	r3,r3,r2
    3804:	e0bffd17 	ldw	r2,-12(fp)
    3808:	10800104 	addi	r2,r2,4
    380c:	100b883a 	mov	r5,r2
    3810:	1809883a 	mov	r4,r3
    3814:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3818:	e0bffd17 	ldw	r2,-12(fp)
    381c:	10800b17 	ldw	r2,44(r2)
    3820:	d0e02217 	ldw	r3,-32632(gp)
    3824:	18c00b17 	ldw	r3,44(r3)
    3828:	1880052e 	bgeu	r3,r2,3840 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    382c:	00800044 	movi	r2,1
    3830:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3834:	00800044 	movi	r2,1
    3838:	d0a02b15 	stw	r2,-32596(gp)
    383c:	00000106 	br	3844 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3844:	e0bffc17 	ldw	r2,-16(fp)
}
    3848:	e037883a 	mov	sp,fp
    384c:	dfc00117 	ldw	ra,4(sp)
    3850:	df000017 	ldw	fp,0(sp)
    3854:	dec00204 	addi	sp,sp,8
    3858:	f800283a 	ret

0000385c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    385c:	defffe04 	addi	sp,sp,-8
    3860:	df000115 	stw	fp,4(sp)
    3864:	df000104 	addi	fp,sp,4
    3868:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    386c:	d0e02c17 	ldw	r3,-32592(gp)
    3870:	e0bfff17 	ldw	r2,-4(fp)
    3874:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3878:	d0e02717 	ldw	r3,-32612(gp)
    387c:	e0bfff17 	ldw	r2,-4(fp)
    3880:	10c00115 	stw	r3,4(r2)
}
    3884:	0001883a 	nop
    3888:	e037883a 	mov	sp,fp
    388c:	df000017 	ldw	fp,0(sp)
    3890:	dec00104 	addi	sp,sp,4
    3894:	f800283a 	ret

00003898 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    3898:	defffa04 	addi	sp,sp,-24
    389c:	dfc00515 	stw	ra,20(sp)
    38a0:	df000415 	stw	fp,16(sp)
    38a4:	df000404 	addi	fp,sp,16
    38a8:	e13ffe15 	stw	r4,-8(fp)
    38ac:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    38b0:	00041980 	call	4198 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    38b4:	d0a02717 	ldw	r2,-32612(gp)
    38b8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    38bc:	e0bffe17 	ldw	r2,-8(fp)
    38c0:	10c00017 	ldw	r3,0(r2)
    38c4:	d0a02c17 	ldw	r2,-32592(gp)
    38c8:	18800726 	beq	r3,r2,38e8 <xTaskCheckForTimeOut+0x50>
    38cc:	e0bffe17 	ldw	r2,-8(fp)
    38d0:	10800117 	ldw	r2,4(r2)
    38d4:	e0fffd17 	ldw	r3,-12(fp)
    38d8:	18800336 	bltu	r3,r2,38e8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    38dc:	00800044 	movi	r2,1
    38e0:	e0bffc15 	stw	r2,-16(fp)
    38e4:	00001606 	br	3940 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    38e8:	e0bffe17 	ldw	r2,-8(fp)
    38ec:	10800117 	ldw	r2,4(r2)
    38f0:	e0fffd17 	ldw	r3,-12(fp)
    38f4:	1887c83a 	sub	r3,r3,r2
    38f8:	e0bfff17 	ldw	r2,-4(fp)
    38fc:	10800017 	ldw	r2,0(r2)
    3900:	18800d2e 	bgeu	r3,r2,3938 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3904:	e0bfff17 	ldw	r2,-4(fp)
    3908:	10c00017 	ldw	r3,0(r2)
    390c:	e0bffe17 	ldw	r2,-8(fp)
    3910:	11000117 	ldw	r4,4(r2)
    3914:	e0bffd17 	ldw	r2,-12(fp)
    3918:	2085c83a 	sub	r2,r4,r2
    391c:	1887883a 	add	r3,r3,r2
    3920:	e0bfff17 	ldw	r2,-4(fp)
    3924:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3928:	e13ffe17 	ldw	r4,-8(fp)
    392c:	000385c0 	call	385c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3930:	e03ffc15 	stw	zero,-16(fp)
    3934:	00000206 	br	3940 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3938:	00800044 	movi	r2,1
    393c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3940:	00041ec0 	call	41ec <vTaskExitCritical>

	return xReturn;
    3944:	e0bffc17 	ldw	r2,-16(fp)
}
    3948:	e037883a 	mov	sp,fp
    394c:	dfc00117 	ldw	ra,4(sp)
    3950:	df000017 	ldw	fp,0(sp)
    3954:	dec00204 	addi	sp,sp,8
    3958:	f800283a 	ret

0000395c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    395c:	deffff04 	addi	sp,sp,-4
    3960:	df000015 	stw	fp,0(sp)
    3964:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3968:	00800044 	movi	r2,1
    396c:	d0a02b15 	stw	r2,-32596(gp)
}
    3970:	0001883a 	nop
    3974:	e037883a 	mov	sp,fp
    3978:	df000017 	ldw	fp,0(sp)
    397c:	dec00104 	addi	sp,sp,4
    3980:	f800283a 	ret

00003984 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3984:	defffd04 	addi	sp,sp,-12
    3988:	dfc00215 	stw	ra,8(sp)
    398c:	df000115 	stw	fp,4(sp)
    3990:	df000104 	addi	fp,sp,4
    3994:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    3998:	0003b980 	call	3b98 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    399c:	003ffe06 	br	3998 <__alt_data_end+0xf0003998>

000039a0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    39a0:	defff804 	addi	sp,sp,-32
    39a4:	dfc00715 	stw	ra,28(sp)
    39a8:	df000615 	stw	fp,24(sp)
    39ac:	df000604 	addi	fp,sp,24
    39b0:	e13ffb15 	stw	r4,-20(fp)
    39b4:	e17ffc15 	stw	r5,-16(fp)
    39b8:	e1bffd15 	stw	r6,-12(fp)
    39bc:	e1fffe15 	stw	r7,-8(fp)
    39c0:	e0800217 	ldw	r2,8(fp)
    39c4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    39c8:	e03ffa15 	stw	zero,-24(fp)
    39cc:	00001406 	br	3a20 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    39d0:	e0fffc17 	ldw	r3,-16(fp)
    39d4:	e0bffa17 	ldw	r2,-24(fp)
    39d8:	1885883a 	add	r2,r3,r2
    39dc:	10c00003 	ldbu	r3,0(r2)
    39e0:	e13ffb17 	ldw	r4,-20(fp)
    39e4:	e0bffa17 	ldw	r2,-24(fp)
    39e8:	2085883a 	add	r2,r4,r2
    39ec:	10800d04 	addi	r2,r2,52
    39f0:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    39f4:	e0fffc17 	ldw	r3,-16(fp)
    39f8:	e0bffa17 	ldw	r2,-24(fp)
    39fc:	1885883a 	add	r2,r3,r2
    3a00:	10800003 	ldbu	r2,0(r2)
    3a04:	10803fcc 	andi	r2,r2,255
    3a08:	1080201c 	xori	r2,r2,128
    3a0c:	10bfe004 	addi	r2,r2,-128
    3a10:	10000726 	beq	r2,zero,3a30 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3a14:	e0bffa17 	ldw	r2,-24(fp)
    3a18:	10800044 	addi	r2,r2,1
    3a1c:	e0bffa15 	stw	r2,-24(fp)
    3a20:	e0bffa17 	ldw	r2,-24(fp)
    3a24:	10800230 	cmpltui	r2,r2,8
    3a28:	103fe91e 	bne	r2,zero,39d0 <__alt_data_end+0xf00039d0>
    3a2c:	00000106 	br	3a34 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3a30:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3a34:	e0bffb17 	ldw	r2,-20(fp)
    3a38:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    3a3c:	e0bffd17 	ldw	r2,-12(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	1000021e 	bne	r2,zero,3a50 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3a48:	008002c4 	movi	r2,11
    3a4c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3a50:	e0bffb17 	ldw	r2,-20(fp)
    3a54:	e0fffd17 	ldw	r3,-12(fp)
    3a58:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    3a5c:	e0bffb17 	ldw	r2,-20(fp)
    3a60:	e0fffd17 	ldw	r3,-12(fp)
    3a64:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3a68:	e0bffb17 	ldw	r2,-20(fp)
    3a6c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3a70:	e0bffb17 	ldw	r2,-20(fp)
    3a74:	10800104 	addi	r2,r2,4
    3a78:	1009883a 	mov	r4,r2
    3a7c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3a80:	e0bffb17 	ldw	r2,-20(fp)
    3a84:	10800604 	addi	r2,r2,24
    3a88:	1009883a 	mov	r4,r2
    3a8c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    3a90:	e0bffb17 	ldw	r2,-20(fp)
    3a94:	e0fffb17 	ldw	r3,-20(fp)
    3a98:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3a9c:	00c00304 	movi	r3,12
    3aa0:	e0bffd17 	ldw	r2,-12(fp)
    3aa4:	1887c83a 	sub	r3,r3,r2
    3aa8:	e0bffb17 	ldw	r2,-20(fp)
    3aac:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    3ab0:	e0bffb17 	ldw	r2,-20(fp)
    3ab4:	e0fffb17 	ldw	r3,-20(fp)
    3ab8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    3abc:	e0bffb17 	ldw	r2,-20(fp)
    3ac0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    3ac4:	e0bffb17 	ldw	r2,-20(fp)
    3ac8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    3acc:	e0bffb17 	ldw	r2,-20(fp)
    3ad0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    3ad4:	0001883a 	nop
    3ad8:	e037883a 	mov	sp,fp
    3adc:	dfc00117 	ldw	ra,4(sp)
    3ae0:	df000017 	ldw	fp,0(sp)
    3ae4:	dec00204 	addi	sp,sp,8
    3ae8:	f800283a 	ret

00003aec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    3aec:	defffd04 	addi	sp,sp,-12
    3af0:	dfc00215 	stw	ra,8(sp)
    3af4:	df000115 	stw	fp,4(sp)
    3af8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3afc:	e03fff15 	stw	zero,-4(fp)
    3b00:	00000a06 	br	3b2c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3b04:	e0bfff17 	ldw	r2,-4(fp)
    3b08:	10c00524 	muli	r3,r2,20
    3b0c:	00820234 	movhi	r2,2056
    3b10:	10be5904 	addi	r2,r2,-1692
    3b14:	1885883a 	add	r2,r3,r2
    3b18:	1009883a 	mov	r4,r2
    3b1c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3b20:	e0bfff17 	ldw	r2,-4(fp)
    3b24:	10800044 	addi	r2,r2,1
    3b28:	e0bfff15 	stw	r2,-4(fp)
    3b2c:	e0bfff17 	ldw	r2,-4(fp)
    3b30:	10800330 	cmpltui	r2,r2,12
    3b34:	103ff31e 	bne	r2,zero,3b04 <__alt_data_end+0xf0003b04>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3b38:	01020234 	movhi	r4,2056
    3b3c:	213e9504 	addi	r4,r4,-1452
    3b40:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3b44:	01020234 	movhi	r4,2056
    3b48:	213e9a04 	addi	r4,r4,-1432
    3b4c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3b50:	01020234 	movhi	r4,2056
    3b54:	213e9f04 	addi	r4,r4,-1412
    3b58:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3b5c:	01020234 	movhi	r4,2056
    3b60:	213ea404 	addi	r4,r4,-1392
    3b64:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3b68:	00820234 	movhi	r2,2056
    3b6c:	10be9504 	addi	r2,r2,-1452
    3b70:	d0a02315 	stw	r2,-32628(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3b74:	00820234 	movhi	r2,2056
    3b78:	10be9a04 	addi	r2,r2,-1432
    3b7c:	d0a02415 	stw	r2,-32624(gp)
}
    3b80:	0001883a 	nop
    3b84:	e037883a 	mov	sp,fp
    3b88:	dfc00117 	ldw	ra,4(sp)
    3b8c:	df000017 	ldw	fp,0(sp)
    3b90:	dec00204 	addi	sp,sp,8
    3b94:	f800283a 	ret

00003b98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3b98:	defffc04 	addi	sp,sp,-16
    3b9c:	dfc00315 	stw	ra,12(sp)
    3ba0:	df000215 	stw	fp,8(sp)
    3ba4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ba8:	00001d06 	br	3c20 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3bac:	000305c0 	call	305c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3bb0:	00820234 	movhi	r2,2056
    3bb4:	10bea404 	addi	r2,r2,-1392
    3bb8:	10800017 	ldw	r2,0(r2)
    3bbc:	1005003a 	cmpeq	r2,r2,zero
    3bc0:	10803fcc 	andi	r2,r2,255
    3bc4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3bc8:	00030880 	call	3088 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3bcc:	e0bffe17 	ldw	r2,-8(fp)
    3bd0:	1000131e 	bne	r2,zero,3c20 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3bd4:	00041980 	call	4198 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3bd8:	00820234 	movhi	r2,2056
    3bdc:	10bea404 	addi	r2,r2,-1392
    3be0:	10800317 	ldw	r2,12(r2)
    3be4:	10800317 	ldw	r2,12(r2)
    3be8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3bec:	e0bfff17 	ldw	r2,-4(fp)
    3bf0:	10800104 	addi	r2,r2,4
    3bf4:	1009883a 	mov	r4,r2
    3bf8:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3bfc:	d0a02617 	ldw	r2,-32616(gp)
    3c00:	10bfffc4 	addi	r2,r2,-1
    3c04:	d0a02615 	stw	r2,-32616(gp)
					--uxTasksDeleted;
    3c08:	d0a02517 	ldw	r2,-32620(gp)
    3c0c:	10bfffc4 	addi	r2,r2,-1
    3c10:	d0a02515 	stw	r2,-32620(gp)
				}
				taskEXIT_CRITICAL();
    3c14:	00041ec0 	call	41ec <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3c18:	e13fff17 	ldw	r4,-4(fp)
    3c1c:	0003e540 	call	3e54 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3c20:	d0a02517 	ldw	r2,-32620(gp)
    3c24:	103fe11e 	bne	r2,zero,3bac <__alt_data_end+0xf0003bac>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3c28:	0001883a 	nop
    3c2c:	e037883a 	mov	sp,fp
    3c30:	dfc00117 	ldw	ra,4(sp)
    3c34:	df000017 	ldw	fp,0(sp)
    3c38:	dec00204 	addi	sp,sp,8
    3c3c:	f800283a 	ret

00003c40 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3c40:	defffd04 	addi	sp,sp,-12
    3c44:	dfc00215 	stw	ra,8(sp)
    3c48:	df000115 	stw	fp,4(sp)
    3c4c:	df000104 	addi	fp,sp,4
    3c50:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3c54:	d0a02217 	ldw	r2,-32632(gp)
    3c58:	e0ffff17 	ldw	r3,-4(fp)
    3c5c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3c60:	d0a02717 	ldw	r2,-32612(gp)
    3c64:	e0ffff17 	ldw	r3,-4(fp)
    3c68:	1880072e 	bgeu	r3,r2,3c88 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3c6c:	d0e02417 	ldw	r3,-32624(gp)
    3c70:	d0a02217 	ldw	r2,-32632(gp)
    3c74:	10800104 	addi	r2,r2,4
    3c78:	100b883a 	mov	r5,r2
    3c7c:	1809883a 	mov	r4,r3
    3c80:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3c84:	00000b06 	br	3cb4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3c88:	d0e02317 	ldw	r3,-32628(gp)
    3c8c:	d0a02217 	ldw	r2,-32632(gp)
    3c90:	10800104 	addi	r2,r2,4
    3c94:	100b883a 	mov	r5,r2
    3c98:	1809883a 	mov	r4,r3
    3c9c:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3ca0:	d0a00317 	ldw	r2,-32756(gp)
    3ca4:	e0ffff17 	ldw	r3,-4(fp)
    3ca8:	1880022e 	bgeu	r3,r2,3cb4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3cac:	e0bfff17 	ldw	r2,-4(fp)
    3cb0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3cb4:	0001883a 	nop
    3cb8:	e037883a 	mov	sp,fp
    3cbc:	dfc00117 	ldw	ra,4(sp)
    3cc0:	df000017 	ldw	fp,0(sp)
    3cc4:	dec00204 	addi	sp,sp,8
    3cc8:	f800283a 	ret

00003ccc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3ccc:	defffa04 	addi	sp,sp,-24
    3cd0:	dfc00515 	stw	ra,20(sp)
    3cd4:	df000415 	stw	fp,16(sp)
    3cd8:	df000404 	addi	fp,sp,16
    3cdc:	2005883a 	mov	r2,r4
    3ce0:	e17fff15 	stw	r5,-4(fp)
    3ce4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ce8:	e0bfff17 	ldw	r2,-4(fp)
    3cec:	1000061e 	bne	r2,zero,3d08 <prvAllocateTCBAndStack+0x3c>
    3cf0:	e0bffe0b 	ldhu	r2,-8(fp)
    3cf4:	1085883a 	add	r2,r2,r2
    3cf8:	1085883a 	add	r2,r2,r2
    3cfc:	1009883a 	mov	r4,r2
    3d00:	0000fd00 	call	fd0 <pvPortMalloc>
    3d04:	00000106 	br	3d0c <prvAllocateTCBAndStack+0x40>
    3d08:	e0bfff17 	ldw	r2,-4(fp)
    3d0c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3d10:	e0bffd17 	ldw	r2,-12(fp)
    3d14:	10000c26 	beq	r2,zero,3d48 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3d18:	01001404 	movi	r4,80
    3d1c:	0000fd00 	call	fd0 <pvPortMalloc>
    3d20:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3d24:	e0bffc17 	ldw	r2,-16(fp)
    3d28:	10000426 	beq	r2,zero,3d3c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3d2c:	e0bffc17 	ldw	r2,-16(fp)
    3d30:	e0fffd17 	ldw	r3,-12(fp)
    3d34:	10c00c15 	stw	r3,48(r2)
    3d38:	00000406 	br	3d4c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	00011500 	call	1150 <vPortFree>
    3d44:	00000106 	br	3d4c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3d48:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3d4c:	e0bffc17 	ldw	r2,-16(fp)
    3d50:	10000926 	beq	r2,zero,3d78 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3d54:	e0bffc17 	ldw	r2,-16(fp)
    3d58:	10c00c17 	ldw	r3,48(r2)
    3d5c:	e0bffe0b 	ldhu	r2,-8(fp)
    3d60:	1085883a 	add	r2,r2,r2
    3d64:	1085883a 	add	r2,r2,r2
    3d68:	100d883a 	mov	r6,r2
    3d6c:	01402944 	movi	r5,165
    3d70:	1809883a 	mov	r4,r3
    3d74:	0008ad80 	call	8ad8 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3d78:	e0bffc17 	ldw	r2,-16(fp)
}
    3d7c:	e037883a 	mov	sp,fp
    3d80:	dfc00117 	ldw	ra,4(sp)
    3d84:	df000017 	ldw	fp,0(sp)
    3d88:	dec00204 	addi	sp,sp,8
    3d8c:	f800283a 	ret

00003d90 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3d90:	defffd04 	addi	sp,sp,-12
    3d94:	df000215 	stw	fp,8(sp)
    3d98:	df000204 	addi	fp,sp,8
    3d9c:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3da0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3da4:	00000606 	br	3dc0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3da8:	e0bfff17 	ldw	r2,-4(fp)
    3dac:	10800044 	addi	r2,r2,1
    3db0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3db4:	e0bffe17 	ldw	r2,-8(fp)
    3db8:	10800044 	addi	r2,r2,1
    3dbc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3dc0:	e0bfff17 	ldw	r2,-4(fp)
    3dc4:	10800003 	ldbu	r2,0(r2)
    3dc8:	10803fcc 	andi	r2,r2,255
    3dcc:	10802960 	cmpeqi	r2,r2,165
    3dd0:	103ff51e 	bne	r2,zero,3da8 <__alt_data_end+0xf0003da8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3dd4:	e0bffe17 	ldw	r2,-8(fp)
    3dd8:	1004d0ba 	srli	r2,r2,2
    3ddc:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3de0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3de4:	e037883a 	mov	sp,fp
    3de8:	df000017 	ldw	fp,0(sp)
    3dec:	dec00104 	addi	sp,sp,4
    3df0:	f800283a 	ret

00003df4 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3df4:	defffa04 	addi	sp,sp,-24
    3df8:	dfc00515 	stw	ra,20(sp)
    3dfc:	df000415 	stw	fp,16(sp)
    3e00:	df000404 	addi	fp,sp,16
    3e04:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3e08:	e0bfff17 	ldw	r2,-4(fp)
    3e0c:	1000021e 	bne	r2,zero,3e18 <uxTaskGetStackHighWaterMark+0x24>
    3e10:	d0a02217 	ldw	r2,-32632(gp)
    3e14:	00000106 	br	3e1c <uxTaskGetStackHighWaterMark+0x28>
    3e18:	e0bfff17 	ldw	r2,-4(fp)
    3e1c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3e20:	e0bffc17 	ldw	r2,-16(fp)
    3e24:	10800c17 	ldw	r2,48(r2)
    3e28:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3e2c:	e13ffd17 	ldw	r4,-12(fp)
    3e30:	0003d900 	call	3d90 <prvTaskCheckFreeStackSpace>
    3e34:	10bfffcc 	andi	r2,r2,65535
    3e38:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3e3c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3e40:	e037883a 	mov	sp,fp
    3e44:	dfc00117 	ldw	ra,4(sp)
    3e48:	df000017 	ldw	fp,0(sp)
    3e4c:	dec00204 	addi	sp,sp,8
    3e50:	f800283a 	ret

00003e54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3e54:	defffd04 	addi	sp,sp,-12
    3e58:	dfc00215 	stw	ra,8(sp)
    3e5c:	df000115 	stw	fp,4(sp)
    3e60:	df000104 	addi	fp,sp,4
    3e64:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3e68:	e0bfff17 	ldw	r2,-4(fp)
    3e6c:	10800c17 	ldw	r2,48(r2)
    3e70:	1009883a 	mov	r4,r2
    3e74:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3e78:	e13fff17 	ldw	r4,-4(fp)
    3e7c:	00011500 	call	1150 <vPortFree>
	}
    3e80:	0001883a 	nop
    3e84:	e037883a 	mov	sp,fp
    3e88:	dfc00117 	ldw	ra,4(sp)
    3e8c:	df000017 	ldw	fp,0(sp)
    3e90:	dec00204 	addi	sp,sp,8
    3e94:	f800283a 	ret

00003e98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3e98:	defffe04 	addi	sp,sp,-8
    3e9c:	df000115 	stw	fp,4(sp)
    3ea0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3ea4:	d0a02317 	ldw	r2,-32628(gp)
    3ea8:	10800017 	ldw	r2,0(r2)
    3eac:	1000021e 	bne	r2,zero,3eb8 <prvResetNextTaskUnblockTime+0x20>
    3eb0:	00800044 	movi	r2,1
    3eb4:	00000106 	br	3ebc <prvResetNextTaskUnblockTime+0x24>
    3eb8:	0005883a 	mov	r2,zero
    3ebc:	10803fcc 	andi	r2,r2,255
    3ec0:	10000326 	beq	r2,zero,3ed0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3ec4:	00bfffc4 	movi	r2,-1
    3ec8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ecc:	00000706 	br	3eec <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3ed0:	d0a02317 	ldw	r2,-32628(gp)
    3ed4:	10800317 	ldw	r2,12(r2)
    3ed8:	10800317 	ldw	r2,12(r2)
    3edc:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3ee0:	e0bfff17 	ldw	r2,-4(fp)
    3ee4:	10800117 	ldw	r2,4(r2)
    3ee8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3eec:	0001883a 	nop
    3ef0:	e037883a 	mov	sp,fp
    3ef4:	df000017 	ldw	fp,0(sp)
    3ef8:	dec00104 	addi	sp,sp,4
    3efc:	f800283a 	ret

00003f00 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3f00:	defffe04 	addi	sp,sp,-8
    3f04:	df000115 	stw	fp,4(sp)
    3f08:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3f0c:	d0a02217 	ldw	r2,-32632(gp)
    3f10:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3f14:	e0bfff17 	ldw	r2,-4(fp)
	}
    3f18:	e037883a 	mov	sp,fp
    3f1c:	df000017 	ldw	fp,0(sp)
    3f20:	dec00104 	addi	sp,sp,4
    3f24:	f800283a 	ret

00003f28 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3f28:	defffe04 	addi	sp,sp,-8
    3f2c:	df000115 	stw	fp,4(sp)
    3f30:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3f34:	d0a02917 	ldw	r2,-32604(gp)
    3f38:	1000031e 	bne	r2,zero,3f48 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3f3c:	00800044 	movi	r2,1
    3f40:	e0bfff15 	stw	r2,-4(fp)
    3f44:	00000606 	br	3f60 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3f48:	d0a02e17 	ldw	r2,-32584(gp)
    3f4c:	1000031e 	bne	r2,zero,3f5c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3f50:	00800084 	movi	r2,2
    3f54:	e0bfff15 	stw	r2,-4(fp)
    3f58:	00000106 	br	3f60 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3f5c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3f60:	e0bfff17 	ldw	r2,-4(fp)
	}
    3f64:	e037883a 	mov	sp,fp
    3f68:	df000017 	ldw	fp,0(sp)
    3f6c:	dec00104 	addi	sp,sp,4
    3f70:	f800283a 	ret

00003f74 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3f74:	defffc04 	addi	sp,sp,-16
    3f78:	dfc00315 	stw	ra,12(sp)
    3f7c:	df000215 	stw	fp,8(sp)
    3f80:	df000204 	addi	fp,sp,8
    3f84:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3f88:	e0bfff17 	ldw	r2,-4(fp)
    3f8c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3f90:	e0bfff17 	ldw	r2,-4(fp)
    3f94:	10003b26 	beq	r2,zero,4084 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3f98:	e0bffe17 	ldw	r2,-8(fp)
    3f9c:	10c00b17 	ldw	r3,44(r2)
    3fa0:	d0a02217 	ldw	r2,-32632(gp)
    3fa4:	10800b17 	ldw	r2,44(r2)
    3fa8:	1880362e 	bgeu	r3,r2,4084 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3fac:	e0bffe17 	ldw	r2,-8(fp)
    3fb0:	10800617 	ldw	r2,24(r2)
    3fb4:	10000616 	blt	r2,zero,3fd0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3fb8:	d0a02217 	ldw	r2,-32632(gp)
    3fbc:	10800b17 	ldw	r2,44(r2)
    3fc0:	00c00304 	movi	r3,12
    3fc4:	1887c83a 	sub	r3,r3,r2
    3fc8:	e0bffe17 	ldw	r2,-8(fp)
    3fcc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3fd0:	e0bffe17 	ldw	r2,-8(fp)
    3fd4:	10c00517 	ldw	r3,20(r2)
    3fd8:	e0bffe17 	ldw	r2,-8(fp)
    3fdc:	10800b17 	ldw	r2,44(r2)
    3fe0:	11000524 	muli	r4,r2,20
    3fe4:	00820234 	movhi	r2,2056
    3fe8:	10be5904 	addi	r2,r2,-1692
    3fec:	2085883a 	add	r2,r4,r2
    3ff0:	1880021e 	bne	r3,r2,3ffc <vTaskPriorityInherit+0x88>
    3ff4:	00800044 	movi	r2,1
    3ff8:	00000106 	br	4000 <vTaskPriorityInherit+0x8c>
    3ffc:	0005883a 	mov	r2,zero
    4000:	10803fcc 	andi	r2,r2,255
    4004:	10001b26 	beq	r2,zero,4074 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4018:	d0a02217 	ldw	r2,-32632(gp)
    401c:	10c00b17 	ldw	r3,44(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	d0e02817 	ldw	r3,-32608(gp)
    4034:	1880032e 	bgeu	r3,r2,4044 <vTaskPriorityInherit+0xd0>
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10800b17 	ldw	r2,44(r2)
    4040:	d0a02815 	stw	r2,-32608(gp)
    4044:	e0bffe17 	ldw	r2,-8(fp)
    4048:	10800b17 	ldw	r2,44(r2)
    404c:	10c00524 	muli	r3,r2,20
    4050:	00820234 	movhi	r2,2056
    4054:	10be5904 	addi	r2,r2,-1692
    4058:	1887883a 	add	r3,r3,r2
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800104 	addi	r2,r2,4
    4064:	100b883a 	mov	r5,r2
    4068:	1809883a 	mov	r4,r3
    406c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4070:	00000406 	br	4084 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    4074:	d0a02217 	ldw	r2,-32632(gp)
    4078:	10c00b17 	ldw	r3,44(r2)
    407c:	e0bffe17 	ldw	r2,-8(fp)
    4080:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4084:	0001883a 	nop
    4088:	e037883a 	mov	sp,fp
    408c:	dfc00117 	ldw	ra,4(sp)
    4090:	df000017 	ldw	fp,0(sp)
    4094:	dec00204 	addi	sp,sp,8
    4098:	f800283a 	ret

0000409c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    409c:	defffb04 	addi	sp,sp,-20
    40a0:	dfc00415 	stw	ra,16(sp)
    40a4:	df000315 	stw	fp,12(sp)
    40a8:	df000304 	addi	fp,sp,12
    40ac:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    40b0:	e0bfff17 	ldw	r2,-4(fp)
    40b4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    40b8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    40bc:	e0bfff17 	ldw	r2,-4(fp)
    40c0:	10002f26 	beq	r2,zero,4180 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    40c4:	e0bffe17 	ldw	r2,-8(fp)
    40c8:	10801117 	ldw	r2,68(r2)
    40cc:	10ffffc4 	addi	r3,r2,-1
    40d0:	e0bffe17 	ldw	r2,-8(fp)
    40d4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    40d8:	e0bffe17 	ldw	r2,-8(fp)
    40dc:	10c00b17 	ldw	r3,44(r2)
    40e0:	e0bffe17 	ldw	r2,-8(fp)
    40e4:	10801017 	ldw	r2,64(r2)
    40e8:	18802526 	beq	r3,r2,4180 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    40ec:	e0bffe17 	ldw	r2,-8(fp)
    40f0:	10801117 	ldw	r2,68(r2)
    40f4:	1000221e 	bne	r2,zero,4180 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    40f8:	e0bffe17 	ldw	r2,-8(fp)
    40fc:	10800104 	addi	r2,r2,4
    4100:	1009883a 	mov	r4,r2
    4104:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4108:	e0bffe17 	ldw	r2,-8(fp)
    410c:	10c01017 	ldw	r3,64(r2)
    4110:	e0bffe17 	ldw	r2,-8(fp)
    4114:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4118:	e0bffe17 	ldw	r2,-8(fp)
    411c:	10800b17 	ldw	r2,44(r2)
    4120:	00c00304 	movi	r3,12
    4124:	1887c83a 	sub	r3,r3,r2
    4128:	e0bffe17 	ldw	r2,-8(fp)
    412c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4130:	e0bffe17 	ldw	r2,-8(fp)
    4134:	10800b17 	ldw	r2,44(r2)
    4138:	d0e02817 	ldw	r3,-32608(gp)
    413c:	1880032e 	bgeu	r3,r2,414c <xTaskPriorityDisinherit+0xb0>
    4140:	e0bffe17 	ldw	r2,-8(fp)
    4144:	10800b17 	ldw	r2,44(r2)
    4148:	d0a02815 	stw	r2,-32608(gp)
    414c:	e0bffe17 	ldw	r2,-8(fp)
    4150:	10800b17 	ldw	r2,44(r2)
    4154:	10c00524 	muli	r3,r2,20
    4158:	00820234 	movhi	r2,2056
    415c:	10be5904 	addi	r2,r2,-1692
    4160:	1887883a 	add	r3,r3,r2
    4164:	e0bffe17 	ldw	r2,-8(fp)
    4168:	10800104 	addi	r2,r2,4
    416c:	100b883a 	mov	r5,r2
    4170:	1809883a 	mov	r4,r3
    4174:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4178:	00800044 	movi	r2,1
    417c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4180:	e0bffd17 	ldw	r2,-12(fp)
	}
    4184:	e037883a 	mov	sp,fp
    4188:	dfc00117 	ldw	ra,4(sp)
    418c:	df000017 	ldw	fp,0(sp)
    4190:	dec00204 	addi	sp,sp,8
    4194:	f800283a 	ret

00004198 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    4198:	defffe04 	addi	sp,sp,-8
    419c:	df000115 	stw	fp,4(sp)
    41a0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    41a4:	0005303a 	rdctl	r2,status
    41a8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    41ac:	e0ffff17 	ldw	r3,-4(fp)
    41b0:	00bfff84 	movi	r2,-2
    41b4:	1884703a 	and	r2,r3,r2
    41b8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    41bc:	d0a02917 	ldw	r2,-32604(gp)
    41c0:	10000526 	beq	r2,zero,41d8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    41c4:	d0a02217 	ldw	r2,-32632(gp)
    41c8:	10c00f17 	ldw	r3,60(r2)
    41cc:	18c00044 	addi	r3,r3,1
    41d0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    41d4:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    41d8:	0001883a 	nop
    41dc:	e037883a 	mov	sp,fp
    41e0:	df000017 	ldw	fp,0(sp)
    41e4:	dec00104 	addi	sp,sp,4
    41e8:	f800283a 	ret

000041ec <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    41ec:	defffe04 	addi	sp,sp,-8
    41f0:	df000115 	stw	fp,4(sp)
    41f4:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    41f8:	d0a02917 	ldw	r2,-32604(gp)
    41fc:	10000e26 	beq	r2,zero,4238 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4200:	d0a02217 	ldw	r2,-32632(gp)
    4204:	10800f17 	ldw	r2,60(r2)
    4208:	10000b26 	beq	r2,zero,4238 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    420c:	d0a02217 	ldw	r2,-32632(gp)
    4210:	10c00f17 	ldw	r3,60(r2)
    4214:	18ffffc4 	addi	r3,r3,-1
    4218:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    421c:	d0a02217 	ldw	r2,-32632(gp)
    4220:	10800f17 	ldw	r2,60(r2)
    4224:	1000041e 	bne	r2,zero,4238 <vTaskExitCritical+0x4c>
    4228:	00800044 	movi	r2,1
    422c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4230:	e0bfff17 	ldw	r2,-4(fp)
    4234:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4238:	0001883a 	nop
    423c:	e037883a 	mov	sp,fp
    4240:	df000017 	ldw	fp,0(sp)
    4244:	dec00104 	addi	sp,sp,4
    4248:	f800283a 	ret

0000424c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    424c:	defffe04 	addi	sp,sp,-8
    4250:	df000115 	stw	fp,4(sp)
    4254:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4258:	d0a02217 	ldw	r2,-32632(gp)
    425c:	10800617 	ldw	r2,24(r2)
    4260:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4264:	d0a02217 	ldw	r2,-32632(gp)
    4268:	d0e02217 	ldw	r3,-32632(gp)
    426c:	18c00b17 	ldw	r3,44(r3)
    4270:	01000304 	movi	r4,12
    4274:	20c7c83a 	sub	r3,r4,r3
    4278:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    427c:	e0bfff17 	ldw	r2,-4(fp)
}
    4280:	e037883a 	mov	sp,fp
    4284:	df000017 	ldw	fp,0(sp)
    4288:	dec00104 	addi	sp,sp,4
    428c:	f800283a 	ret

00004290 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    4290:	deffff04 	addi	sp,sp,-4
    4294:	df000015 	stw	fp,0(sp)
    4298:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    429c:	d0a02217 	ldw	r2,-32632(gp)
    42a0:	10000426 	beq	r2,zero,42b4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    42a4:	d0a02217 	ldw	r2,-32632(gp)
    42a8:	10c01117 	ldw	r3,68(r2)
    42ac:	18c00044 	addi	r3,r3,1
    42b0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    42b4:	d0a02217 	ldw	r2,-32632(gp)
	}
    42b8:	e037883a 	mov	sp,fp
    42bc:	df000017 	ldw	fp,0(sp)
    42c0:	dec00104 	addi	sp,sp,4
    42c4:	f800283a 	ret

000042c8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    42c8:	defffa04 	addi	sp,sp,-24
    42cc:	dfc00515 	stw	ra,20(sp)
    42d0:	df000415 	stw	fp,16(sp)
    42d4:	df000404 	addi	fp,sp,16
    42d8:	e13ffe15 	stw	r4,-8(fp)
    42dc:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    42e0:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    42e4:	d0a02217 	ldw	r2,-32632(gp)
    42e8:	10801217 	ldw	r2,72(r2)
    42ec:	1000101e 	bne	r2,zero,4330 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02217 	ldw	r2,-32632(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02717 	ldw	r3,-32612(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffc17 	ldw	r4,-16(fp)
    4328:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00041ec0 	call	41ec <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00041980 	call	4198 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4338:	d0a02217 	ldw	r2,-32632(gp)
    433c:	10801217 	ldw	r2,72(r2)
    4340:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4344:	e0bffd17 	ldw	r2,-12(fp)
    4348:	10000926 	beq	r2,zero,4370 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    434c:	e0bffe17 	ldw	r2,-8(fp)
    4350:	10000326 	beq	r2,zero,4360 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4354:	d0a02217 	ldw	r2,-32632(gp)
    4358:	10001215 	stw	zero,72(r2)
    435c:	00000406 	br	4370 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4360:	d0a02217 	ldw	r2,-32632(gp)
    4364:	10c01217 	ldw	r3,72(r2)
    4368:	18ffffc4 	addi	r3,r3,-1
    436c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4370:	d0a02217 	ldw	r2,-32632(gp)
    4374:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4378:	00041ec0 	call	41ec <vTaskExitCritical>

		return ulReturn;
    437c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4380:	e037883a 	mov	sp,fp
    4384:	dfc00117 	ldw	ra,4(sp)
    4388:	df000017 	ldw	fp,0(sp)
    438c:	dec00204 	addi	sp,sp,8
    4390:	f800283a 	ret

00004394 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    4394:	defff804 	addi	sp,sp,-32
    4398:	dfc00715 	stw	ra,28(sp)
    439c:	df000615 	stw	fp,24(sp)
    43a0:	df000604 	addi	fp,sp,24
    43a4:	e13ffc15 	stw	r4,-16(fp)
    43a8:	e17ffd15 	stw	r5,-12(fp)
    43ac:	e1bffe15 	stw	r6,-8(fp)
    43b0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    43b4:	00041980 	call	4198 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    43b8:	d0a02217 	ldw	r2,-32632(gp)
    43bc:	10801317 	ldw	r2,76(r2)
    43c0:	108000a0 	cmpeqi	r2,r2,2
    43c4:	1000161e 	bne	r2,zero,4420 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    43c8:	d0a02217 	ldw	r2,-32632(gp)
    43cc:	11001217 	ldw	r4,72(r2)
    43d0:	e0fffc17 	ldw	r3,-16(fp)
    43d4:	00c6303a 	nor	r3,zero,r3
    43d8:	20c6703a 	and	r3,r4,r3
    43dc:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    43e0:	d0a02217 	ldw	r2,-32632(gp)
    43e4:	00c00044 	movi	r3,1
    43e8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    43ec:	e0bfff17 	ldw	r2,-4(fp)
    43f0:	10000b26 	beq	r2,zero,4420 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    43f4:	d0a02217 	ldw	r2,-32632(gp)
    43f8:	10800104 	addi	r2,r2,4
    43fc:	1009883a 	mov	r4,r2
    4400:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4404:	d0e02717 	ldw	r3,-32612(gp)
    4408:	e0bfff17 	ldw	r2,-4(fp)
    440c:	1885883a 	add	r2,r3,r2
    4410:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4414:	e13ffb17 	ldw	r4,-20(fp)
    4418:	0003c400 	call	3c40 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    441c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4420:	00041ec0 	call	41ec <vTaskExitCritical>

		taskENTER_CRITICAL();
    4424:	00041980 	call	4198 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4428:	e0bffe17 	ldw	r2,-8(fp)
    442c:	10000426 	beq	r2,zero,4440 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4430:	d0a02217 	ldw	r2,-32632(gp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4440:	d0a02217 	ldw	r2,-32632(gp)
    4444:	10801317 	ldw	r2,76(r2)
    4448:	10800058 	cmpnei	r2,r2,1
    444c:	1000021e 	bne	r2,zero,4458 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4450:	e03ffa15 	stw	zero,-24(fp)
    4454:	00000806 	br	4478 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4458:	d0a02217 	ldw	r2,-32632(gp)
    445c:	11001217 	ldw	r4,72(r2)
    4460:	e0fffd17 	ldw	r3,-12(fp)
    4464:	00c6303a 	nor	r3,zero,r3
    4468:	20c6703a 	and	r3,r4,r3
    446c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4470:	00800044 	movi	r2,1
    4474:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4478:	d0a02217 	ldw	r2,-32632(gp)
    447c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4480:	00041ec0 	call	41ec <vTaskExitCritical>

		return xReturn;
    4484:	e0bffa17 	ldw	r2,-24(fp)
	}
    4488:	e037883a 	mov	sp,fp
    448c:	dfc00117 	ldw	ra,4(sp)
    4490:	df000017 	ldw	fp,0(sp)
    4494:	dec00204 	addi	sp,sp,8
    4498:	f800283a 	ret

0000449c <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    449c:	defff804 	addi	sp,sp,-32
    44a0:	dfc00715 	stw	ra,28(sp)
    44a4:	df000615 	stw	fp,24(sp)
    44a8:	df000604 	addi	fp,sp,24
    44ac:	e13ffd15 	stw	r4,-12(fp)
    44b0:	e17ffe15 	stw	r5,-8(fp)
    44b4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    44b8:	00800044 	movi	r2,1
    44bc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    44c0:	e0bffd17 	ldw	r2,-12(fp)
    44c4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    44c8:	00041980 	call	4198 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    44cc:	e0bffb17 	ldw	r2,-20(fp)
    44d0:	10801317 	ldw	r2,76(r2)
    44d4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    44d8:	e0bffb17 	ldw	r2,-20(fp)
    44dc:	00c00084 	movi	r3,2
    44e0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    44e4:	e0bfff17 	ldw	r2,-4(fp)
    44e8:	10800168 	cmpgeui	r2,r2,5
    44ec:	1000271e 	bne	r2,zero,458c <xTaskNotify+0xf0>
    44f0:	e0bfff17 	ldw	r2,-4(fp)
    44f4:	100690ba 	slli	r3,r2,2
    44f8:	00800034 	movhi	r2,0
    44fc:	10914304 	addi	r2,r2,17676
    4500:	1885883a 	add	r2,r3,r2
    4504:	10800017 	ldw	r2,0(r2)
    4508:	1000683a 	jmp	r2
    450c:	00004588 	cmpgei	zero,zero,278
    4510:	00004520 	cmpeqi	zero,zero,276
    4514:	0000453c 	xorhi	zero,zero,276
    4518:	00004554 	movui	zero,277
    451c:	00004564 	muli	zero,zero,277
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4520:	e0bffb17 	ldw	r2,-20(fp)
    4524:	10c01217 	ldw	r3,72(r2)
    4528:	e0bffe17 	ldw	r2,-8(fp)
    452c:	1886b03a 	or	r3,r3,r2
    4530:	e0bffb17 	ldw	r2,-20(fp)
    4534:	10c01215 	stw	r3,72(r2)
					break;
    4538:	00001406 	br	458c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    453c:	e0bffb17 	ldw	r2,-20(fp)
    4540:	10801217 	ldw	r2,72(r2)
    4544:	10c00044 	addi	r3,r2,1
    4548:	e0bffb17 	ldw	r2,-20(fp)
    454c:	10c01215 	stw	r3,72(r2)
					break;
    4550:	00000e06 	br	458c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4554:	e0bffb17 	ldw	r2,-20(fp)
    4558:	e0fffe17 	ldw	r3,-8(fp)
    455c:	10c01215 	stw	r3,72(r2)
					break;
    4560:	00000a06 	br	458c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4564:	e0bffc17 	ldw	r2,-16(fp)
    4568:	108000a0 	cmpeqi	r2,r2,2
    456c:	1000041e 	bne	r2,zero,4580 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4570:	e0bffb17 	ldw	r2,-20(fp)
    4574:	e0fffe17 	ldw	r3,-8(fp)
    4578:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    457c:	00000306 	br	458c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4580:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4584:	00000106 	br	458c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4588:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    458c:	e0bffc17 	ldw	r2,-16(fp)
    4590:	10800058 	cmpnei	r2,r2,1
    4594:	10001c1e 	bne	r2,zero,4608 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4598:	e0bffb17 	ldw	r2,-20(fp)
    459c:	10800104 	addi	r2,r2,4
    45a0:	1009883a 	mov	r4,r2
    45a4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    45a8:	e0bffb17 	ldw	r2,-20(fp)
    45ac:	10800b17 	ldw	r2,44(r2)
    45b0:	d0e02817 	ldw	r3,-32608(gp)
    45b4:	1880032e 	bgeu	r3,r2,45c4 <xTaskNotify+0x128>
    45b8:	e0bffb17 	ldw	r2,-20(fp)
    45bc:	10800b17 	ldw	r2,44(r2)
    45c0:	d0a02815 	stw	r2,-32608(gp)
    45c4:	e0bffb17 	ldw	r2,-20(fp)
    45c8:	10800b17 	ldw	r2,44(r2)
    45cc:	10c00524 	muli	r3,r2,20
    45d0:	00820234 	movhi	r2,2056
    45d4:	10be5904 	addi	r2,r2,-1692
    45d8:	1887883a 	add	r3,r3,r2
    45dc:	e0bffb17 	ldw	r2,-20(fp)
    45e0:	10800104 	addi	r2,r2,4
    45e4:	100b883a 	mov	r5,r2
    45e8:	1809883a 	mov	r4,r3
    45ec:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    45f0:	e0bffb17 	ldw	r2,-20(fp)
    45f4:	10800b17 	ldw	r2,44(r2)
    45f8:	d0e02217 	ldw	r3,-32632(gp)
    45fc:	18c00b17 	ldw	r3,44(r3)
    4600:	1880012e 	bgeu	r3,r2,4608 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4604:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4608:	00041ec0 	call	41ec <vTaskExitCritical>

		return xReturn;
    460c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4610:	e037883a 	mov	sp,fp
    4614:	dfc00117 	ldw	ra,4(sp)
    4618:	df000017 	ldw	fp,0(sp)
    461c:	dec00204 	addi	sp,sp,8
    4620:	f800283a 	ret

00004624 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4624:	defff604 	addi	sp,sp,-40
    4628:	dfc00915 	stw	ra,36(sp)
    462c:	df000815 	stw	fp,32(sp)
    4630:	df000804 	addi	fp,sp,32
    4634:	e13ffc15 	stw	r4,-16(fp)
    4638:	e17ffd15 	stw	r5,-12(fp)
    463c:	e1bffe15 	stw	r6,-8(fp)
    4640:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4644:	00800044 	movi	r2,1
    4648:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    464c:	e0bffc17 	ldw	r2,-16(fp)
    4650:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4654:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4658:	e0bff917 	ldw	r2,-28(fp)
    465c:	10801317 	ldw	r2,76(r2)
    4660:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4664:	e0bff917 	ldw	r2,-28(fp)
    4668:	00c00084 	movi	r3,2
    466c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4670:	e0bffe17 	ldw	r2,-8(fp)
    4674:	10800168 	cmpgeui	r2,r2,5
    4678:	1000271e 	bne	r2,zero,4718 <xTaskNotifyFromISR+0xf4>
    467c:	e0bffe17 	ldw	r2,-8(fp)
    4680:	100690ba 	slli	r3,r2,2
    4684:	00800034 	movhi	r2,0
    4688:	1091a604 	addi	r2,r2,18072
    468c:	1885883a 	add	r2,r3,r2
    4690:	10800017 	ldw	r2,0(r2)
    4694:	1000683a 	jmp	r2
    4698:	00004714 	movui	zero,284
    469c:	000046ac 	andhi	zero,zero,282
    46a0:	000046c8 	cmpgei	zero,zero,283
    46a4:	000046e0 	cmpeqi	zero,zero,283
    46a8:	000046f0 	cmpltui	zero,zero,283
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    46ac:	e0bff917 	ldw	r2,-28(fp)
    46b0:	10c01217 	ldw	r3,72(r2)
    46b4:	e0bffd17 	ldw	r2,-12(fp)
    46b8:	1886b03a 	or	r3,r3,r2
    46bc:	e0bff917 	ldw	r2,-28(fp)
    46c0:	10c01215 	stw	r3,72(r2)
					break;
    46c4:	00001406 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    46c8:	e0bff917 	ldw	r2,-28(fp)
    46cc:	10801217 	ldw	r2,72(r2)
    46d0:	10c00044 	addi	r3,r2,1
    46d4:	e0bff917 	ldw	r2,-28(fp)
    46d8:	10c01215 	stw	r3,72(r2)
					break;
    46dc:	00000e06 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    46e0:	e0bff917 	ldw	r2,-28(fp)
    46e4:	e0fffd17 	ldw	r3,-12(fp)
    46e8:	10c01215 	stw	r3,72(r2)
					break;
    46ec:	00000a06 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    46f0:	e0bffb17 	ldw	r2,-20(fp)
    46f4:	108000a0 	cmpeqi	r2,r2,2
    46f8:	1000041e 	bne	r2,zero,470c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    46fc:	e0bff917 	ldw	r2,-28(fp)
    4700:	e0fffd17 	ldw	r3,-12(fp)
    4704:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4708:	00000306 	br	4718 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    470c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4710:	00000106 	br	4718 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4714:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4718:	e0bffb17 	ldw	r2,-20(fp)
    471c:	10800058 	cmpnei	r2,r2,1
    4720:	1000291e 	bne	r2,zero,47c8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4724:	d0a02e17 	ldw	r2,-32584(gp)
    4728:	1000171e 	bne	r2,zero,4788 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    472c:	e0bff917 	ldw	r2,-28(fp)
    4730:	10800104 	addi	r2,r2,4
    4734:	1009883a 	mov	r4,r2
    4738:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    473c:	e0bff917 	ldw	r2,-28(fp)
    4740:	10800b17 	ldw	r2,44(r2)
    4744:	d0e02817 	ldw	r3,-32608(gp)
    4748:	1880032e 	bgeu	r3,r2,4758 <xTaskNotifyFromISR+0x134>
    474c:	e0bff917 	ldw	r2,-28(fp)
    4750:	10800b17 	ldw	r2,44(r2)
    4754:	d0a02815 	stw	r2,-32608(gp)
    4758:	e0bff917 	ldw	r2,-28(fp)
    475c:	10800b17 	ldw	r2,44(r2)
    4760:	10c00524 	muli	r3,r2,20
    4764:	00820234 	movhi	r2,2056
    4768:	10be5904 	addi	r2,r2,-1692
    476c:	1887883a 	add	r3,r3,r2
    4770:	e0bff917 	ldw	r2,-28(fp)
    4774:	10800104 	addi	r2,r2,4
    4778:	100b883a 	mov	r5,r2
    477c:	1809883a 	mov	r4,r3
    4780:	00014980 	call	1498 <vListInsertEnd>
    4784:	00000606 	br	47a0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4788:	e0bff917 	ldw	r2,-28(fp)
    478c:	10800604 	addi	r2,r2,24
    4790:	100b883a 	mov	r5,r2
    4794:	01020234 	movhi	r4,2056
    4798:	213e9f04 	addi	r4,r4,-1412
    479c:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47a0:	e0bff917 	ldw	r2,-28(fp)
    47a4:	10800b17 	ldw	r2,44(r2)
    47a8:	d0e02217 	ldw	r3,-32632(gp)
    47ac:	18c00b17 	ldw	r3,44(r3)
    47b0:	1880052e 	bgeu	r3,r2,47c8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47b4:	e0bfff17 	ldw	r2,-4(fp)
    47b8:	10000326 	beq	r2,zero,47c8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47bc:	e0bfff17 	ldw	r2,-4(fp)
    47c0:	00c00044 	movi	r3,1
    47c4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    47c8:	e0bff817 	ldw	r2,-32(fp)
	}
    47cc:	e037883a 	mov	sp,fp
    47d0:	dfc00117 	ldw	ra,4(sp)
    47d4:	df000017 	ldw	fp,0(sp)
    47d8:	dec00204 	addi	sp,sp,8
    47dc:	f800283a 	ret

000047e0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    47e0:	defff904 	addi	sp,sp,-28
    47e4:	dfc00615 	stw	ra,24(sp)
    47e8:	df000515 	stw	fp,20(sp)
    47ec:	df000504 	addi	fp,sp,20
    47f0:	e13ffe15 	stw	r4,-8(fp)
    47f4:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    47f8:	e0bffe17 	ldw	r2,-8(fp)
    47fc:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4800:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4804:	e0bffb17 	ldw	r2,-20(fp)
    4808:	10801317 	ldw	r2,76(r2)
    480c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4810:	e0bffb17 	ldw	r2,-20(fp)
    4814:	00c00084 	movi	r3,2
    4818:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    481c:	e0bffb17 	ldw	r2,-20(fp)
    4820:	10801217 	ldw	r2,72(r2)
    4824:	10c00044 	addi	r3,r2,1
    4828:	e0bffb17 	ldw	r2,-20(fp)
    482c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4830:	e0bffd17 	ldw	r2,-12(fp)
    4834:	10800058 	cmpnei	r2,r2,1
    4838:	1000291e 	bne	r2,zero,48e0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    483c:	d0a02e17 	ldw	r2,-32584(gp)
    4840:	1000171e 	bne	r2,zero,48a0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4844:	e0bffb17 	ldw	r2,-20(fp)
    4848:	10800104 	addi	r2,r2,4
    484c:	1009883a 	mov	r4,r2
    4850:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4854:	e0bffb17 	ldw	r2,-20(fp)
    4858:	10800b17 	ldw	r2,44(r2)
    485c:	d0e02817 	ldw	r3,-32608(gp)
    4860:	1880032e 	bgeu	r3,r2,4870 <vTaskNotifyGiveFromISR+0x90>
    4864:	e0bffb17 	ldw	r2,-20(fp)
    4868:	10800b17 	ldw	r2,44(r2)
    486c:	d0a02815 	stw	r2,-32608(gp)
    4870:	e0bffb17 	ldw	r2,-20(fp)
    4874:	10800b17 	ldw	r2,44(r2)
    4878:	10c00524 	muli	r3,r2,20
    487c:	00820234 	movhi	r2,2056
    4880:	10be5904 	addi	r2,r2,-1692
    4884:	1887883a 	add	r3,r3,r2
    4888:	e0bffb17 	ldw	r2,-20(fp)
    488c:	10800104 	addi	r2,r2,4
    4890:	100b883a 	mov	r5,r2
    4894:	1809883a 	mov	r4,r3
    4898:	00014980 	call	1498 <vListInsertEnd>
    489c:	00000606 	br	48b8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    48a0:	e0bffb17 	ldw	r2,-20(fp)
    48a4:	10800604 	addi	r2,r2,24
    48a8:	100b883a 	mov	r5,r2
    48ac:	01020234 	movhi	r4,2056
    48b0:	213e9f04 	addi	r4,r4,-1412
    48b4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    48b8:	e0bffb17 	ldw	r2,-20(fp)
    48bc:	10800b17 	ldw	r2,44(r2)
    48c0:	d0e02217 	ldw	r3,-32632(gp)
    48c4:	18c00b17 	ldw	r3,44(r3)
    48c8:	1880052e 	bgeu	r3,r2,48e0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    48cc:	e0bfff17 	ldw	r2,-4(fp)
    48d0:	10000326 	beq	r2,zero,48e0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    48d4:	e0bfff17 	ldw	r2,-4(fp)
    48d8:	00c00044 	movi	r3,1
    48dc:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    48e0:	0001883a 	nop
    48e4:	e037883a 	mov	sp,fp
    48e8:	dfc00117 	ldw	ra,4(sp)
    48ec:	df000017 	ldw	fp,0(sp)
    48f0:	dec00204 	addi	sp,sp,8
    48f4:	f800283a 	ret

000048f8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    48f8:	defff904 	addi	sp,sp,-28
    48fc:	dfc00615 	stw	ra,24(sp)
    4900:	df000515 	stw	fp,20(sp)
    4904:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4908:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    490c:	00050f80 	call	50f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4910:	d0a03117 	ldw	r2,-32572(gp)
    4914:	10000d26 	beq	r2,zero,494c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4918:	d8000315 	stw	zero,12(sp)
    491c:	d8000215 	stw	zero,8(sp)
    4920:	d8000115 	stw	zero,4(sp)
    4924:	008000c4 	movi	r2,3
    4928:	d8800015 	stw	r2,0(sp)
    492c:	000f883a 	mov	r7,zero
    4930:	01820004 	movi	r6,2048
    4934:	01420034 	movhi	r5,2048
    4938:	29401404 	addi	r5,r5,80
    493c:	01000034 	movhi	r4,0
    4940:	2112f504 	addi	r4,r4,19412
    4944:	0002b780 	call	2b78 <xTaskGenericCreate>
    4948:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    494c:	e0bfff17 	ldw	r2,-4(fp)
}
    4950:	e037883a 	mov	sp,fp
    4954:	dfc00117 	ldw	ra,4(sp)
    4958:	df000017 	ldw	fp,0(sp)
    495c:	dec00204 	addi	sp,sp,8
    4960:	f800283a 	ret

00004964 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4964:	defff904 	addi	sp,sp,-28
    4968:	dfc00615 	stw	ra,24(sp)
    496c:	df000515 	stw	fp,20(sp)
    4970:	df000504 	addi	fp,sp,20
    4974:	e13ffc15 	stw	r4,-16(fp)
    4978:	e17ffd15 	stw	r5,-12(fp)
    497c:	e1bffe15 	stw	r6,-8(fp)
    4980:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4984:	e0bffd17 	ldw	r2,-12(fp)
    4988:	1000021e 	bne	r2,zero,4994 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    498c:	e03ffb15 	stw	zero,-20(fp)
    4990:	00001906 	br	49f8 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    4994:	01000a04 	movi	r4,40
    4998:	0000fd00 	call	fd0 <pvPortMalloc>
    499c:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    49a0:	e0bffb17 	ldw	r2,-20(fp)
    49a4:	10001426 	beq	r2,zero,49f8 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    49a8:	00050f80 	call	50f8 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    49ac:	e0bffb17 	ldw	r2,-20(fp)
    49b0:	e0fffc17 	ldw	r3,-16(fp)
    49b4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    49b8:	e0bffb17 	ldw	r2,-20(fp)
    49bc:	e0fffd17 	ldw	r3,-12(fp)
    49c0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    49c4:	e0bffb17 	ldw	r2,-20(fp)
    49c8:	e0fffe17 	ldw	r3,-8(fp)
    49cc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    49d0:	e0bffb17 	ldw	r2,-20(fp)
    49d4:	e0ffff17 	ldw	r3,-4(fp)
    49d8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    49dc:	e0bffb17 	ldw	r2,-20(fp)
    49e0:	e0c00217 	ldw	r3,8(fp)
    49e4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    49e8:	e0bffb17 	ldw	r2,-20(fp)
    49ec:	10800104 	addi	r2,r2,4
    49f0:	1009883a 	mov	r4,r2
    49f4:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    49f8:	e0bffb17 	ldw	r2,-20(fp)
}
    49fc:	e037883a 	mov	sp,fp
    4a00:	dfc00117 	ldw	ra,4(sp)
    4a04:	df000017 	ldw	fp,0(sp)
    4a08:	dec00204 	addi	sp,sp,8
    4a0c:	f800283a 	ret

00004a10 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4a10:	defff604 	addi	sp,sp,-40
    4a14:	dfc00915 	stw	ra,36(sp)
    4a18:	df000815 	stw	fp,32(sp)
    4a1c:	df000804 	addi	fp,sp,32
    4a20:	e13ffc15 	stw	r4,-16(fp)
    4a24:	e17ffd15 	stw	r5,-12(fp)
    4a28:	e1bffe15 	stw	r6,-8(fp)
    4a2c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4a30:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4a34:	d0a03117 	ldw	r2,-32572(gp)
    4a38:	10002626 	beq	r2,zero,4ad4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    4a3c:	e0bffd17 	ldw	r2,-12(fp)
    4a40:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4a44:	e0bffe17 	ldw	r2,-8(fp)
    4a48:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    4a4c:	e0bffc17 	ldw	r2,-16(fp)
    4a50:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4a54:	e0bffd17 	ldw	r2,-12(fp)
    4a58:	10800188 	cmpgei	r2,r2,6
    4a5c:	1000151e 	bne	r2,zero,4ab4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4a60:	0003f280 	call	3f28 <xTaskGetSchedulerState>
    4a64:	10800098 	cmpnei	r2,r2,2
    4a68:	1000091e 	bne	r2,zero,4a90 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    4a6c:	d0a03117 	ldw	r2,-32572(gp)
    4a70:	e0fff904 	addi	r3,fp,-28
    4a74:	000f883a 	mov	r7,zero
    4a78:	e1800217 	ldw	r6,8(fp)
    4a7c:	180b883a 	mov	r5,r3
    4a80:	1009883a 	mov	r4,r2
    4a84:	0001edc0 	call	1edc <xQueueGenericSend>
    4a88:	e0bff815 	stw	r2,-32(fp)
    4a8c:	00001106 	br	4ad4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    4a90:	d0a03117 	ldw	r2,-32572(gp)
    4a94:	e0fff904 	addi	r3,fp,-28
    4a98:	000f883a 	mov	r7,zero
    4a9c:	000d883a 	mov	r6,zero
    4aa0:	180b883a 	mov	r5,r3
    4aa4:	1009883a 	mov	r4,r2
    4aa8:	0001edc0 	call	1edc <xQueueGenericSend>
    4aac:	e0bff815 	stw	r2,-32(fp)
    4ab0:	00000806 	br	4ad4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    4ab4:	d0a03117 	ldw	r2,-32572(gp)
    4ab8:	e0fff904 	addi	r3,fp,-28
    4abc:	000f883a 	mov	r7,zero
    4ac0:	e1bfff17 	ldw	r6,-4(fp)
    4ac4:	180b883a 	mov	r5,r3
    4ac8:	1009883a 	mov	r4,r2
    4acc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    4ad0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    4ad4:	e0bff817 	ldw	r2,-32(fp)
}
    4ad8:	e037883a 	mov	sp,fp
    4adc:	dfc00117 	ldw	ra,4(sp)
    4ae0:	df000017 	ldw	fp,0(sp)
    4ae4:	dec00204 	addi	sp,sp,8
    4ae8:	f800283a 	ret

00004aec <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    4aec:	defffd04 	addi	sp,sp,-12
    4af0:	df000215 	stw	fp,8(sp)
    4af4:	df000204 	addi	fp,sp,8
    4af8:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4afc:	e0bfff17 	ldw	r2,-4(fp)
    4b00:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4b04:	e0bffe17 	ldw	r2,-8(fp)
    4b08:	10800017 	ldw	r2,0(r2)
}
    4b0c:	e037883a 	mov	sp,fp
    4b10:	df000017 	ldw	fp,0(sp)
    4b14:	dec00104 	addi	sp,sp,4
    4b18:	f800283a 	ret

00004b1c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4b1c:	defff904 	addi	sp,sp,-28
    4b20:	dfc00615 	stw	ra,24(sp)
    4b24:	df000515 	stw	fp,20(sp)
    4b28:	df000504 	addi	fp,sp,20
    4b2c:	e13ffe15 	stw	r4,-8(fp)
    4b30:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4b34:	d0a02f17 	ldw	r2,-32580(gp)
    4b38:	10800317 	ldw	r2,12(r2)
    4b3c:	10800317 	ldw	r2,12(r2)
    4b40:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4b44:	e0bffc17 	ldw	r2,-16(fp)
    4b48:	10800104 	addi	r2,r2,4
    4b4c:	1009883a 	mov	r4,r2
    4b50:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4b54:	e0bffc17 	ldw	r2,-16(fp)
    4b58:	10800717 	ldw	r2,28(r2)
    4b5c:	10800058 	cmpnei	r2,r2,1
    4b60:	1000121e 	bne	r2,zero,4bac <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4b64:	e0bffc17 	ldw	r2,-16(fp)
    4b68:	10c00617 	ldw	r3,24(r2)
    4b6c:	e0bffe17 	ldw	r2,-8(fp)
    4b70:	1885883a 	add	r2,r3,r2
    4b74:	e1fffe17 	ldw	r7,-8(fp)
    4b78:	e1bfff17 	ldw	r6,-4(fp)
    4b7c:	100b883a 	mov	r5,r2
    4b80:	e13ffc17 	ldw	r4,-16(fp)
    4b84:	0004d740 	call	4d74 <prvInsertTimerInActiveList>
    4b88:	10800058 	cmpnei	r2,r2,1
    4b8c:	1000071e 	bne	r2,zero,4bac <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4b90:	d8000015 	stw	zero,0(sp)
    4b94:	000f883a 	mov	r7,zero
    4b98:	e1bffe17 	ldw	r6,-8(fp)
    4b9c:	000b883a 	mov	r5,zero
    4ba0:	e13ffc17 	ldw	r4,-16(fp)
    4ba4:	0004a100 	call	4a10 <xTimerGenericCommand>
    4ba8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4bac:	e0bffc17 	ldw	r2,-16(fp)
    4bb0:	10800917 	ldw	r2,36(r2)
    4bb4:	e13ffc17 	ldw	r4,-16(fp)
    4bb8:	103ee83a 	callr	r2
}
    4bbc:	0001883a 	nop
    4bc0:	e037883a 	mov	sp,fp
    4bc4:	dfc00117 	ldw	ra,4(sp)
    4bc8:	df000017 	ldw	fp,0(sp)
    4bcc:	dec00204 	addi	sp,sp,8
    4bd0:	f800283a 	ret

00004bd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4bd4:	defffb04 	addi	sp,sp,-20
    4bd8:	dfc00415 	stw	ra,16(sp)
    4bdc:	df000315 	stw	fp,12(sp)
    4be0:	df000304 	addi	fp,sp,12
    4be4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4be8:	e0bffe04 	addi	r2,fp,-8
    4bec:	1009883a 	mov	r4,r2
    4bf0:	0004cb00 	call	4cb0 <prvGetNextExpireTime>
    4bf4:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4bf8:	e0bffe17 	ldw	r2,-8(fp)
    4bfc:	100b883a 	mov	r5,r2
    4c00:	e13ffd17 	ldw	r4,-12(fp)
    4c04:	0004c100 	call	4c10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4c08:	0004e500 	call	4e50 <prvProcessReceivedCommands>
	}
    4c0c:	003ff606 	br	4be8 <__alt_data_end+0xf0004be8>

00004c10 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4c10:	defffa04 	addi	sp,sp,-24
    4c14:	dfc00515 	stw	ra,20(sp)
    4c18:	df000415 	stw	fp,16(sp)
    4c1c:	df000404 	addi	fp,sp,16
    4c20:	e13ffe15 	stw	r4,-8(fp)
    4c24:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4c28:	000305c0 	call	305c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4c2c:	e0bffd04 	addi	r2,fp,-12
    4c30:	1009883a 	mov	r4,r2
    4c34:	0004d100 	call	4d10 <prvSampleTimeNow>
    4c38:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4c3c:	e0bffd17 	ldw	r2,-12(fp)
    4c40:	1000141e 	bne	r2,zero,4c94 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4c44:	e0bfff17 	ldw	r2,-4(fp)
    4c48:	1000081e 	bne	r2,zero,4c6c <prvProcessTimerOrBlockTask+0x5c>
    4c4c:	e0bffe17 	ldw	r2,-8(fp)
    4c50:	e0fffc17 	ldw	r3,-16(fp)
    4c54:	18800536 	bltu	r3,r2,4c6c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4c58:	00030880 	call	3088 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4c5c:	e17ffc17 	ldw	r5,-16(fp)
    4c60:	e13ffe17 	ldw	r4,-8(fp)
    4c64:	0004b1c0 	call	4b1c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4c68:	00000b06 	br	4c98 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4c6c:	d1203117 	ldw	r4,-32572(gp)
    4c70:	e0fffe17 	ldw	r3,-8(fp)
    4c74:	e0bffc17 	ldw	r2,-16(fp)
    4c78:	1885c83a 	sub	r2,r3,r2
    4c7c:	100b883a 	mov	r5,r2
    4c80:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4c84:	00030880 	call	3088 <xTaskResumeAll>
    4c88:	1000031e 	bne	r2,zero,4c98 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4c8c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4c90:	00000106 	br	4c98 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4c94:	00030880 	call	3088 <xTaskResumeAll>
		}
	}
}
    4c98:	0001883a 	nop
    4c9c:	e037883a 	mov	sp,fp
    4ca0:	dfc00117 	ldw	ra,4(sp)
    4ca4:	df000017 	ldw	fp,0(sp)
    4ca8:	dec00204 	addi	sp,sp,8
    4cac:	f800283a 	ret

00004cb0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4cb0:	defffd04 	addi	sp,sp,-12
    4cb4:	df000215 	stw	fp,8(sp)
    4cb8:	df000204 	addi	fp,sp,8
    4cbc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4cc0:	d0a02f17 	ldw	r2,-32580(gp)
    4cc4:	10800017 	ldw	r2,0(r2)
    4cc8:	1005003a 	cmpeq	r2,r2,zero
    4ccc:	10c03fcc 	andi	r3,r2,255
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4cd8:	e0bfff17 	ldw	r2,-4(fp)
    4cdc:	10800017 	ldw	r2,0(r2)
    4ce0:	1000051e 	bne	r2,zero,4cf8 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4ce4:	d0a02f17 	ldw	r2,-32580(gp)
    4ce8:	10800317 	ldw	r2,12(r2)
    4cec:	10800017 	ldw	r2,0(r2)
    4cf0:	e0bffe15 	stw	r2,-8(fp)
    4cf4:	00000106 	br	4cfc <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4cf8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4cfc:	e0bffe17 	ldw	r2,-8(fp)
}
    4d00:	e037883a 	mov	sp,fp
    4d04:	df000017 	ldw	fp,0(sp)
    4d08:	dec00104 	addi	sp,sp,4
    4d0c:	f800283a 	ret

00004d10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4d10:	defffc04 	addi	sp,sp,-16
    4d14:	dfc00315 	stw	ra,12(sp)
    4d18:	df000215 	stw	fp,8(sp)
    4d1c:	df000204 	addi	fp,sp,8
    4d20:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4d24:	00031cc0 	call	31cc <xTaskGetTickCount>
    4d28:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4d2c:	d0a03217 	ldw	r2,-32568(gp)
    4d30:	e0fffe17 	ldw	r3,-8(fp)
    4d34:	1880052e 	bgeu	r3,r2,4d4c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4d38:	0004fe80 	call	4fe8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4d3c:	e0bfff17 	ldw	r2,-4(fp)
    4d40:	00c00044 	movi	r3,1
    4d44:	10c00015 	stw	r3,0(r2)
    4d48:	00000206 	br	4d54 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4d4c:	e0bfff17 	ldw	r2,-4(fp)
    4d50:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4d54:	e0bffe17 	ldw	r2,-8(fp)
    4d58:	d0a03215 	stw	r2,-32568(gp)

	return xTimeNow;
    4d5c:	e0bffe17 	ldw	r2,-8(fp)
}
    4d60:	e037883a 	mov	sp,fp
    4d64:	dfc00117 	ldw	ra,4(sp)
    4d68:	df000017 	ldw	fp,0(sp)
    4d6c:	dec00204 	addi	sp,sp,8
    4d70:	f800283a 	ret

00004d74 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4d74:	defff904 	addi	sp,sp,-28
    4d78:	dfc00615 	stw	ra,24(sp)
    4d7c:	df000515 	stw	fp,20(sp)
    4d80:	df000504 	addi	fp,sp,20
    4d84:	e13ffc15 	stw	r4,-16(fp)
    4d88:	e17ffd15 	stw	r5,-12(fp)
    4d8c:	e1bffe15 	stw	r6,-8(fp)
    4d90:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4d94:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4d98:	e0bffc17 	ldw	r2,-16(fp)
    4d9c:	e0fffd17 	ldw	r3,-12(fp)
    4da0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4da4:	e0bffc17 	ldw	r2,-16(fp)
    4da8:	e0fffc17 	ldw	r3,-16(fp)
    4dac:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4db0:	e0bffd17 	ldw	r2,-12(fp)
    4db4:	e0fffe17 	ldw	r3,-8(fp)
    4db8:	18801036 	bltu	r3,r2,4dfc <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4dbc:	e0fffe17 	ldw	r3,-8(fp)
    4dc0:	e0bfff17 	ldw	r2,-4(fp)
    4dc4:	1887c83a 	sub	r3,r3,r2
    4dc8:	e0bffc17 	ldw	r2,-16(fp)
    4dcc:	10800617 	ldw	r2,24(r2)
    4dd0:	18800336 	bltu	r3,r2,4de0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4dd4:	00800044 	movi	r2,1
    4dd8:	e0bffb15 	stw	r2,-20(fp)
    4ddc:	00001606 	br	4e38 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4de0:	d0e03017 	ldw	r3,-32576(gp)
    4de4:	e0bffc17 	ldw	r2,-16(fp)
    4de8:	10800104 	addi	r2,r2,4
    4dec:	100b883a 	mov	r5,r2
    4df0:	1809883a 	mov	r4,r3
    4df4:	00015240 	call	1524 <vListInsert>
    4df8:	00000f06 	br	4e38 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4dfc:	e0fffe17 	ldw	r3,-8(fp)
    4e00:	e0bfff17 	ldw	r2,-4(fp)
    4e04:	1880062e 	bgeu	r3,r2,4e20 <prvInsertTimerInActiveList+0xac>
    4e08:	e0fffd17 	ldw	r3,-12(fp)
    4e0c:	e0bfff17 	ldw	r2,-4(fp)
    4e10:	18800336 	bltu	r3,r2,4e20 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4e14:	00800044 	movi	r2,1
    4e18:	e0bffb15 	stw	r2,-20(fp)
    4e1c:	00000606 	br	4e38 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4e20:	d0e02f17 	ldw	r3,-32580(gp)
    4e24:	e0bffc17 	ldw	r2,-16(fp)
    4e28:	10800104 	addi	r2,r2,4
    4e2c:	100b883a 	mov	r5,r2
    4e30:	1809883a 	mov	r4,r3
    4e34:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4e38:	e0bffb17 	ldw	r2,-20(fp)
}
    4e3c:	e037883a 	mov	sp,fp
    4e40:	dfc00117 	ldw	ra,4(sp)
    4e44:	df000017 	ldw	fp,0(sp)
    4e48:	dec00204 	addi	sp,sp,8
    4e4c:	f800283a 	ret

00004e50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4e50:	defff604 	addi	sp,sp,-40
    4e54:	dfc00915 	stw	ra,36(sp)
    4e58:	df000815 	stw	fp,32(sp)
    4e5c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4e60:	00005306 	br	4fb0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4e64:	e0bffc17 	ldw	r2,-16(fp)
    4e68:	10005116 	blt	r2,zero,4fb0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4e6c:	e0bffe17 	ldw	r2,-8(fp)
    4e70:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4e74:	e0bff917 	ldw	r2,-28(fp)
    4e78:	10800517 	ldw	r2,20(r2)
    4e7c:	10000426 	beq	r2,zero,4e90 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10800104 	addi	r2,r2,4
    4e88:	1009883a 	mov	r4,r2
    4e8c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4e90:	e0bfff04 	addi	r2,fp,-4
    4e94:	1009883a 	mov	r4,r2
    4e98:	0004d100 	call	4d10 <prvSampleTimeNow>
    4e9c:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4ea0:	e0bffc17 	ldw	r2,-16(fp)
    4ea4:	10c002a8 	cmpgeui	r3,r2,10
    4ea8:	1800401e 	bne	r3,zero,4fac <prvProcessReceivedCommands+0x15c>
    4eac:	100690ba 	slli	r3,r2,2
    4eb0:	00800034 	movhi	r2,0
    4eb4:	1093b104 	addi	r2,r2,20164
    4eb8:	1885883a 	add	r2,r3,r2
    4ebc:	10800017 	ldw	r2,0(r2)
    4ec0:	1000683a 	jmp	r2
    4ec4:	00004eec 	andhi	zero,zero,315
    4ec8:	00004eec 	andhi	zero,zero,315
    4ecc:	00004eec 	andhi	zero,zero,315
    4ed0:	00004fb0 	cmpltui	zero,zero,318
    4ed4:	00004f6c 	andhi	zero,zero,317
    4ed8:	00004fa0 	cmpeqi	zero,zero,318
    4edc:	00004eec 	andhi	zero,zero,315
    4ee0:	00004eec 	andhi	zero,zero,315
    4ee4:	00004fb0 	cmpltui	zero,zero,318
    4ee8:	00004f6c 	andhi	zero,zero,317
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4eec:	e0fffd17 	ldw	r3,-12(fp)
    4ef0:	e0bff917 	ldw	r2,-28(fp)
    4ef4:	10800617 	ldw	r2,24(r2)
    4ef8:	1885883a 	add	r2,r3,r2
    4efc:	e0fffd17 	ldw	r3,-12(fp)
    4f00:	180f883a 	mov	r7,r3
    4f04:	e1bffa17 	ldw	r6,-24(fp)
    4f08:	100b883a 	mov	r5,r2
    4f0c:	e13ff917 	ldw	r4,-28(fp)
    4f10:	0004d740 	call	4d74 <prvInsertTimerInActiveList>
    4f14:	10800058 	cmpnei	r2,r2,1
    4f18:	1000251e 	bne	r2,zero,4fb0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f1c:	e0bff917 	ldw	r2,-28(fp)
    4f20:	10800917 	ldw	r2,36(r2)
    4f24:	e13ff917 	ldw	r4,-28(fp)
    4f28:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f2c:	e0bff917 	ldw	r2,-28(fp)
    4f30:	10800717 	ldw	r2,28(r2)
    4f34:	10800058 	cmpnei	r2,r2,1
    4f38:	10001d1e 	bne	r2,zero,4fb0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4f3c:	e0fffd17 	ldw	r3,-12(fp)
    4f40:	e0bff917 	ldw	r2,-28(fp)
    4f44:	10800617 	ldw	r2,24(r2)
    4f48:	1885883a 	add	r2,r3,r2
    4f4c:	d8000015 	stw	zero,0(sp)
    4f50:	000f883a 	mov	r7,zero
    4f54:	100d883a 	mov	r6,r2
    4f58:	000b883a 	mov	r5,zero
    4f5c:	e13ff917 	ldw	r4,-28(fp)
    4f60:	0004a100 	call	4a10 <xTimerGenericCommand>
    4f64:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4f68:	00001106 	br	4fb0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4f6c:	e0fffd17 	ldw	r3,-12(fp)
    4f70:	e0bff917 	ldw	r2,-28(fp)
    4f74:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4f78:	e0bff917 	ldw	r2,-28(fp)
    4f7c:	10c00617 	ldw	r3,24(r2)
    4f80:	e0bffa17 	ldw	r2,-24(fp)
    4f84:	1885883a 	add	r2,r3,r2
    4f88:	e1fffa17 	ldw	r7,-24(fp)
    4f8c:	e1bffa17 	ldw	r6,-24(fp)
    4f90:	100b883a 	mov	r5,r2
    4f94:	e13ff917 	ldw	r4,-28(fp)
    4f98:	0004d740 	call	4d74 <prvInsertTimerInActiveList>
					break;
    4f9c:	00000406 	br	4fb0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4fa0:	e13ff917 	ldw	r4,-28(fp)
    4fa4:	00011500 	call	1150 <vPortFree>
					break;
    4fa8:	00000106 	br	4fb0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4fac:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4fb0:	d0a03117 	ldw	r2,-32572(gp)
    4fb4:	e0fffc04 	addi	r3,fp,-16
    4fb8:	000f883a 	mov	r7,zero
    4fbc:	000d883a 	mov	r6,zero
    4fc0:	180b883a 	mov	r5,r3
    4fc4:	1009883a 	mov	r4,r2
    4fc8:	000222c0 	call	222c <xQueueGenericReceive>
    4fcc:	103fa51e 	bne	r2,zero,4e64 <__alt_data_end+0xf0004e64>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4fd0:	0001883a 	nop
    4fd4:	e037883a 	mov	sp,fp
    4fd8:	dfc00117 	ldw	ra,4(sp)
    4fdc:	df000017 	ldw	fp,0(sp)
    4fe0:	dec00204 	addi	sp,sp,8
    4fe4:	f800283a 	ret

00004fe8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4fe8:	defff804 	addi	sp,sp,-32
    4fec:	dfc00715 	stw	ra,28(sp)
    4ff0:	df000615 	stw	fp,24(sp)
    4ff4:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4ff8:	00003006 	br	50bc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4ffc:	d0a02f17 	ldw	r2,-32580(gp)
    5000:	10800317 	ldw	r2,12(r2)
    5004:	10800017 	ldw	r2,0(r2)
    5008:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    500c:	d0a02f17 	ldw	r2,-32580(gp)
    5010:	10800317 	ldw	r2,12(r2)
    5014:	10800317 	ldw	r2,12(r2)
    5018:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    501c:	e0bffc17 	ldw	r2,-16(fp)
    5020:	10800104 	addi	r2,r2,4
    5024:	1009883a 	mov	r4,r2
    5028:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    502c:	e0bffc17 	ldw	r2,-16(fp)
    5030:	10800917 	ldw	r2,36(r2)
    5034:	e13ffc17 	ldw	r4,-16(fp)
    5038:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    503c:	e0bffc17 	ldw	r2,-16(fp)
    5040:	10800717 	ldw	r2,28(r2)
    5044:	10800058 	cmpnei	r2,r2,1
    5048:	10001c1e 	bne	r2,zero,50bc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    504c:	e0bffc17 	ldw	r2,-16(fp)
    5050:	10c00617 	ldw	r3,24(r2)
    5054:	e0bffb17 	ldw	r2,-20(fp)
    5058:	1885883a 	add	r2,r3,r2
    505c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    5060:	e0bffd17 	ldw	r2,-12(fp)
    5064:	e0fffb17 	ldw	r3,-20(fp)
    5068:	18800d2e 	bgeu	r3,r2,50a0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    506c:	e0bffc17 	ldw	r2,-16(fp)
    5070:	e0fffd17 	ldw	r3,-12(fp)
    5074:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    5078:	e0bffc17 	ldw	r2,-16(fp)
    507c:	e0fffc17 	ldw	r3,-16(fp)
    5080:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    5084:	d0e02f17 	ldw	r3,-32580(gp)
    5088:	e0bffc17 	ldw	r2,-16(fp)
    508c:	10800104 	addi	r2,r2,4
    5090:	100b883a 	mov	r5,r2
    5094:	1809883a 	mov	r4,r3
    5098:	00015240 	call	1524 <vListInsert>
    509c:	00000706 	br	50bc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    50a0:	d8000015 	stw	zero,0(sp)
    50a4:	000f883a 	mov	r7,zero
    50a8:	e1bffb17 	ldw	r6,-20(fp)
    50ac:	000b883a 	mov	r5,zero
    50b0:	e13ffc17 	ldw	r4,-16(fp)
    50b4:	0004a100 	call	4a10 <xTimerGenericCommand>
    50b8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    50bc:	d0a02f17 	ldw	r2,-32580(gp)
    50c0:	10800017 	ldw	r2,0(r2)
    50c4:	103fcd1e 	bne	r2,zero,4ffc <__alt_data_end+0xf0004ffc>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    50c8:	d0a02f17 	ldw	r2,-32580(gp)
    50cc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    50d0:	d0a03017 	ldw	r2,-32576(gp)
    50d4:	d0a02f15 	stw	r2,-32580(gp)
	pxOverflowTimerList = pxTemp;
    50d8:	e0bfff17 	ldw	r2,-4(fp)
    50dc:	d0a03015 	stw	r2,-32576(gp)
}
    50e0:	0001883a 	nop
    50e4:	e037883a 	mov	sp,fp
    50e8:	dfc00117 	ldw	ra,4(sp)
    50ec:	df000017 	ldw	fp,0(sp)
    50f0:	dec00204 	addi	sp,sp,8
    50f4:	f800283a 	ret

000050f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    50f8:	defffe04 	addi	sp,sp,-8
    50fc:	dfc00115 	stw	ra,4(sp)
    5100:	df000015 	stw	fp,0(sp)
    5104:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5108:	00041980 	call	4198 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    510c:	d0a03117 	ldw	r2,-32572(gp)
    5110:	1000111e 	bne	r2,zero,5158 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5114:	01020234 	movhi	r4,2056
    5118:	213ea904 	addi	r4,r4,-1372
    511c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5120:	01020234 	movhi	r4,2056
    5124:	213eae04 	addi	r4,r4,-1352
    5128:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    512c:	00820234 	movhi	r2,2056
    5130:	10bea904 	addi	r2,r2,-1372
    5134:	d0a02f15 	stw	r2,-32580(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5138:	00820234 	movhi	r2,2056
    513c:	10beae04 	addi	r2,r2,-1352
    5140:	d0a03015 	stw	r2,-32576(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5144:	000d883a 	mov	r6,zero
    5148:	01400304 	movi	r5,12
    514c:	01000284 	movi	r4,10
    5150:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5154:	d0a03115 	stw	r2,-32572(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5158:	00041ec0 	call	41ec <vTaskExitCritical>
}
    515c:	0001883a 	nop
    5160:	e037883a 	mov	sp,fp
    5164:	dfc00117 	ldw	ra,4(sp)
    5168:	df000017 	ldw	fp,0(sp)
    516c:	dec00204 	addi	sp,sp,8
    5170:	f800283a 	ret

00005174 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5174:	defffb04 	addi	sp,sp,-20
    5178:	dfc00415 	stw	ra,16(sp)
    517c:	df000315 	stw	fp,12(sp)
    5180:	df000304 	addi	fp,sp,12
    5184:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5188:	e0bfff17 	ldw	r2,-4(fp)
    518c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    5190:	00041980 	call	4198 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    5194:	e0bffd17 	ldw	r2,-12(fp)
    5198:	10800517 	ldw	r2,20(r2)
    519c:	1004c03a 	cmpne	r2,r2,zero
    51a0:	10803fcc 	andi	r2,r2,255
    51a4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    51a8:	00041ec0 	call	41ec <vTaskExitCritical>

	return xTimerIsInActiveList;
    51ac:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    51b0:	e037883a 	mov	sp,fp
    51b4:	dfc00117 	ldw	ra,4(sp)
    51b8:	df000017 	ldw	fp,0(sp)
    51bc:	dec00204 	addi	sp,sp,8
    51c0:	f800283a 	ret

000051c4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    51c4:	defffd04 	addi	sp,sp,-12
    51c8:	df000215 	stw	fp,8(sp)
    51cc:	df000204 	addi	fp,sp,8
    51d0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    51d4:	e0bfff17 	ldw	r2,-4(fp)
    51d8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    51dc:	e0bffe17 	ldw	r2,-8(fp)
    51e0:	10800817 	ldw	r2,32(r2)
}
    51e4:	e037883a 	mov	sp,fp
    51e8:	df000017 	ldw	fp,0(sp)
    51ec:	dec00104 	addi	sp,sp,4
    51f0:	f800283a 	ret

000051f4 <vKeyboardISRHandler>:

/*-----------------------------------------------------------*/
/* ISR Handler Functions */

/* Keyboard ISR Handler */
static void vKeyboardISRHandler(void* context) {
    51f4:	defffa04 	addi	sp,sp,-24
    51f8:	df000515 	stw	fp,20(sp)
    51fc:	df000504 	addi	fp,sp,20
    5200:	e13ffd15 	stw	r4,-12(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    5204:	e03ffb15 	stw	zero,-20(fp)
    uint8_t key_value;

    /* Read keyboard data */
    key_value = IORD_ALTERA_AVALON_PIO_DATA(PUSH_BUTTON_BASE);
    5208:	00800134 	movhi	r2,4
    520c:	108c3004 	addi	r2,r2,12480
    5210:	10800037 	ldwio	r2,0(r2)
    5214:	e0bffc05 	stb	r2,-16(fp)

    /* Clear the interrupt */
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5218:	00c001c4 	movi	r3,7
    521c:	00800134 	movhi	r2,4
    5220:	108c3304 	addi	r2,r2,12492
    5224:	10c00035 	stwio	r3,0(r2)
        /* Normal operation key handling */
    } else if (gSystemStatus.system_state == STATUS_ALERT) {
        /* Alert operation key handling */
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    5228:	e0bffb17 	ldw	r2,-20(fp)
    522c:	10000126 	beq	r2,zero,5234 <vKeyboardISRHandler+0x40>
    5230:	003b683a 	trap	0
}
    5234:	0001883a 	nop
    5238:	e037883a 	mov	sp,fp
    523c:	df000017 	ldw	fp,0(sp)
    5240:	dec00104 	addi	sp,sp,4
    5244:	f800283a 	ret

00005248 <vSystemResetISRHandler>:


// system reset should be configured as a hardware interrupt callback
/* System Reset ISR Handler */
static void vSystemResetISRHandler(void* context) {
    5248:	defffc04 	addi	sp,sp,-16
    524c:	dfc00315 	stw	ra,12(sp)
    5250:	df000215 	stw	fp,8(sp)
    5254:	df000204 	addi	fp,sp,8
    5258:	e13fff15 	stw	r4,-4(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    525c:	e03ffe15 	stw	zero,-8(fp)
   // int i;

    /* Clear the interrupt */
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5260:	00c001c4 	movi	r3,7
    5264:	00800134 	movhi	r2,4
    5268:	108c3304 	addi	r2,r2,12492
    526c:	10c00035 	stwio	r3,0(r2)

    /* Reset system state */
    gSystemStatus.system_state = STATUS_NORMAL;
    5270:	d0203485 	stb	zero,-32558(gp)
    gSystemStatus.alert_active = 0;
    5274:	d02034c5 	stb	zero,-32557(gp)
    gSystemStatus.failsafe_active = 0;
    5278:	d0203505 	stb	zero,-32556(gp)
    gSystemStatus.override_active = 0;
    527c:	d0203545 	stb	zero,-32555(gp)

    /* Reset all loads to on */
    /* Reset all loads to on */
    if (xSemaphoreTakeFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken) == pdTRUE) {
    5280:	d0a04217 	ldw	r2,-32504(gp)
    5284:	e1bffe04 	addi	r6,fp,-8
    5288:	000b883a 	mov	r5,zero
    528c:	1009883a 	mov	r4,r2
    5290:	000243c0 	call	243c <xQueueReceiveFromISR>
    5294:	10800058 	cmpnei	r2,r2,1
    5298:	10000c1e 	bne	r2,zero,52cc <vSystemResetISRHandler+0x84>
        /* Set all 16 bits to 1 for full capability, though we're only using 7 now */
        gLoadDecision.load_status = 0x0000;       // All possible loads disconnected
    529c:	d020330d 	sth	zero,-32564(gp)
        gLoadDecision.requested_status = 0x0000;  // All loads requested off
    52a0:	d020338d 	sth	zero,-32562(gp)
        gActuator.actuator_status = 0x0000;       // All actuators disconnected
    52a4:	d020380d 	sth	zero,-32544(gp)

        /* Reset actuator fault status */
        gActuator.system_fault = FAULT_NONE;
    52a8:	d020388d 	sth	zero,-32542(gp)

        /* Reset priority masks */
        gLoadDecision.priority_mask = LOAD_PRIORITY_MASK;
    52ac:	008003c4 	movi	r2,15
    52b0:	d0a0340d 	sth	r2,-32560(gp)
        gActuator.priority_mask = LOAD_PRIORITY_MASK;
    52b4:	008003c4 	movi	r2,15
    52b8:	d0a0390d 	sth	r2,-32540(gp)

        xSemaphoreGiveFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken);
    52bc:	d0a04217 	ldw	r2,-32504(gp)
    52c0:	e17ffe04 	addi	r5,fp,-8
    52c4:	1009883a 	mov	r4,r2
    52c8:	000215c0 	call	215c <xQueueGiveFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    52cc:	e0bffe17 	ldw	r2,-8(fp)
    52d0:	10000126 	beq	r2,zero,52d8 <vSystemResetISRHandler+0x90>
    52d4:	003b683a 	trap	0
}
    52d8:	0001883a 	nop
    52dc:	e037883a 	mov	sp,fp
    52e0:	dfc00117 	ldw	ra,4(sp)
    52e4:	df000017 	ldw	fp,0(sp)
    52e8:	dec00204 	addi	sp,sp,8
    52ec:	f800283a 	ret

000052f0 <vFrequencyISRHandler>:

/* Frequency ISR Handler */
static void vFrequencyISRHandler(void* context) {
    52f0:	defffa04 	addi	sp,sp,-24
    52f4:	dfc00515 	stw	ra,20(sp)
    52f8:	df000415 	stw	fp,16(sp)
    52fc:	df000404 	addi	fp,sp,16
    5300:	e13fff15 	stw	r4,-4(fp)
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    5304:	e03ffc15 	stw	zero,-16(fp)
    double freq;

    /* Calculate frequency from the frequency analyzer hardware */
    freq = SAMPLING_FREQ / (double)IORD(FREQUENCY_ANALYSER_BASE, 0);
    5308:	00800134 	movhi	r2,4
    530c:	108c4004 	addi	r2,r2,12544
    5310:	10800037 	ldwio	r2,0(r2)
    5314:	1009883a 	mov	r4,r2
    5318:	00086200 	call	8620 <__floatsidf>
    531c:	1009883a 	mov	r4,r2
    5320:	180b883a 	mov	r5,r3
    5324:	200d883a 	mov	r6,r4
    5328:	280f883a 	mov	r7,r5
    532c:	0009883a 	mov	r4,zero
    5330:	015033f4 	movhi	r5,16591
    5334:	29500004 	addi	r5,r5,16384
    5338:	0006ad40 	call	6ad4 <__divdf3>
    533c:	1009883a 	mov	r4,r2
    5340:	180b883a 	mov	r5,r3
    5344:	2005883a 	mov	r2,r4
    5348:	2807883a 	mov	r3,r5
    534c:	e0bffd15 	stw	r2,-12(fp)
    5350:	e0fffe15 	stw	r3,-8(fp)

    /* Send frequency to the queue for processing */
    xQueueSendToBackFromISR(xFreqDataQueue, &freq, &xHigherPriorityTaskWoken);
    5354:	d0a03617 	ldw	r2,-32552(gp)
    5358:	e0fffd04 	addi	r3,fp,-12
    535c:	000f883a 	mov	r7,zero
    5360:	e1bffc04 	addi	r6,fp,-16
    5364:	180b883a 	mov	r5,r3
    5368:	1009883a 	mov	r4,r2
    536c:	000207c0 	call	207c <xQueueGenericSendFromISR>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    5370:	e0bffc17 	ldw	r2,-16(fp)
    5374:	10000126 	beq	r2,zero,537c <vFrequencyISRHandler+0x8c>
    5378:	003b683a 	trap	0
}
    537c:	0001883a 	nop
    5380:	e037883a 	mov	sp,fp
    5384:	dfc00117 	ldw	ra,4(sp)
    5388:	df000017 	ldw	fp,0(sp)
    538c:	dec00204 	addi	sp,sp,8
    5390:	f800283a 	ret

00005394 <vFailSafeISRHandler>:
*/


// TODO failsafe ISR should be called immediately once system failure detected
/* Failsafe ISR Handler */
static void vFailSafeISRHandler(void* context) {
    5394:	defffc04 	addi	sp,sp,-16
    5398:	dfc00315 	stw	ra,12(sp)
    539c:	df000215 	stw	fp,8(sp)
    53a0:	df000204 	addi	fp,sp,8
    53a4:	e13fff15 	stw	r4,-4(fp)
    // emergency disconnection. Cut-off everything.
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
    53a8:	e03ffe15 	stw	zero,-8(fp)

    /* Immediately activate failsafe mode */
    gSystemStatus.failsafe_active = 1;
    53ac:	00800044 	movi	r2,1
    53b0:	d0a03505 	stb	r2,-32556(gp)
    gSystemStatus.system_state = STATUS_FAILSAFE;
    53b4:	00800084 	movi	r2,2
    53b8:	d0a03485 	stb	r2,-32558(gp)

    /* Turn off non-critical loads immediately */
    if (xSemaphoreTakeFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken) == pdTRUE) {
    53bc:	d0a04217 	ldw	r2,-32504(gp)
    53c0:	e1bffe04 	addi	r6,fp,-8
    53c4:	000b883a 	mov	r5,zero
    53c8:	1009883a 	mov	r4,r2
    53cc:	000243c0 	call	243c <xQueueReceiveFromISR>
    53d0:	10800058 	cmpnei	r2,r2,1
    53d4:	1000101e 	bne	r2,zero,5418 <vFailSafeISRHandler+0x84>
        /* Start with all loads disconnected */
        gLoadDecision.load_status = 0x0000;
    53d8:	d020330d 	sth	zero,-32564(gp)
        gLoadDecision.requested_status = 0x0000;
    53dc:	d020338d 	sth	zero,-32562(gp)

        /* Keep only load 0 connected (critical) */
        gLoadDecision.load_status |= LOAD_PRIORITY_1;
    53e0:	d0a0330b 	ldhu	r2,-32564(gp)
    53e4:	10800054 	ori	r2,r2,1
    53e8:	d0a0330d 	sth	r2,-32564(gp)
        gLoadDecision.requested_status |= LOAD_PRIORITY_1;
    53ec:	d0a0338b 	ldhu	r2,-32562(gp)
    53f0:	10800054 	ori	r2,r2,1
    53f4:	d0a0338d 	sth	r2,-32562(gp)

        /* Directly write to the load output - only critical loads (first load) */
        IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, LOAD_PRIORITY_1);
    53f8:	00c00044 	movi	r3,1
    53fc:	00800134 	movhi	r2,4
    5400:	108c2004 	addi	r2,r2,12416
    5404:	10c00035 	stwio	r3,0(r2)

        xSemaphoreGiveFromISR(xActuatorStatusMutex, &xHigherPriorityTaskWoken);
    5408:	d0a04217 	ldw	r2,-32504(gp)
    540c:	e17ffe04 	addi	r5,fp,-8
    5410:	1009883a 	mov	r4,r2
    5414:	000215c0 	call	215c <xQueueGiveFromISR>
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
    5418:	e0bffe17 	ldw	r2,-8(fp)
    541c:	10000126 	beq	r2,zero,5424 <vFailSafeISRHandler+0x90>
    5420:	003b683a 	trap	0
}
    5424:	0001883a 	nop
    5428:	e037883a 	mov	sp,fp
    542c:	dfc00117 	ldw	ra,4(sp)
    5430:	df000017 	ldw	fp,0(sp)
    5434:	dec00204 	addi	sp,sp,8
    5438:	f800283a 	ret

0000543c <vSystemMonitorTask>:

/*-----------------------------------------------------------*/
/* Task Functions */

/* System Monitor Task */
static void vSystemMonitorTask(void *pvParameters) {
    543c:	defffa04 	addi	sp,sp,-24
    5440:	dfc00515 	stw	ra,20(sp)
    5444:	df000415 	stw	fp,16(sp)
    5448:	df000404 	addi	fp,sp,16
    544c:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    int alert_count = 0;
    5450:	e03ffc15 	stw	zero,-16(fp)
    uint8_t fault_status;

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    5454:	00031cc0 	call	31cc <xTaskGetTickCount>
    5458:	e0bffe15 	stw	r2,-8(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(SYSTEM_MONITOR_PERIOD_MS));
    545c:	e0bffe04 	addi	r2,fp,-8
    5460:	01401904 	movi	r5,100
    5464:	1009883a 	mov	r4,r2
    5468:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Check for actuator faults by comparing requested vs actual status */
        if (xSemaphoreTake(xActuatorStatusMutex, portMAX_DELAY) == pdTRUE) {
    546c:	d0a04217 	ldw	r2,-32504(gp)
    5470:	000f883a 	mov	r7,zero
    5474:	01bfffc4 	movi	r6,-1
    5478:	000b883a 	mov	r5,zero
    547c:	1009883a 	mov	r4,r2
    5480:	000222c0 	call	222c <xQueueGenericReceive>
    5484:	10800058 	cmpnei	r2,r2,1
    5488:	1000131e 	bne	r2,zero,54d8 <vSystemMonitorTask+0x9c>
            fault_status = vCheckActuatorStatus(&gLoadDecision, &gActuator);
    548c:	d1603804 	addi	r5,gp,-32544
    5490:	d1203304 	addi	r4,gp,-32564
    5494:	0005b480 	call	5b48 <vCheckActuatorStatus>
    5498:	e0bffd05 	stb	r2,-12(fp)
            gActuator.system_fault = fault_status;
    549c:	e0bffd03 	ldbu	r2,-12(fp)
    54a0:	d0a0388d 	sth	r2,-32542(gp)
            xSemaphoreGive(xActuatorStatusMutex);
    54a4:	d0a04217 	ldw	r2,-32504(gp)
    54a8:	000f883a 	mov	r7,zero
    54ac:	000d883a 	mov	r6,zero
    54b0:	000b883a 	mov	r5,zero
    54b4:	1009883a 	mov	r4,r2
    54b8:	0001edc0 	call	1edc <xQueueGenericSend>

            /* If fault detected, activate failsafe */
            if (fault_status == FAULT_DETECTED) {
    54bc:	e0bffd03 	ldbu	r2,-12(fp)
    54c0:	10800058 	cmpnei	r2,r2,1
    54c4:	1000041e 	bne	r2,zero,54d8 <vSystemMonitorTask+0x9c>
                gSystemStatus.failsafe_active = 1;
    54c8:	00800044 	movi	r2,1
    54cc:	d0a03505 	stb	r2,-32556(gp)
                gSystemStatus.system_state = STATUS_FAILSAFE;
    54d0:	00800084 	movi	r2,2
    54d4:	d0a03485 	stb	r2,-32558(gp)
            }
        }

        /* Monitor system parameters */
        if (xSemaphoreTake(xConfigRegsMutex, portMAX_DELAY) == pdTRUE) {
    54d8:	d0a03a17 	ldw	r2,-32536(gp)
    54dc:	000f883a 	mov	r7,zero
    54e0:	01bfffc4 	movi	r6,-1
    54e4:	000b883a 	mov	r5,zero
    54e8:	1009883a 	mov	r4,r2
    54ec:	000222c0 	call	222c <xQueueGenericReceive>
    54f0:	10800058 	cmpnei	r2,r2,1
    54f4:	1000231e 	bne	r2,zero,5584 <vSystemMonitorTask+0x148>
            /* Check frequency stability */
            if (!gFrequencyData.is_stable) {
    54f8:	00820234 	movhi	r2,2056
    54fc:	10bebd04 	addi	r2,r2,-1292
    5500:	10800a17 	ldw	r2,40(r2)
    5504:	1000041e 	bne	r2,zero,5518 <vSystemMonitorTask+0xdc>
                alert_count++;
    5508:	e0bffc17 	ldw	r2,-16(fp)
    550c:	10800044 	addi	r2,r2,1
    5510:	e0bffc15 	stw	r2,-16(fp)
    5514:	00000506 	br	552c <vSystemMonitorTask+0xf0>
            } else {
                if (alert_count > 0) {
    5518:	e0bffc17 	ldw	r2,-16(fp)
    551c:	0080030e 	bge	zero,r2,552c <vSystemMonitorTask+0xf0>
                    alert_count--;
    5520:	e0bffc17 	ldw	r2,-16(fp)
    5524:	10bfffc4 	addi	r2,r2,-1
    5528:	e0bffc15 	stw	r2,-16(fp)
                }
            }

            /* Update system state based on conditions */
            if (gSystemStatus.failsafe_active) {
    552c:	d0a03503 	ldbu	r2,-32556(gp)
    5530:	10803fcc 	andi	r2,r2,255
    5534:	10000326 	beq	r2,zero,5544 <vSystemMonitorTask+0x108>
                gSystemStatus.system_state = STATUS_FAILSAFE;
    5538:	00800084 	movi	r2,2
    553c:	d0a03485 	stb	r2,-32558(gp)
    5540:	00000a06 	br	556c <vSystemMonitorTask+0x130>
            } else if (alert_count > 5) {
    5544:	e0bffc17 	ldw	r2,-16(fp)
    5548:	10800190 	cmplti	r2,r2,6
    554c:	1000051e 	bne	r2,zero,5564 <vSystemMonitorTask+0x128>
                gSystemStatus.system_state = STATUS_ALERT;
    5550:	00800044 	movi	r2,1
    5554:	d0a03485 	stb	r2,-32558(gp)
                gSystemStatus.alert_active = 1;
    5558:	00800044 	movi	r2,1
    555c:	d0a034c5 	stb	r2,-32557(gp)
    5560:	00000206 	br	556c <vSystemMonitorTask+0x130>
            } else {
                gSystemStatus.system_state = STATUS_NORMAL;
    5564:	d0203485 	stb	zero,-32558(gp)
                gSystemStatus.alert_active = 0;
    5568:	d02034c5 	stb	zero,-32557(gp)
            }

            xSemaphoreGive(xConfigRegsMutex);
    556c:	d0a03a17 	ldw	r2,-32536(gp)
    5570:	000f883a 	mov	r7,zero
    5574:	000d883a 	mov	r6,zero
    5578:	000b883a 	mov	r5,zero
    557c:	1009883a 	mov	r4,r2
    5580:	0001edc0 	call	1edc <xQueueGenericSend>
        }

        /* Update LEDs to show system status */
        if (gSystemStatus.system_state == STATUS_NORMAL) {
    5584:	d0a03483 	ldbu	r2,-32558(gp)
    5588:	10803fcc 	andi	r2,r2,255
    558c:	1000051e 	bne	r2,zero,55a4 <vSystemMonitorTask+0x168>
            IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0x0000); // All off
    5590:	0007883a 	mov	r3,zero
    5594:	00800134 	movhi	r2,4
    5598:	108c1804 	addi	r2,r2,12384
    559c:	10c00035 	stwio	r3,0(r2)
    55a0:	003fae06 	br	545c <__alt_data_end+0xf000545c>
        } else if (gSystemStatus.system_state == STATUS_ALERT) {
    55a4:	d0a03483 	ldbu	r2,-32558(gp)
    55a8:	10803fcc 	andi	r2,r2,255
    55ac:	10800058 	cmpnei	r2,r2,1
    55b0:	1000051e 	bne	r2,zero,55c8 <vSystemMonitorTask+0x18c>
            IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0x5555); // Pattern
    55b4:	00d55544 	movi	r3,21845
    55b8:	00800134 	movhi	r2,4
    55bc:	108c1804 	addi	r2,r2,12384
    55c0:	10c00035 	stwio	r3,0(r2)
    55c4:	003fa506 	br	545c <__alt_data_end+0xf000545c>
        } else if (gSystemStatus.system_state == STATUS_FAILSAFE) {
    55c8:	d0a03483 	ldbu	r2,-32558(gp)
    55cc:	10803fcc 	andi	r2,r2,255
    55d0:	10800098 	cmpnei	r2,r2,2
    55d4:	103fa11e 	bne	r2,zero,545c <__alt_data_end+0xf000545c>
            IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0xFFFF); // All on
    55d8:	00ffffd4 	movui	r3,65535
    55dc:	00800134 	movhi	r2,4
    55e0:	108c1804 	addi	r2,r2,12384
    55e4:	10c00035 	stwio	r3,0(r2)
        }
    }
    55e8:	003f9c06 	br	545c <__alt_data_end+0xf000545c>

000055ec <vFrequencyAnalyzerTask>:
}

/* Frequency Analyzer Task */
static void vFrequencyAnalyzerTask(void *pvParameters) {
    55ec:	deffed04 	addi	sp,sp,-76
    55f0:	dfc01215 	stw	ra,72(sp)
    55f4:	df001115 	stw	fp,68(sp)
    55f8:	dc401015 	stw	r17,64(sp)
    55fc:	dc000f15 	stw	r16,60(sp)
    5600:	df001104 	addi	fp,sp,68
    5604:	e13ffd15 	stw	r4,-12(fp)
    TickType_t xLastWakeTime;
    double new_freq;
    FrequencyData_t local_freq_data;

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    5608:	00031cc0 	call	31cc <xTaskGetTickCount>
    560c:	e0bfef15 	stw	r2,-68(fp)

    /* Initialize local frequency data */
    local_freq_data.current_freq = NOMINAL_FREQ;
    5610:	e03ff215 	stw	zero,-56(fp)
    5614:	00901274 	movhi	r2,16457
    5618:	e0bff315 	stw	r2,-52(fp)
    local_freq_data.prev_freq = NOMINAL_FREQ;
    561c:	e03ff415 	stw	zero,-48(fp)
    5620:	00901274 	movhi	r2,16457
    5624:	e0bff515 	stw	r2,-44(fp)
    local_freq_data.roc = 0.0;
    5628:	e03ff615 	stw	zero,-40(fp)
    562c:	e03ff715 	stw	zero,-36(fp)
    local_freq_data.upper_limit = NOMINAL_FREQ + FREQ_TOLERANCE;
    5630:	e03ff815 	stw	zero,-32(fp)
    5634:	009012b4 	movhi	r2,16458
    5638:	10b00004 	addi	r2,r2,-16384
    563c:	e0bff915 	stw	r2,-28(fp)
    local_freq_data.lower_limit = NOMINAL_FREQ - FREQ_TOLERANCE;
    5640:	e03ffa15 	stw	zero,-24(fp)
    5644:	00901234 	movhi	r2,16456
    5648:	10900004 	addi	r2,r2,16384
    564c:	e0bffb15 	stw	r2,-20(fp)
    local_freq_data.is_stable = 1;
    5650:	00800044 	movi	r2,1
    5654:	e0bffc15 	stw	r2,-16(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(FREQ_ANALYZER_PERIOD_MS));
    5658:	01400c84 	movi	r5,50
    565c:	e13fef04 	addi	r4,fp,-68
    5660:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Check for new frequency data from ISR */
        if (xQueueReceive(xFreqDataQueue, &new_freq, 0) == pdTRUE) {
    5664:	d0a03617 	ldw	r2,-32552(gp)
    5668:	e0fff004 	addi	r3,fp,-64
    566c:	000f883a 	mov	r7,zero
    5670:	000d883a 	mov	r6,zero
    5674:	180b883a 	mov	r5,r3
    5678:	1009883a 	mov	r4,r2
    567c:	000222c0 	call	222c <xQueueGenericReceive>
    5680:	10800058 	cmpnei	r2,r2,1
    5684:	103ff41e 	bne	r2,zero,5658 <__alt_data_end+0xf0005658>
            /* Store previous frequency for calculation */
            local_freq_data.prev_freq = local_freq_data.current_freq;
    5688:	e0bff217 	ldw	r2,-56(fp)
    568c:	e0fff317 	ldw	r3,-52(fp)
    5690:	e0bff415 	stw	r2,-48(fp)
    5694:	e0fff515 	stw	r3,-44(fp)
            local_freq_data.current_freq = new_freq;
    5698:	e0bff017 	ldw	r2,-64(fp)
    569c:	e0fff117 	ldw	r3,-60(fp)
    56a0:	e0bff215 	stw	r2,-56(fp)
    56a4:	e0fff315 	stw	r3,-52(fp)

            /* Calculate rate of change in Hz/s */
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
    56a8:	e0bff217 	ldw	r2,-56(fp)
    56ac:	e0fff317 	ldw	r3,-52(fp)
    56b0:	e13ff417 	ldw	r4,-48(fp)
    56b4:	e17ff517 	ldw	r5,-44(fp)
    56b8:	200d883a 	mov	r6,r4
    56bc:	280f883a 	mov	r7,r5
    56c0:	1009883a 	mov	r4,r2
    56c4:	180b883a 	mov	r5,r3
    56c8:	0007ca40 	call	7ca4 <__subdf3>
    56cc:	1009883a 	mov	r4,r2
    56d0:	180b883a 	mov	r5,r3
    56d4:	2005883a 	mov	r2,r4
    56d8:	2807883a 	mov	r3,r5
    56dc:	000d883a 	mov	r6,zero
    56e0:	01d00d34 	movhi	r7,16436
    56e4:	1009883a 	mov	r4,r2
    56e8:	180b883a 	mov	r5,r3
    56ec:	000758c0 	call	758c <__muldf3>
    56f0:	1009883a 	mov	r4,r2
    56f4:	180b883a 	mov	r5,r3
    56f8:	2005883a 	mov	r2,r4
    56fc:	2807883a 	mov	r3,r5
    5700:	e0bff615 	stw	r2,-40(fp)
    5704:	e0fff715 	stw	r3,-36(fp)
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
    5708:	e0bff217 	ldw	r2,-56(fp)
    570c:	e0fff317 	ldw	r3,-52(fp)
    5710:	e13ffa17 	ldw	r4,-24(fp)
    5714:	e17ffb17 	ldw	r5,-20(fp)
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
    5718:	200d883a 	mov	r6,r4
    571c:	280f883a 	mov	r7,r5
    5720:	1009883a 	mov	r4,r2
    5724:	180b883a 	mov	r5,r3
    5728:	00073bc0 	call	73bc <__gedf2>
    572c:	10001816 	blt	r2,zero,5790 <vFrequencyAnalyzerTask+0x1a4>
    5730:	e0bff217 	ldw	r2,-56(fp)
    5734:	e0fff317 	ldw	r3,-52(fp)
    5738:	e13ff817 	ldw	r4,-32(fp)
    573c:	e17ff917 	ldw	r5,-28(fp)
            /* Calculate rate of change in Hz/s */
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
    5740:	200d883a 	mov	r6,r4
    5744:	280f883a 	mov	r7,r5
    5748:	1009883a 	mov	r4,r2
    574c:	180b883a 	mov	r5,r3
    5750:	00074980 	call	7498 <__ledf2>
    5754:	00800e16 	blt	zero,r2,5790 <vFrequencyAnalyzerTask+0x1a4>
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
                                         fabs(local_freq_data.roc) < MAX_FREQ_ROC);
    5758:	e0bff617 	ldw	r2,-40(fp)
    575c:	e0fff717 	ldw	r3,-36(fp)
    5760:	1021883a 	mov	r16,r2
    5764:	01200034 	movhi	r4,32768
    5768:	213fffc4 	addi	r4,r4,-1
    576c:	1922703a 	and	r17,r3,r4
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
    5770:	000d883a 	mov	r6,zero
    5774:	01d013b4 	movhi	r7,16462
    5778:	8009883a 	mov	r4,r16
    577c:	880b883a 	mov	r5,r17
    5780:	00074980 	call	7498 <__ledf2>
    5784:	1000020e 	bge	r2,zero,5790 <vFrequencyAnalyzerTask+0x1a4>
    5788:	00800044 	movi	r2,1
    578c:	00000106 	br	5794 <vFrequencyAnalyzerTask+0x1a8>
    5790:	0005883a 	mov	r2,zero
            /* Calculate rate of change in Hz/s */
            local_freq_data.roc = (local_freq_data.current_freq - local_freq_data.prev_freq) *
                                  (1000.0 / FREQ_ANALYZER_PERIOD_MS);

            /* Check stability criteria */
            local_freq_data.is_stable = (local_freq_data.current_freq >= local_freq_data.lower_limit &&
    5794:	e0bffc15 	stw	r2,-16(fp)
                                         local_freq_data.current_freq <= local_freq_data.upper_limit &&
                                         fabs(local_freq_data.roc) < MAX_FREQ_ROC);

            /* Update global frequency data */
            if (xSemaphoreTake(xConfigRegsMutex, portMAX_DELAY) == pdTRUE) {
    5798:	d0a03a17 	ldw	r2,-32536(gp)
    579c:	000f883a 	mov	r7,zero
    57a0:	01bfffc4 	movi	r6,-1
    57a4:	000b883a 	mov	r5,zero
    57a8:	1009883a 	mov	r4,r2
    57ac:	000222c0 	call	222c <xQueueGenericReceive>
    57b0:	10800058 	cmpnei	r2,r2,1
    57b4:	10001e1e 	bne	r2,zero,5830 <vFrequencyAnalyzerTask+0x244>
                memcpy(&gFrequencyData, &local_freq_data, sizeof(FrequencyData_t));
    57b8:	00820234 	movhi	r2,2056
    57bc:	10bebd04 	addi	r2,r2,-1292
    57c0:	e0fff217 	ldw	r3,-56(fp)
    57c4:	10c00015 	stw	r3,0(r2)
    57c8:	e0fff317 	ldw	r3,-52(fp)
    57cc:	10c00115 	stw	r3,4(r2)
    57d0:	e0fff417 	ldw	r3,-48(fp)
    57d4:	10c00215 	stw	r3,8(r2)
    57d8:	e0fff517 	ldw	r3,-44(fp)
    57dc:	10c00315 	stw	r3,12(r2)
    57e0:	e0fff617 	ldw	r3,-40(fp)
    57e4:	10c00415 	stw	r3,16(r2)
    57e8:	e0fff717 	ldw	r3,-36(fp)
    57ec:	10c00515 	stw	r3,20(r2)
    57f0:	e0fff817 	ldw	r3,-32(fp)
    57f4:	10c00615 	stw	r3,24(r2)
    57f8:	e0fff917 	ldw	r3,-28(fp)
    57fc:	10c00715 	stw	r3,28(r2)
    5800:	e0fffa17 	ldw	r3,-24(fp)
    5804:	10c00815 	stw	r3,32(r2)
    5808:	e0fffb17 	ldw	r3,-20(fp)
    580c:	10c00915 	stw	r3,36(r2)
    5810:	e0fffc17 	ldw	r3,-16(fp)
    5814:	10c00a15 	stw	r3,40(r2)
                xSemaphoreGive(xConfigRegsMutex);
    5818:	d0a03a17 	ldw	r2,-32536(gp)
    581c:	000f883a 	mov	r7,zero
    5820:	000d883a 	mov	r6,zero
    5824:	000b883a 	mov	r5,zero
    5828:	1009883a 	mov	r4,r2
    582c:	0001edc0 	call	1edc <xQueueGenericSend>
            }

            /* Send to results queue for other tasks */
            xQueueSend(xFreqResultQueue, &local_freq_data, 0);
    5830:	d0a04117 	ldw	r2,-32508(gp)
    5834:	e0fff204 	addi	r3,fp,-56
    5838:	000f883a 	mov	r7,zero
    583c:	000d883a 	mov	r6,zero
    5840:	180b883a 	mov	r5,r3
    5844:	1009883a 	mov	r4,r2
    5848:	0001edc0 	call	1edc <xQueueGenericSend>
        }
    }
    584c:	003f8206 	br	5658 <__alt_data_end+0xf0005658>

00005850 <vWriteLoadDecision>:
}
static void vWriteLoadDecision(LoadDecision_t *pxLoadDecision) {
    5850:	defffd04 	addi	sp,sp,-12
    5854:	dfc00215 	stw	ra,8(sp)
    5858:	df000115 	stw	fp,4(sp)
    585c:	df000104 	addi	fp,sp,4
    5860:	e13fff15 	stw	r4,-4(fp)
    /* Take mutex to protect access to shedding registers */
    if (xSemaphoreTake(xShedRegsMutex, portMAX_DELAY) == pdTRUE) {
    5864:	d0a04017 	ldw	r2,-32512(gp)
    5868:	000f883a 	mov	r7,zero
    586c:	01bfffc4 	movi	r6,-1
    5870:	000b883a 	mov	r5,zero
    5874:	1009883a 	mov	r4,r2
    5878:	000222c0 	call	222c <xQueueGenericReceive>
    587c:	10800058 	cmpnei	r2,r2,1
    5880:	1000121e 	bne	r2,zero,58cc <vWriteLoadDecision+0x7c>
        /* Apply the requested status to the actual load status */
        pxLoadDecision->load_status = pxLoadDecision->requested_status;
    5884:	e0bfff17 	ldw	r2,-4(fp)
    5888:	10c0008b 	ldhu	r3,2(r2)
    588c:	e0bfff17 	ldw	r2,-4(fp)
    5890:	10c0000d 	sth	r3,0(r2)

        /* Update the hardware outputs */
        IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, pxLoadDecision->load_status);
    5894:	e0bfff17 	ldw	r2,-4(fp)
    5898:	1080000b 	ldhu	r2,0(r2)
    589c:	10ffffcc 	andi	r3,r2,65535
    58a0:	00800134 	movhi	r2,4
    58a4:	108c2004 	addi	r2,r2,12416
    58a8:	10c00035 	stwio	r3,0(r2)

        /* Set alert flag to indicate a shedding operation occurred */
        gSystemStatus.alert_active = 1;
    58ac:	00800044 	movi	r2,1
    58b0:	d0a034c5 	stb	r2,-32557(gp)

        xSemaphoreGive(xShedRegsMutex);
    58b4:	d0a04017 	ldw	r2,-32512(gp)
    58b8:	000f883a 	mov	r7,zero
    58bc:	000d883a 	mov	r6,zero
    58c0:	000b883a 	mov	r5,zero
    58c4:	1009883a 	mov	r4,r2
    58c8:	0001edc0 	call	1edc <xQueueGenericSend>
    }
}
    58cc:	0001883a 	nop
    58d0:	e037883a 	mov	sp,fp
    58d4:	dfc00117 	ldw	ra,4(sp)
    58d8:	df000017 	ldw	fp,0(sp)
    58dc:	dec00204 	addi	sp,sp,8
    58e0:	f800283a 	ret

000058e4 <vMakeLoadDecision>:

/* Load Decision Function */
static void vMakeLoadDecision(FrequencyData_t *pxFreqData, LoadDecision_t *pxLoadDecision) {
    58e4:	defff704 	addi	sp,sp,-36
    58e8:	dfc00815 	stw	ra,32(sp)
    58ec:	df000715 	stw	fp,28(sp)
    58f0:	dc400615 	stw	r17,24(sp)
    58f4:	dc000515 	stw	r16,20(sp)
    58f8:	df000704 	addi	fp,sp,28
    58fc:	e13ffc15 	stw	r4,-16(fp)
    5900:	e17ffd15 	stw	r5,-12(fp)
    uint16_t load_mask = LOAD_PRIORITY_MASK; // Default mask
    5904:	008003c4 	movi	r2,15
    5908:	e0bff90d 	sth	r2,-28(fp)
    uint16_t original_requested_status = pxLoadDecision->requested_status;
    590c:	e0bffd17 	ldw	r2,-12(fp)
    5910:	1080008b 	ldhu	r2,2(r2)
    5914:	e0bff98d 	sth	r2,-26(fp)

    /* Default is all loads off */
    pxLoadDecision->requested_status = 0x0000;
    5918:	e0bffd17 	ldw	r2,-12(fp)
    591c:	1000008d 	sth	zero,2(r2)

    /* Check if frequency is below acceptable limits */
    if (!pxFreqData->is_stable) {
    5920:	e0bffc17 	ldw	r2,-16(fp)
    5924:	10800a17 	ldw	r2,40(r2)
    5928:	1000721e 	bne	r2,zero,5af4 <vMakeLoadDecision+0x210>
        if (pxFreqData->current_freq < pxFreqData->lower_limit) {
    592c:	e13ffc17 	ldw	r4,-16(fp)
    5930:	20800017 	ldw	r2,0(r4)
    5934:	20c00117 	ldw	r3,4(r4)
    5938:	e1bffc17 	ldw	r6,-16(fp)
    593c:	31000817 	ldw	r4,32(r6)
    5940:	31400917 	ldw	r5,36(r6)
    5944:	200d883a 	mov	r6,r4
    5948:	280f883a 	mov	r7,r5
    594c:	1009883a 	mov	r4,r2
    5950:	180b883a 	mov	r5,r3
    5954:	00074980 	call	7498 <__ledf2>
    5958:	1000240e 	bge	r2,zero,59ec <vMakeLoadDecision+0x108>
            /* Shed loads based on severity */
            double deviation = pxFreqData->lower_limit - pxFreqData->current_freq;
    595c:	e13ffc17 	ldw	r4,-16(fp)
    5960:	20800817 	ldw	r2,32(r4)
    5964:	20c00917 	ldw	r3,36(r4)
    5968:	e1bffc17 	ldw	r6,-16(fp)
    596c:	31000017 	ldw	r4,0(r6)
    5970:	31400117 	ldw	r5,4(r6)
    5974:	200d883a 	mov	r6,r4
    5978:	280f883a 	mov	r7,r5
    597c:	1009883a 	mov	r4,r2
    5980:	180b883a 	mov	r5,r3
    5984:	0007ca40 	call	7ca4 <__subdf3>
    5988:	1009883a 	mov	r4,r2
    598c:	180b883a 	mov	r5,r3
    5990:	e13ffa15 	stw	r4,-24(fp)
    5994:	e17ffb15 	stw	r5,-20(fp)

            if (deviation > 2.0) {
    5998:	000d883a 	mov	r6,zero
    599c:	01d00034 	movhi	r7,16384
    59a0:	e13ffa17 	ldw	r4,-24(fp)
    59a4:	e17ffb17 	ldw	r5,-20(fp)
    59a8:	00073bc0 	call	73bc <__gedf2>
    59ac:	0080030e 	bge	zero,r2,59bc <vMakeLoadDecision+0xd8>
                /* Severe under-frequency - keep only critical loads */
                load_mask = LOAD_PRIORITY_1;
    59b0:	00800044 	movi	r2,1
    59b4:	e0bff90d 	sth	r2,-28(fp)
    59b8:	00001a06 	br	5a24 <vMakeLoadDecision+0x140>
            } else if (deviation > 1.0) {
    59bc:	000d883a 	mov	r6,zero
    59c0:	01cffc34 	movhi	r7,16368
    59c4:	e13ffa17 	ldw	r4,-24(fp)
    59c8:	e17ffb17 	ldw	r5,-20(fp)
    59cc:	00073bc0 	call	73bc <__gedf2>
    59d0:	0080030e 	bge	zero,r2,59e0 <vMakeLoadDecision+0xfc>
                /* Moderate under-frequency - keep critical and high priority */
                load_mask = LOAD_PRIORITY_1 | LOAD_PRIORITY_2;
    59d4:	008000c4 	movi	r2,3
    59d8:	e0bff90d 	sth	r2,-28(fp)
    59dc:	00001106 	br	5a24 <vMakeLoadDecision+0x140>
            } else {
                /* Minor under-frequency - shed only low priority loads */
                load_mask = LOAD_PRIORITY_1 | LOAD_PRIORITY_2 | LOAD_PRIORITY_3;
    59e0:	008001c4 	movi	r2,7
    59e4:	e0bff90d 	sth	r2,-28(fp)
    59e8:	00000e06 	br	5a24 <vMakeLoadDecision+0x140>
            }
        } else if (pxFreqData->current_freq > pxFreqData->upper_limit) {
    59ec:	e13ffc17 	ldw	r4,-16(fp)
    59f0:	20800017 	ldw	r2,0(r4)
    59f4:	20c00117 	ldw	r3,4(r4)
    59f8:	e1bffc17 	ldw	r6,-16(fp)
    59fc:	31000617 	ldw	r4,24(r6)
    5a00:	31400717 	ldw	r5,28(r6)
    5a04:	200d883a 	mov	r6,r4
    5a08:	280f883a 	mov	r7,r5
    5a0c:	1009883a 	mov	r4,r2
    5a10:	180b883a 	mov	r5,r3
    5a14:	00073bc0 	call	73bc <__gedf2>
    5a18:	0080020e 	bge	zero,r2,5a24 <vMakeLoadDecision+0x140>
            /* Over-frequency condition - we could implement a different response if needed */
            load_mask = LOAD_PRIORITY_MASK;
    5a1c:	008003c4 	movi	r2,15
    5a20:	e0bff90d 	sth	r2,-28(fp)
        }

        /* Check rate of change for rapid response */
        if (fabs(pxFreqData->roc) > MAX_FREQ_ROC) {
    5a24:	e13ffc17 	ldw	r4,-16(fp)
    5a28:	20800417 	ldw	r2,16(r4)
    5a2c:	20c00517 	ldw	r3,20(r4)
    5a30:	1021883a 	mov	r16,r2
    5a34:	01200034 	movhi	r4,32768
    5a38:	213fffc4 	addi	r4,r4,-1
    5a3c:	1922703a 	and	r17,r3,r4
    5a40:	000d883a 	mov	r6,zero
    5a44:	01d013b4 	movhi	r7,16462
    5a48:	8009883a 	mov	r4,r16
    5a4c:	880b883a 	mov	r5,r17
    5a50:	00073bc0 	call	73bc <__gedf2>
    5a54:	0080030e 	bge	zero,r2,5a64 <vMakeLoadDecision+0x180>
            /* Rate of change too high, shed more loads */
            load_mask &= (LOAD_PRIORITY_1 | LOAD_PRIORITY_2);
    5a58:	e0bff90b 	ldhu	r2,-28(fp)
    5a5c:	108000cc 	andi	r2,r2,3
    5a60:	e0bff90d 	sth	r2,-28(fp)
        }

        /* Apply loads based on priority mapping */
        if (load_mask & LOAD_PRIORITY_1) {
    5a64:	e0bff90b 	ldhu	r2,-28(fp)
    5a68:	1080004c 	andi	r2,r2,1
    5a6c:	10000626 	beq	r2,zero,5a88 <vMakeLoadDecision+0x1a4>
            pxLoadDecision->requested_status |= 0x0001;  // Load 0 is critical
    5a70:	e0bffd17 	ldw	r2,-12(fp)
    5a74:	1080008b 	ldhu	r2,2(r2)
    5a78:	10800054 	ori	r2,r2,1
    5a7c:	1007883a 	mov	r3,r2
    5a80:	e0bffd17 	ldw	r2,-12(fp)
    5a84:	10c0008d 	sth	r3,2(r2)
        }

        if (load_mask & LOAD_PRIORITY_2) {
    5a88:	e0bff90b 	ldhu	r2,-28(fp)
    5a8c:	1080008c 	andi	r2,r2,2
    5a90:	10000626 	beq	r2,zero,5aac <vMakeLoadDecision+0x1c8>
            pxLoadDecision->requested_status |= 0x0006;  // Loads 1-2 are high priority (bits 1-2)
    5a94:	e0bffd17 	ldw	r2,-12(fp)
    5a98:	1080008b 	ldhu	r2,2(r2)
    5a9c:	10800194 	ori	r2,r2,6
    5aa0:	1007883a 	mov	r3,r2
    5aa4:	e0bffd17 	ldw	r2,-12(fp)
    5aa8:	10c0008d 	sth	r3,2(r2)
        }

        if (load_mask & LOAD_PRIORITY_3) {
    5aac:	e0bff90b 	ldhu	r2,-28(fp)
    5ab0:	1080010c 	andi	r2,r2,4
    5ab4:	10000626 	beq	r2,zero,5ad0 <vMakeLoadDecision+0x1ec>
            pxLoadDecision->requested_status |= 0x0018;  // Loads 3-4 are medium priority (bits 3-4)
    5ab8:	e0bffd17 	ldw	r2,-12(fp)
    5abc:	1080008b 	ldhu	r2,2(r2)
    5ac0:	10800614 	ori	r2,r2,24
    5ac4:	1007883a 	mov	r3,r2
    5ac8:	e0bffd17 	ldw	r2,-12(fp)
    5acc:	10c0008d 	sth	r3,2(r2)
        }

        if (load_mask & LOAD_PRIORITY_4) {
    5ad0:	e0bff90b 	ldhu	r2,-28(fp)
    5ad4:	1080020c 	andi	r2,r2,8
    5ad8:	10000626 	beq	r2,zero,5af4 <vMakeLoadDecision+0x210>
            pxLoadDecision->requested_status |= 0x0060;  // Loads 5-6 are low priority (bits 5-6)
    5adc:	e0bffd17 	ldw	r2,-12(fp)
    5ae0:	1080008b 	ldhu	r2,2(r2)
    5ae4:	10801814 	ori	r2,r2,96
    5ae8:	1007883a 	mov	r3,r2
    5aec:	e0bffd17 	ldw	r2,-12(fp)
    5af0:	10c0008d 	sth	r3,2(r2)
        }
    }

    /* Override with failsafe settings if active */
    if (gSystemStatus.failsafe_active) {
    5af4:	d0a03503 	ldbu	r2,-32556(gp)
    5af8:	10803fcc 	andi	r2,r2,255
    5afc:	10000326 	beq	r2,zero,5b0c <vMakeLoadDecision+0x228>
        /* Only keep critical load (bit 0) */
        pxLoadDecision->requested_status = 0x0001;
    5b00:	e0bffd17 	ldw	r2,-12(fp)
    5b04:	00c00044 	movi	r3,1
    5b08:	10c0008d 	sth	r3,2(r2)
    }

    /* If the decision has changed, write it to hardware */
    if (pxLoadDecision->requested_status != original_requested_status) {
    5b0c:	e0bffd17 	ldw	r2,-12(fp)
    5b10:	1080008b 	ldhu	r2,2(r2)
    5b14:	10ffffcc 	andi	r3,r2,65535
    5b18:	e0bff98b 	ldhu	r2,-26(fp)
    5b1c:	18800226 	beq	r3,r2,5b28 <vMakeLoadDecision+0x244>
        vWriteLoadDecision(pxLoadDecision);
    5b20:	e13ffd17 	ldw	r4,-12(fp)
    5b24:	00058500 	call	5850 <vWriteLoadDecision>
    }
}
    5b28:	0001883a 	nop
    5b2c:	e6fffe04 	addi	sp,fp,-8
    5b30:	dfc00317 	ldw	ra,12(sp)
    5b34:	df000217 	ldw	fp,8(sp)
    5b38:	dc400117 	ldw	r17,4(sp)
    5b3c:	dc000017 	ldw	r16,0(sp)
    5b40:	dec00404 	addi	sp,sp,16
    5b44:	f800283a 	ret

00005b48 <vCheckActuatorStatus>:

/* Function to check if actuator status matches load decision */
static uint8_t vCheckActuatorStatus(LoadDecision_t *pxLoadDecision, Actuator_t *pxActuator) {
    5b48:	defffd04 	addi	sp,sp,-12
    5b4c:	df000215 	stw	fp,8(sp)
    5b50:	df000204 	addi	fp,sp,8
    5b54:	e13ffe15 	stw	r4,-8(fp)
    5b58:	e17fff15 	stw	r5,-4(fp)
            mismatch = 1;
            return mismatch;	// Return immediately
        }
*/

    return pxLoadDecision->requested_status != pxActuator->actuator_status ? FAULT_DETECTED : FAULT_NONE;
    5b5c:	e0bffe17 	ldw	r2,-8(fp)
    5b60:	10c0008b 	ldhu	r3,2(r2)
    5b64:	e0bfff17 	ldw	r2,-4(fp)
    5b68:	1080000b 	ldhu	r2,0(r2)
    5b6c:	18ffffcc 	andi	r3,r3,65535
    5b70:	10bfffcc 	andi	r2,r2,65535
    5b74:	1884c03a 	cmpne	r2,r3,r2
}
    5b78:	e037883a 	mov	sp,fp
    5b7c:	df000017 	ldw	fp,0(sp)
    5b80:	dec00104 	addi	sp,sp,4
    5b84:	f800283a 	ret

00005b88 <vLoadActuatorTask>:

/* Load Actuator Task */
static void vLoadActuatorTask(void *pvParameters) {
    5b88:	deffed04 	addi	sp,sp,-76
    5b8c:	dfc01215 	stw	ra,72(sp)
    5b90:	df001115 	stw	fp,68(sp)
    5b94:	df001104 	addi	fp,sp,68
    5b98:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    FrequencyData_t local_freq_data;
    LoadDecision_t local_load_decision;
    uint16_t previous_outputs = 0x0000; // All loads off initially
    5b9c:	e03fef0d 	sth	zero,-68(fp)

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    5ba0:	00031cc0 	call	31cc <xTaskGetTickCount>
    5ba4:	e0bff115 	stw	r2,-60(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(LOAD_ACTUATOR_PERIOD_MS));
    5ba8:	e0bff104 	addi	r2,fp,-60
    5bac:	01401904 	movi	r5,100
    5bb0:	1009883a 	mov	r4,r2
    5bb4:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Get latest frequency analysis result */
        if (xQueuePeek(xFreqResultQueue, &local_freq_data, 0) == pdTRUE) {
    5bb8:	d0a04117 	ldw	r2,-32508(gp)
    5bbc:	e0fff204 	addi	r3,fp,-56
    5bc0:	01c00044 	movi	r7,1
    5bc4:	000d883a 	mov	r6,zero
    5bc8:	180b883a 	mov	r5,r3
    5bcc:	1009883a 	mov	r4,r2
    5bd0:	000222c0 	call	222c <xQueueGenericReceive>
    5bd4:	10800058 	cmpnei	r2,r2,1
    5bd8:	10002e1e 	bne	r2,zero,5c94 <vLoadActuatorTask+0x10c>
            /* Get current load decision state */
            if (xSemaphoreTake(xShedRegsMutex, portMAX_DELAY) == pdTRUE) {
    5bdc:	d0a04017 	ldw	r2,-32512(gp)
    5be0:	000f883a 	mov	r7,zero
    5be4:	01bfffc4 	movi	r6,-1
    5be8:	000b883a 	mov	r5,zero
    5bec:	1009883a 	mov	r4,r2
    5bf0:	000222c0 	call	222c <xQueueGenericReceive>
    5bf4:	10800058 	cmpnei	r2,r2,1
    5bf8:	10000c1e 	bne	r2,zero,5c2c <vLoadActuatorTask+0xa4>
                local_load_decision = gLoadDecision; // Simple struct copy
    5bfc:	d0a0330b 	ldhu	r2,-32564(gp)
    5c00:	e0bffd0d 	sth	r2,-12(fp)
    5c04:	d0a0338b 	ldhu	r2,-32562(gp)
    5c08:	e0bffd8d 	sth	r2,-10(fp)
    5c0c:	d0a0340b 	ldhu	r2,-32560(gp)
    5c10:	e0bffe0d 	sth	r2,-8(fp)
                xSemaphoreGive(xShedRegsMutex);
    5c14:	d0a04017 	ldw	r2,-32512(gp)
    5c18:	000f883a 	mov	r7,zero
    5c1c:	000d883a 	mov	r6,zero
    5c20:	000b883a 	mov	r5,zero
    5c24:	1009883a 	mov	r4,r2
    5c28:	0001edc0 	call	1edc <xQueueGenericSend>
            }

            /* Make load shedding decision */
            vMakeLoadDecision(&local_freq_data, &local_load_decision);
    5c2c:	e0fffd04 	addi	r3,fp,-12
    5c30:	e0bff204 	addi	r2,fp,-56
    5c34:	180b883a 	mov	r5,r3
    5c38:	1009883a 	mov	r4,r2
    5c3c:	00058e40 	call	58e4 <vMakeLoadDecision>

            /* Update global load decision if changed */
            if (local_load_decision.requested_status != gLoadDecision.requested_status) {
    5c40:	e0fffd8b 	ldhu	r3,-10(fp)
    5c44:	d0a0338b 	ldhu	r2,-32562(gp)
    5c48:	18ffffcc 	andi	r3,r3,65535
    5c4c:	10bfffcc 	andi	r2,r2,65535
    5c50:	18801026 	beq	r3,r2,5c94 <vLoadActuatorTask+0x10c>
                if (xSemaphoreTake(xShedRegsMutex, portMAX_DELAY) == pdTRUE) {
    5c54:	d0a04017 	ldw	r2,-32512(gp)
    5c58:	000f883a 	mov	r7,zero
    5c5c:	01bfffc4 	movi	r6,-1
    5c60:	000b883a 	mov	r5,zero
    5c64:	1009883a 	mov	r4,r2
    5c68:	000222c0 	call	222c <xQueueGenericReceive>
    5c6c:	10800058 	cmpnei	r2,r2,1
    5c70:	1000081e 	bne	r2,zero,5c94 <vLoadActuatorTask+0x10c>
                    gLoadDecision.requested_status = local_load_decision.requested_status;
    5c74:	e0bffd8b 	ldhu	r2,-10(fp)
    5c78:	d0a0338d 	sth	r2,-32562(gp)
                    xSemaphoreGive(xShedRegsMutex);
    5c7c:	d0a04017 	ldw	r2,-32512(gp)
    5c80:	000f883a 	mov	r7,zero
    5c84:	000d883a 	mov	r6,zero
    5c88:	000b883a 	mov	r5,zero
    5c8c:	1009883a 	mov	r4,r2
    5c90:	0001edc0 	call	1edc <xQueueGenericSend>
                }
            }
        }

        /* Check for manual override */
        if (!gSystemStatus.override_active) {
    5c94:	d0a03543 	ldbu	r2,-32555(gp)
    5c98:	10803fcc 	andi	r2,r2,255
    5c9c:	103fc21e 	bne	r2,zero,5ba8 <__alt_data_end+0xf0005ba8>
            /* Apply load control if not in override mode */
            if (xSemaphoreTake(xActuatorStatusMutex, portMAX_DELAY) == pdTRUE) {
    5ca0:	d0a04217 	ldw	r2,-32504(gp)
    5ca4:	000f883a 	mov	r7,zero
    5ca8:	01bfffc4 	movi	r6,-1
    5cac:	000b883a 	mov	r5,zero
    5cb0:	1009883a 	mov	r4,r2
    5cb4:	000222c0 	call	222c <xQueueGenericReceive>
    5cb8:	10800058 	cmpnei	r2,r2,1
    5cbc:	103fba1e 	bne	r2,zero,5ba8 <__alt_data_end+0xf0005ba8>
                /* Copy the requested status to load status */
                gLoadDecision.load_status = gLoadDecision.requested_status;
    5cc0:	d0a0338b 	ldhu	r2,-32562(gp)
    5cc4:	d0a0330d 	sth	r2,-32564(gp)

                /* Only update hardware if status has changed */
                if (previous_outputs != gLoadDecision.load_status) {
    5cc8:	d0a0330b 	ldhu	r2,-32564(gp)
    5ccc:	10ffffcc 	andi	r3,r2,65535
    5cd0:	e0bfef0b 	ldhu	r2,-68(fp)
    5cd4:	18800726 	beq	r3,r2,5cf4 <vLoadActuatorTask+0x16c>
                    IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, gLoadDecision.load_status);
    5cd8:	d0a0330b 	ldhu	r2,-32564(gp)
    5cdc:	10ffffcc 	andi	r3,r2,65535
    5ce0:	00800134 	movhi	r2,4
    5ce4:	108c2004 	addi	r2,r2,12416
    5ce8:	10c00035 	stwio	r3,0(r2)
                    previous_outputs = gLoadDecision.load_status;
    5cec:	d0a0330b 	ldhu	r2,-32564(gp)
    5cf0:	e0bfef0d 	sth	r2,-68(fp)
                }

                /* Simulate actuator response (in real hardware this would be read from sensors) */
                /* This would read from actual hardware to get actuator states */
                /* For this simulation, we'll just create a random mismatch occasionally */
                if (rand() % 100 < 2) { // 2% chance of random actuator failure
    5cf4:	0008d580 	call	8d58 <rand>
    5cf8:	00c01904 	movi	r3,100
    5cfc:	10c7283a 	div	r3,r2,r3
    5d00:	18c01924 	muli	r3,r3,100
    5d04:	10c5c83a 	sub	r2,r2,r3
    5d08:	10800088 	cmpgei	r2,r2,2
    5d0c:	10001d1e 	bne	r2,zero,5d84 <vLoadActuatorTask+0x1fc>
                    int failed_actuator = rand() % 7;
    5d10:	0008d580 	call	8d58 <rand>
    5d14:	00c001c4 	movi	r3,7
    5d18:	10c7283a 	div	r3,r2,r3
    5d1c:	18c001e4 	muli	r3,r3,7
    5d20:	10c5c83a 	sub	r2,r2,r3
    5d24:	e0bff015 	stw	r2,-64(fp)

                    // Toggle the bit of the failed actuator to create a mismatch
                    if (gLoadDecision.requested_status & (1 << failed_actuator)) {
    5d28:	d0a0338b 	ldhu	r2,-32562(gp)
    5d2c:	10ffffcc 	andi	r3,r2,65535
    5d30:	e0bff017 	ldw	r2,-64(fp)
    5d34:	1885d83a 	sra	r2,r3,r2
    5d38:	1080004c 	andi	r2,r2,1
    5d3c:	10000926 	beq	r2,zero,5d64 <vLoadActuatorTask+0x1dc>
                        // If requested is 1, make actuator 0
                        gActuator.actuator_status &= ~(1 << failed_actuator);
    5d40:	d0a0380b 	ldhu	r2,-32544(gp)
    5d44:	1009883a 	mov	r4,r2
    5d48:	00c00044 	movi	r3,1
    5d4c:	e0bff017 	ldw	r2,-64(fp)
    5d50:	1884983a 	sll	r2,r3,r2
    5d54:	0084303a 	nor	r2,zero,r2
    5d58:	2084703a 	and	r2,r4,r2
    5d5c:	d0a0380d 	sth	r2,-32544(gp)
    5d60:	00000a06 	br	5d8c <vLoadActuatorTask+0x204>
                    } else {
                        // If requested is 0, make actuator 1
                        gActuator.actuator_status |= (1 << failed_actuator);
    5d64:	d0a0380b 	ldhu	r2,-32544(gp)
    5d68:	1009883a 	mov	r4,r2
    5d6c:	00c00044 	movi	r3,1
    5d70:	e0bff017 	ldw	r2,-64(fp)
    5d74:	1884983a 	sll	r2,r3,r2
    5d78:	2084b03a 	or	r2,r4,r2
    5d7c:	d0a0380d 	sth	r2,-32544(gp)
    5d80:	00000206 	br	5d8c <vLoadActuatorTask+0x204>
                    }
                } else {
                    /* Normal case: actuators follow the requested status */
                    gActuator.actuator_status = gLoadDecision.requested_status;
    5d84:	d0a0338b 	ldhu	r2,-32562(gp)
    5d88:	d0a0380d 	sth	r2,-32544(gp)
                }

                xSemaphoreGive(xActuatorStatusMutex);
    5d8c:	d0a04217 	ldw	r2,-32504(gp)
    5d90:	000f883a 	mov	r7,zero
    5d94:	000d883a 	mov	r6,zero
    5d98:	000b883a 	mov	r5,zero
    5d9c:	1009883a 	mov	r4,r2
    5da0:	0001edc0 	call	1edc <xQueueGenericSend>
            }
        }
    }
    5da4:	003f8006 	br	5ba8 <__alt_data_end+0xf0005ba8>

00005da8 <vInitializeVGA>:
}
/* Initialize VGA display */
static void vInitializeVGA(void) {
    5da8:	defffc04 	addi	sp,sp,-16
    5dac:	dfc00315 	stw	ra,12(sp)
    5db0:	df000215 	stw	fp,8(sp)
    5db4:	df000204 	addi	fp,sp,8
    /* Initialize pixel buffer */
    pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    5db8:	01020034 	movhi	r4,2048
    5dbc:	21001604 	addi	r4,r4,88
    5dc0:	001c1780 	call	1c178 <alt_up_pixel_buffer_dma_open_dev>
    5dc4:	d0a03b15 	stw	r2,-32532(gp)
    if (pixel_buf == NULL) {
    5dc8:	d0a03b17 	ldw	r2,-32532(gp)
    5dcc:	1000031e 	bne	r2,zero,5ddc <vInitializeVGA+0x34>
        printf("Cannot find pixel buffer device\n");
    5dd0:	01020034 	movhi	r4,2048
    5dd4:	21001d04 	addi	r4,r4,116
    5dd8:	0008d2c0 	call	8d2c <puts>
    }
    alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5ddc:	d0a03b17 	ldw	r2,-32532(gp)
    5de0:	000b883a 	mov	r5,zero
    5de4:	1009883a 	mov	r4,r2
    5de8:	001c4380 	call	1c438 <alt_up_pixel_buffer_dma_clear_screen>

    /* Initialize character buffer */
    char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    5dec:	01020034 	movhi	r4,2048
    5df0:	21002504 	addi	r4,r4,148
    5df4:	001bf180 	call	1bf18 <alt_up_char_buffer_open_dev>
    5df8:	d0a03c15 	stw	r2,-32528(gp)
    if (char_buf == NULL) {
    5dfc:	d0a03c17 	ldw	r2,-32528(gp)
    5e00:	1000031e 	bne	r2,zero,5e10 <vInitializeVGA+0x68>
        printf("Cannot find character buffer device\n");
    5e04:	01020034 	movhi	r4,2048
    5e08:	21002f04 	addi	r4,r4,188
    5e0c:	0008d2c0 	call	8d2c <puts>
    }
    alt_up_char_buffer_clear(char_buf);
    5e10:	d0a03c17 	ldw	r2,-32528(gp)
    5e14:	1009883a 	mov	r4,r2
    5e18:	001c11c0 	call	1c11c <alt_up_char_buffer_clear>

    /* Draw frequency plot axes and labels */
    alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, 0xFFFF, 0);
    5e1c:	d0e03b17 	ldw	r3,-32532(gp)
    5e20:	d8000115 	stw	zero,4(sp)
    5e24:	00bfffd4 	movui	r2,65535
    5e28:	d8800015 	stw	r2,0(sp)
    5e2c:	01c03204 	movi	r7,200
    5e30:	01809384 	movi	r6,590
    5e34:	01401904 	movi	r5,100
    5e38:	1809883a 	mov	r4,r3
    5e3c:	001c83c0 	call	1c83c <alt_up_pixel_buffer_dma_draw_hline>
    alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, 0xFFFF, 0);
    5e40:	d0e03b17 	ldw	r3,-32532(gp)
    5e44:	d8000115 	stw	zero,4(sp)
    5e48:	00bfffd4 	movui	r2,65535
    5e4c:	d8800015 	stw	r2,0(sp)
    5e50:	01c03204 	movi	r7,200
    5e54:	01800c84 	movi	r6,50
    5e58:	01401904 	movi	r5,100
    5e5c:	1809883a 	mov	r4,r3
    5e60:	001ca4c0 	call	1ca4c <alt_up_pixel_buffer_dma_draw_vline>

    /* Draw RoC plot axes */
    alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, 0xFFFF, 0);
    5e64:	d0e03b17 	ldw	r3,-32532(gp)
    5e68:	d8000115 	stw	zero,4(sp)
    5e6c:	00bfffd4 	movui	r2,65535
    5e70:	d8800015 	stw	r2,0(sp)
    5e74:	01c04b04 	movi	r7,300
    5e78:	01809384 	movi	r6,590
    5e7c:	01401904 	movi	r5,100
    5e80:	1809883a 	mov	r4,r3
    5e84:	001c83c0 	call	1c83c <alt_up_pixel_buffer_dma_draw_hline>
    alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, 0xFFFF, 0);
    5e88:	d0e03b17 	ldw	r3,-32532(gp)
    5e8c:	d8000115 	stw	zero,4(sp)
    5e90:	00bfffd4 	movui	r2,65535
    5e94:	d8800015 	stw	r2,0(sp)
    5e98:	01c04b04 	movi	r7,300
    5e9c:	01803704 	movi	r6,220
    5ea0:	01401904 	movi	r5,100
    5ea4:	1809883a 	mov	r4,r3
    5ea8:	001ca4c0 	call	1ca4c <alt_up_pixel_buffer_dma_draw_vline>

    /* Add labels */
    alt_up_char_buffer_string(char_buf, "Frequency (Hz)", 4, 4);
    5eac:	d0a03c17 	ldw	r2,-32528(gp)
    5eb0:	01c00104 	movi	r7,4
    5eb4:	01800104 	movi	r6,4
    5eb8:	01420034 	movhi	r5,2048
    5ebc:	29403804 	addi	r5,r5,224
    5ec0:	1009883a 	mov	r4,r2
    5ec4:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5ec8:	d0a03c17 	ldw	r2,-32528(gp)
    5ecc:	01c001c4 	movi	r7,7
    5ed0:	01800284 	movi	r6,10
    5ed4:	01420034 	movhi	r5,2048
    5ed8:	29403c04 	addi	r5,r5,240
    5edc:	1009883a 	mov	r4,r2
    5ee0:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "50", 10, 12);
    5ee4:	d0a03c17 	ldw	r2,-32528(gp)
    5ee8:	01c00304 	movi	r7,12
    5eec:	01800284 	movi	r6,10
    5ef0:	01420034 	movhi	r5,2048
    5ef4:	29403d04 	addi	r5,r5,244
    5ef8:	1009883a 	mov	r4,r2
    5efc:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5f00:	d0a03c17 	ldw	r2,-32528(gp)
    5f04:	01c00444 	movi	r7,17
    5f08:	01800284 	movi	r6,10
    5f0c:	01420034 	movhi	r5,2048
    5f10:	29403e04 	addi	r5,r5,248
    5f14:	1009883a 	mov	r4,r2
    5f18:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "46", 10, 22);
    5f1c:	d0a03c17 	ldw	r2,-32528(gp)
    5f20:	01c00584 	movi	r7,22
    5f24:	01800284 	movi	r6,10
    5f28:	01420034 	movhi	r5,2048
    5f2c:	29403f04 	addi	r5,r5,252
    5f30:	1009883a 	mov	r4,r2
    5f34:	001c0200 	call	1c020 <alt_up_char_buffer_string>

    alt_up_char_buffer_string(char_buf, "df/dt (Hz/s)", 4, 26);
    5f38:	d0a03c17 	ldw	r2,-32528(gp)
    5f3c:	01c00684 	movi	r7,26
    5f40:	01800104 	movi	r6,4
    5f44:	01420034 	movhi	r5,2048
    5f48:	29404004 	addi	r5,r5,256
    5f4c:	1009883a 	mov	r4,r2
    5f50:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "60", 10, 28);
    5f54:	d0a03c17 	ldw	r2,-32528(gp)
    5f58:	01c00704 	movi	r7,28
    5f5c:	01800284 	movi	r6,10
    5f60:	01420034 	movhi	r5,2048
    5f64:	29404404 	addi	r5,r5,272
    5f68:	1009883a 	mov	r4,r2
    5f6c:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "30", 10, 30);
    5f70:	d0a03c17 	ldw	r2,-32528(gp)
    5f74:	01c00784 	movi	r7,30
    5f78:	01800284 	movi	r6,10
    5f7c:	01420034 	movhi	r5,2048
    5f80:	29404504 	addi	r5,r5,276
    5f84:	1009883a 	mov	r4,r2
    5f88:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "0", 10, 32);
    5f8c:	d0a03c17 	ldw	r2,-32528(gp)
    5f90:	01c00804 	movi	r7,32
    5f94:	01800284 	movi	r6,10
    5f98:	01420034 	movhi	r5,2048
    5f9c:	29404604 	addi	r5,r5,280
    5fa0:	1009883a 	mov	r4,r2
    5fa4:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    5fa8:	d0a03c17 	ldw	r2,-32528(gp)
    5fac:	01c00884 	movi	r7,34
    5fb0:	01800244 	movi	r6,9
    5fb4:	01420034 	movhi	r5,2048
    5fb8:	29404704 	addi	r5,r5,284
    5fbc:	1009883a 	mov	r4,r2
    5fc0:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    5fc4:	d0a03c17 	ldw	r2,-32528(gp)
    5fc8:	01c00904 	movi	r7,36
    5fcc:	01800244 	movi	r6,9
    5fd0:	01420034 	movhi	r5,2048
    5fd4:	29404804 	addi	r5,r5,288
    5fd8:	1009883a 	mov	r4,r2
    5fdc:	001c0200 	call	1c020 <alt_up_char_buffer_string>
}
    5fe0:	0001883a 	nop
    5fe4:	e037883a 	mov	sp,fp
    5fe8:	dfc00117 	ldw	ra,4(sp)
    5fec:	df000017 	ldw	fp,0(sp)
    5ff0:	dec00204 	addi	sp,sp,8
    5ff4:	f800283a 	ret

00005ff8 <vDrawFrequencyPlot>:

/* Draw frequency plots */
static void vDrawFrequencyPlot(double *freq, double *dfreq, int oldest_idx) {
    5ff8:	deffe204 	addi	sp,sp,-120
    5ffc:	dfc01d15 	stw	ra,116(sp)
    6000:	df001c15 	stw	fp,112(sp)
    6004:	df001c04 	addi	fp,sp,112
    6008:	e13ffd15 	stw	r4,-12(fp)
    600c:	e17ffe15 	stw	r5,-8(fp)
    6010:	e1bfff15 	stw	r6,-4(fp)
    int i, j;
    Line line_freq, line_roc;
    char status_text[40];
    uint8_t loads_status = 0;
    6014:	e03fe805 	stb	zero,-96(fp)
    //int k;

    /* Clear old plots */
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    6018:	d0e03b17 	ldw	r3,-32532(gp)
    601c:	d8000215 	stw	zero,8(sp)
    6020:	d8000115 	stw	zero,4(sp)
    6024:	008031c4 	movi	r2,199
    6028:	d8800015 	stw	r2,0(sp)
    602c:	01c09fc4 	movi	r7,639
    6030:	000d883a 	mov	r6,zero
    6034:	01401944 	movi	r5,101
    6038:	1809883a 	mov	r4,r3
    603c:	001c5600 	call	1c560 <alt_up_pixel_buffer_dma_draw_box>
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    6040:	d0e03b17 	ldw	r3,-32532(gp)
    6044:	d8000215 	stw	zero,8(sp)
    6048:	d8000115 	stw	zero,4(sp)
    604c:	00804ac4 	movi	r2,299
    6050:	d8800015 	stw	r2,0(sp)
    6054:	01c09fc4 	movi	r7,639
    6058:	01803244 	movi	r6,201
    605c:	01401944 	movi	r5,101
    6060:	1809883a 	mov	r4,r3
    6064:	001c5600 	call	1c560 <alt_up_pixel_buffer_dma_draw_box>

    /* Draw new plots */
    for (j = 0; j < 99; ++j) {
    6068:	e03fe715 	stw	zero,-100(fp)
    606c:	0000e606 	br	6408 <vDrawFrequencyPlot+0x410>
        i = (oldest_idx + j) % 100;
    6070:	e0ffff17 	ldw	r3,-4(fp)
    6074:	e0bfe717 	ldw	r2,-100(fp)
    6078:	1885883a 	add	r2,r3,r2
    607c:	00c01904 	movi	r3,100
    6080:	10c7283a 	div	r3,r2,r3
    6084:	18c01924 	muli	r3,r3,100
    6088:	10c5c83a 	sub	r2,r2,r3
    608c:	e0bfe915 	stw	r2,-92(fp)
        int next_i = (oldest_idx + j + 1) % 100;
    6090:	e0ffff17 	ldw	r3,-4(fp)
    6094:	e0bfe717 	ldw	r2,-100(fp)
    6098:	1885883a 	add	r2,r3,r2
    609c:	10800044 	addi	r2,r2,1
    60a0:	00c01904 	movi	r3,100
    60a4:	10c7283a 	div	r3,r2,r3
    60a8:	18c01924 	muli	r3,r3,100
    60ac:	10c5c83a 	sub	r2,r2,r3
    60b0:	e0bfea15 	stw	r2,-88(fp)

        if ((freq[i] > MIN_FREQ) && (freq[next_i] > MIN_FREQ)) {
    60b4:	e0bfe917 	ldw	r2,-92(fp)
    60b8:	100490fa 	slli	r2,r2,3
    60bc:	e0fffd17 	ldw	r3,-12(fp)
    60c0:	1889883a 	add	r4,r3,r2
    60c4:	20800017 	ldw	r2,0(r4)
    60c8:	20c00117 	ldw	r3,4(r4)
    60cc:	000d883a 	mov	r6,zero
    60d0:	01d011f4 	movhi	r7,16455
    60d4:	39e00004 	addi	r7,r7,-32768
    60d8:	1009883a 	mov	r4,r2
    60dc:	180b883a 	mov	r5,r3
    60e0:	00073bc0 	call	73bc <__gedf2>
    60e4:	0080c50e 	bge	zero,r2,63fc <vDrawFrequencyPlot+0x404>
    60e8:	e0bfea17 	ldw	r2,-88(fp)
    60ec:	100490fa 	slli	r2,r2,3
    60f0:	e0fffd17 	ldw	r3,-12(fp)
    60f4:	1889883a 	add	r4,r3,r2
    60f8:	20800017 	ldw	r2,0(r4)
    60fc:	20c00117 	ldw	r3,4(r4)
    6100:	000d883a 	mov	r6,zero
    6104:	01d011f4 	movhi	r7,16455
    6108:	39e00004 	addi	r7,r7,-32768
    610c:	1009883a 	mov	r4,r2
    6110:	180b883a 	mov	r5,r3
    6114:	00073bc0 	call	73bc <__gedf2>
    6118:	0080b80e 	bge	zero,r2,63fc <vDrawFrequencyPlot+0x404>
            /* Frequency plot */
            line_freq.x1 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * j;
    611c:	e0bfe717 	ldw	r2,-100(fp)
    6120:	10800164 	muli	r2,r2,5
    6124:	10801944 	addi	r2,r2,101
    6128:	e0bfeb15 	stw	r2,-84(fp)
            line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[i] - MIN_FREQ));
    612c:	e0bfe917 	ldw	r2,-92(fp)
    6130:	100490fa 	slli	r2,r2,3
    6134:	e0fffd17 	ldw	r3,-12(fp)
    6138:	1889883a 	add	r4,r3,r2
    613c:	20800017 	ldw	r2,0(r4)
    6140:	20c00117 	ldw	r3,4(r4)
    6144:	000d883a 	mov	r6,zero
    6148:	01d011f4 	movhi	r7,16455
    614c:	39e00004 	addi	r7,r7,-32768
    6150:	1009883a 	mov	r4,r2
    6154:	180b883a 	mov	r5,r3
    6158:	0007ca40 	call	7ca4 <__subdf3>
    615c:	1009883a 	mov	r4,r2
    6160:	180b883a 	mov	r5,r3
    6164:	2005883a 	mov	r2,r4
    6168:	2807883a 	mov	r3,r5
    616c:	000d883a 	mov	r6,zero
    6170:	01d00d34 	movhi	r7,16436
    6174:	1009883a 	mov	r4,r2
    6178:	180b883a 	mov	r5,r3
    617c:	000758c0 	call	758c <__muldf3>
    6180:	1009883a 	mov	r4,r2
    6184:	180b883a 	mov	r5,r3
    6188:	2005883a 	mov	r2,r4
    618c:	2807883a 	mov	r3,r5
    6190:	100d883a 	mov	r6,r2
    6194:	180f883a 	mov	r7,r3
    6198:	0009883a 	mov	r4,zero
    619c:	01501a74 	movhi	r5,16489
    61a0:	29780004 	addi	r5,r5,-8192
    61a4:	0007ca40 	call	7ca4 <__subdf3>
    61a8:	1009883a 	mov	r4,r2
    61ac:	180b883a 	mov	r5,r3
    61b0:	2005883a 	mov	r2,r4
    61b4:	2807883a 	mov	r3,r5
    61b8:	1009883a 	mov	r4,r2
    61bc:	180b883a 	mov	r5,r3
    61c0:	00085a00 	call	85a0 <__fixdfsi>
    61c4:	e0bfec15 	stw	r2,-80(fp)

            line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    61c8:	e0bfe717 	ldw	r2,-100(fp)
    61cc:	10800044 	addi	r2,r2,1
    61d0:	10800164 	muli	r2,r2,5
    61d4:	10801944 	addi	r2,r2,101
    61d8:	e0bfed15 	stw	r2,-76(fp)
            line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[next_i] - MIN_FREQ));
    61dc:	e0bfea17 	ldw	r2,-88(fp)
    61e0:	100490fa 	slli	r2,r2,3
    61e4:	e0fffd17 	ldw	r3,-12(fp)
    61e8:	1889883a 	add	r4,r3,r2
    61ec:	20800017 	ldw	r2,0(r4)
    61f0:	20c00117 	ldw	r3,4(r4)
    61f4:	000d883a 	mov	r6,zero
    61f8:	01d011f4 	movhi	r7,16455
    61fc:	39e00004 	addi	r7,r7,-32768
    6200:	1009883a 	mov	r4,r2
    6204:	180b883a 	mov	r5,r3
    6208:	0007ca40 	call	7ca4 <__subdf3>
    620c:	1009883a 	mov	r4,r2
    6210:	180b883a 	mov	r5,r3
    6214:	2005883a 	mov	r2,r4
    6218:	2807883a 	mov	r3,r5
    621c:	000d883a 	mov	r6,zero
    6220:	01d00d34 	movhi	r7,16436
    6224:	1009883a 	mov	r4,r2
    6228:	180b883a 	mov	r5,r3
    622c:	000758c0 	call	758c <__muldf3>
    6230:	1009883a 	mov	r4,r2
    6234:	180b883a 	mov	r5,r3
    6238:	2005883a 	mov	r2,r4
    623c:	2807883a 	mov	r3,r5
    6240:	100d883a 	mov	r6,r2
    6244:	180f883a 	mov	r7,r3
    6248:	0009883a 	mov	r4,zero
    624c:	01501a74 	movhi	r5,16489
    6250:	29780004 	addi	r5,r5,-8192
    6254:	0007ca40 	call	7ca4 <__subdf3>
    6258:	1009883a 	mov	r4,r2
    625c:	180b883a 	mov	r5,r3
    6260:	2005883a 	mov	r2,r4
    6264:	2807883a 	mov	r3,r5
    6268:	1009883a 	mov	r4,r2
    626c:	180b883a 	mov	r5,r3
    6270:	00085a00 	call	85a0 <__fixdfsi>
    6274:	e0bfee15 	stw	r2,-72(fp)

            /* RoC plot */
            line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    6278:	e0bfe717 	ldw	r2,-100(fp)
    627c:	10800164 	muli	r2,r2,5
    6280:	10801944 	addi	r2,r2,101
    6284:	e0bfef15 	stw	r2,-68(fp)
            line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[i]);
    6288:	e0bfe917 	ldw	r2,-92(fp)
    628c:	100490fa 	slli	r2,r2,3
    6290:	e0fffe17 	ldw	r3,-8(fp)
    6294:	1889883a 	add	r4,r3,r2
    6298:	20800017 	ldw	r2,0(r4)
    629c:	20c00117 	ldw	r3,4(r4)
    62a0:	000d883a 	mov	r6,zero
    62a4:	01cff834 	movhi	r7,16352
    62a8:	1009883a 	mov	r4,r2
    62ac:	180b883a 	mov	r5,r3
    62b0:	000758c0 	call	758c <__muldf3>
    62b4:	1009883a 	mov	r4,r2
    62b8:	180b883a 	mov	r5,r3
    62bc:	2005883a 	mov	r2,r4
    62c0:	2807883a 	mov	r3,r5
    62c4:	100d883a 	mov	r6,r2
    62c8:	180f883a 	mov	r7,r3
    62cc:	0009883a 	mov	r4,zero
    62d0:	01501c34 	movhi	r5,16496
    62d4:	294c0004 	addi	r5,r5,12288
    62d8:	0007ca40 	call	7ca4 <__subdf3>
    62dc:	1009883a 	mov	r4,r2
    62e0:	180b883a 	mov	r5,r3
    62e4:	2005883a 	mov	r2,r4
    62e8:	2807883a 	mov	r3,r5
    62ec:	1009883a 	mov	r4,r2
    62f0:	180b883a 	mov	r5,r3
    62f4:	00085a00 	call	85a0 <__fixdfsi>
    62f8:	e0bff015 	stw	r2,-64(fp)

            line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    62fc:	e0bfe717 	ldw	r2,-100(fp)
    6300:	10800044 	addi	r2,r2,1
    6304:	10800164 	muli	r2,r2,5
    6308:	10801944 	addi	r2,r2,101
    630c:	e0bff115 	stw	r2,-60(fp)
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);
    6310:	e0bfea17 	ldw	r2,-88(fp)
    6314:	100490fa 	slli	r2,r2,3
    6318:	e0fffe17 	ldw	r3,-8(fp)
    631c:	1889883a 	add	r4,r3,r2
    6320:	20800017 	ldw	r2,0(r4)
    6324:	20c00117 	ldw	r3,4(r4)
    6328:	000d883a 	mov	r6,zero
    632c:	01cff834 	movhi	r7,16352
    6330:	1009883a 	mov	r4,r2
    6334:	180b883a 	mov	r5,r3
    6338:	000758c0 	call	758c <__muldf3>
    633c:	1009883a 	mov	r4,r2
    6340:	180b883a 	mov	r5,r3
    6344:	2005883a 	mov	r2,r4
    6348:	2807883a 	mov	r3,r5
    634c:	100d883a 	mov	r6,r2
    6350:	180f883a 	mov	r7,r3
    6354:	0009883a 	mov	r4,zero
    6358:	01501c34 	movhi	r5,16496
    635c:	294c0004 	addi	r5,r5,12288
    6360:	0007ca40 	call	7ca4 <__subdf3>
    6364:	1009883a 	mov	r4,r2
    6368:	180b883a 	mov	r5,r3
    636c:	2005883a 	mov	r2,r4
    6370:	2807883a 	mov	r3,r5
    6374:	1009883a 	mov	r4,r2
    6378:	180b883a 	mov	r5,r3
    637c:	00085a00 	call	85a0 <__fixdfsi>
    6380:	e0bff215 	stw	r2,-56(fp)

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
    6384:	d0e03b17 	ldw	r3,-32532(gp)
    6388:	e0bfeb17 	ldw	r2,-84(fp)
    638c:	100b883a 	mov	r5,r2
    6390:	e0bfec17 	ldw	r2,-80(fp)
    6394:	100d883a 	mov	r6,r2
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    6398:	e0bfed17 	ldw	r2,-76(fp)

            line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
    639c:	100f883a 	mov	r7,r2
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    63a0:	e0bfee17 	ldw	r2,-72(fp)

            line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
    63a4:	1009883a 	mov	r4,r2
    63a8:	d8000215 	stw	zero,8(sp)
    63ac:	0080ffc4 	movi	r2,1023
    63b0:	d8800115 	stw	r2,4(sp)
    63b4:	d9000015 	stw	r4,0(sp)
    63b8:	1809883a 	mov	r4,r3
    63bc:	001cde40 	call	1cde4 <alt_up_pixel_buffer_dma_draw_line>
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1,
    63c0:	d0e03b17 	ldw	r3,-32532(gp)
    63c4:	e0bfef17 	ldw	r2,-68(fp)
    63c8:	100b883a 	mov	r5,r2
    63cc:	e0bff017 	ldw	r2,-64(fp)
    63d0:	100d883a 	mov	r6,r2
                                             line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    63d4:	e0bff117 	ldw	r2,-60(fp)
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1,
    63d8:	100f883a 	mov	r7,r2
                                             line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    63dc:	e0bff217 	ldw	r2,-56(fp)
            line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[next_i]);

            /* Draw lines */
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1,
                                             line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
            alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1,
    63e0:	1009883a 	mov	r4,r2
    63e4:	d8000215 	stw	zero,8(sp)
    63e8:	0080ffc4 	movi	r2,1023
    63ec:	d8800115 	stw	r2,4(sp)
    63f0:	d9000015 	stw	r4,0(sp)
    63f4:	1809883a 	mov	r4,r3
    63f8:	001cde40 	call	1cde4 <alt_up_pixel_buffer_dma_draw_line>
    /* Clear old plots */
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

    /* Draw new plots */
    for (j = 0; j < 99; ++j) {
    63fc:	e0bfe717 	ldw	r2,-100(fp)
    6400:	10800044 	addi	r2,r2,1
    6404:	e0bfe715 	stw	r2,-100(fp)
    6408:	e0bfe717 	ldw	r2,-100(fp)
    640c:	108018d0 	cmplti	r2,r2,99
    6410:	103f171e 	bne	r2,zero,6070 <__alt_data_end+0xf0006070>
                                             line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
        }
    }

    /* Convert load status array to bitfield for display */
    loads_status = gLoadDecision.load_status;
    6414:	d0a0330b 	ldhu	r2,-32564(gp)
    6418:	e0bfe805 	stb	r2,-96(fp)


    /* Update status text */
    sprintf(status_text, "Frequency: %.2f Hz   ", gFrequencyData.current_freq);
    641c:	01020234 	movhi	r4,2056
    6420:	213ebd04 	addi	r4,r4,-1292
    6424:	20800017 	ldw	r2,0(r4)
    6428:	20c00117 	ldw	r3,4(r4)
    642c:	e13ff304 	addi	r4,fp,-52
    6430:	100d883a 	mov	r6,r2
    6434:	180f883a 	mov	r7,r3
    6438:	01420034 	movhi	r5,2048
    643c:	29404904 	addi	r5,r5,292
    6440:	0008e140 	call	8e14 <sprintf>
    alt_up_char_buffer_string(char_buf, status_text, 40, 4);
    6444:	d0a03c17 	ldw	r2,-32528(gp)
    6448:	e0fff304 	addi	r3,fp,-52
    644c:	01c00104 	movi	r7,4
    6450:	01800a04 	movi	r6,40
    6454:	180b883a 	mov	r5,r3
    6458:	1009883a 	mov	r4,r2
    645c:	001c0200 	call	1c020 <alt_up_char_buffer_string>

    sprintf(status_text, "RoC: %.2f Hz/s   ", gFrequencyData.roc);
    6460:	01020234 	movhi	r4,2056
    6464:	213ebd04 	addi	r4,r4,-1292
    6468:	20800417 	ldw	r2,16(r4)
    646c:	20c00517 	ldw	r3,20(r4)
    6470:	e13ff304 	addi	r4,fp,-52
    6474:	100d883a 	mov	r6,r2
    6478:	180f883a 	mov	r7,r3
    647c:	01420034 	movhi	r5,2048
    6480:	29404f04 	addi	r5,r5,316
    6484:	0008e140 	call	8e14 <sprintf>
    alt_up_char_buffer_string(char_buf, status_text, 40, 6);
    6488:	d0a03c17 	ldw	r2,-32528(gp)
    648c:	e0fff304 	addi	r3,fp,-52
    6490:	01c00184 	movi	r7,6
    6494:	01800a04 	movi	r6,40
    6498:	180b883a 	mov	r5,r3
    649c:	1009883a 	mov	r4,r2
    64a0:	001c0200 	call	1c020 <alt_up_char_buffer_string>

    /* System status */
    if (gSystemStatus.system_state == STATUS_NORMAL) {
    64a4:	d0a03483 	ldbu	r2,-32558(gp)
    64a8:	10803fcc 	andi	r2,r2,255
    64ac:	1000081e 	bne	r2,zero,64d0 <vDrawFrequencyPlot+0x4d8>
        alt_up_char_buffer_string(char_buf, "Status: NORMAL   ", 40, 8);
    64b0:	d0a03c17 	ldw	r2,-32528(gp)
    64b4:	01c00204 	movi	r7,8
    64b8:	01800a04 	movi	r6,40
    64bc:	01420034 	movhi	r5,2048
    64c0:	29405404 	addi	r5,r5,336
    64c4:	1009883a 	mov	r4,r2
    64c8:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    64cc:	00001706 	br	652c <vDrawFrequencyPlot+0x534>
    } else if (gSystemStatus.system_state == STATUS_ALERT) {
    64d0:	d0a03483 	ldbu	r2,-32558(gp)
    64d4:	10803fcc 	andi	r2,r2,255
    64d8:	10800058 	cmpnei	r2,r2,1
    64dc:	1000081e 	bne	r2,zero,6500 <vDrawFrequencyPlot+0x508>
        alt_up_char_buffer_string(char_buf, "Status: ALERT    ", 40, 8);
    64e0:	d0a03c17 	ldw	r2,-32528(gp)
    64e4:	01c00204 	movi	r7,8
    64e8:	01800a04 	movi	r6,40
    64ec:	01420034 	movhi	r5,2048
    64f0:	29405904 	addi	r5,r5,356
    64f4:	1009883a 	mov	r4,r2
    64f8:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    64fc:	00000b06 	br	652c <vDrawFrequencyPlot+0x534>
    } else if (gSystemStatus.system_state == STATUS_FAILSAFE) {
    6500:	d0a03483 	ldbu	r2,-32558(gp)
    6504:	10803fcc 	andi	r2,r2,255
    6508:	10800098 	cmpnei	r2,r2,2
    650c:	1000071e 	bne	r2,zero,652c <vDrawFrequencyPlot+0x534>
        alt_up_char_buffer_string(char_buf, "Status: FAILSAFE ", 40, 8);
    6510:	d0a03c17 	ldw	r2,-32528(gp)
    6514:	01c00204 	movi	r7,8
    6518:	01800a04 	movi	r6,40
    651c:	01420034 	movhi	r5,2048
    6520:	29405e04 	addi	r5,r5,376
    6524:	1009883a 	mov	r4,r2
    6528:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    }

    /* Load status */
    sprintf(status_text, "Loads: %02X   ", loads_status);
    652c:	e0ffe803 	ldbu	r3,-96(fp)
    6530:	e0bff304 	addi	r2,fp,-52
    6534:	180d883a 	mov	r6,r3
    6538:	01420034 	movhi	r5,2048
    653c:	29406304 	addi	r5,r5,396
    6540:	1009883a 	mov	r4,r2
    6544:	0008e140 	call	8e14 <sprintf>
    alt_up_char_buffer_string(char_buf, status_text, 40, 10);
    6548:	d0a03c17 	ldw	r2,-32528(gp)
    654c:	e0fff304 	addi	r3,fp,-52
    6550:	01c00284 	movi	r7,10
    6554:	01800a04 	movi	r6,40
    6558:	180b883a 	mov	r5,r3
    655c:	1009883a 	mov	r4,r2
    6560:	001c0200 	call	1c020 <alt_up_char_buffer_string>

    /* Actuator fault status */
    if (gActuator.system_fault == FAULT_DETECTED) {
    6564:	d0a0388b 	ldhu	r2,-32542(gp)
    6568:	10bfffcc 	andi	r2,r2,65535
    656c:	10800058 	cmpnei	r2,r2,1
    6570:	1000081e 	bne	r2,zero,6594 <vDrawFrequencyPlot+0x59c>
        alt_up_char_buffer_string(char_buf, "ACTUATOR FAULT DETECTED!", 40, 12);
    6574:	d0a03c17 	ldw	r2,-32528(gp)
    6578:	01c00304 	movi	r7,12
    657c:	01800a04 	movi	r6,40
    6580:	01420034 	movhi	r5,2048
    6584:	29406704 	addi	r5,r5,412
    6588:	1009883a 	mov	r4,r2
    658c:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    } else {
        alt_up_char_buffer_string(char_buf, "Actuators normal        ", 40, 12);
    }
}
    6590:	00000706 	br	65b0 <vDrawFrequencyPlot+0x5b8>

    /* Actuator fault status */
    if (gActuator.system_fault == FAULT_DETECTED) {
        alt_up_char_buffer_string(char_buf, "ACTUATOR FAULT DETECTED!", 40, 12);
    } else {
        alt_up_char_buffer_string(char_buf, "Actuators normal        ", 40, 12);
    6594:	d0a03c17 	ldw	r2,-32528(gp)
    6598:	01c00304 	movi	r7,12
    659c:	01800a04 	movi	r6,40
    65a0:	01420034 	movhi	r5,2048
    65a4:	29406e04 	addi	r5,r5,440
    65a8:	1009883a 	mov	r4,r2
    65ac:	001c0200 	call	1c020 <alt_up_char_buffer_string>
    }
}
    65b0:	0001883a 	nop
    65b4:	e037883a 	mov	sp,fp
    65b8:	dfc00117 	ldw	ra,4(sp)
    65bc:	df000017 	ldw	fp,0(sp)
    65c0:	dec00204 	addi	sp,sp,8
    65c4:	f800283a 	ret

000065c8 <vManualOverrideTask>:
/* Manual Override Task */
static void vManualOverrideTask(void *pvParameters) {
    65c8:	defffb04 	addi	sp,sp,-20
    65cc:	dfc00415 	stw	ra,16(sp)
    65d0:	df000315 	stw	fp,12(sp)
    65d4:	df000304 	addi	fp,sp,12
    65d8:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    uint16_t slider_value, prev_slider_value = 0;
    65dc:	e03ffd0d 	sth	zero,-12(fp)

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    65e0:	00031cc0 	call	31cc <xTaskGetTickCount>
    65e4:	e0bffe15 	stw	r2,-8(fp)

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(MANUAL_OVERRIDE_PERIOD_MS));
    65e8:	e0bffe04 	addi	r2,fp,-8
    65ec:	01401904 	movi	r5,100
    65f0:	1009883a 	mov	r4,r2
    65f4:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Read slider switch values */
        slider_value = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    65f8:	00800134 	movhi	r2,4
    65fc:	108c2c04 	addi	r2,r2,12464
    6600:	10800037 	ldwio	r2,0(r2)
    6604:	e0bffd8d 	sth	r2,-10(fp)

        /* Check if value changed */
        if (slider_value != prev_slider_value) {
    6608:	e0fffd8b 	ldhu	r3,-10(fp)
    660c:	e0bffd0b 	ldhu	r2,-12(fp)
    6610:	18bff526 	beq	r3,r2,65e8 <__alt_data_end+0xf00065e8>
            prev_slider_value = slider_value;
    6614:	e0bffd8b 	ldhu	r2,-10(fp)
    6618:	e0bffd0d 	sth	r2,-12(fp)

            /* Check if override is active (MSB of slider) */
            if (slider_value & 0x8000) {
    661c:	e0bffd8b 	ldhu	r2,-10(fp)
    6620:	10bfffcc 	andi	r2,r2,65535
    6624:	10a0001c 	xori	r2,r2,32768
    6628:	10a00004 	addi	r2,r2,-32768
    662c:	1000180e 	bge	r2,zero,6690 <vManualOverrideTask+0xc8>
                /* Override is active - update system status */
                gSystemStatus.override_active = 1;
    6630:	00800044 	movi	r2,1
    6634:	d0a03545 	stb	r2,-32555(gp)

                /* Directly control loads based on other slider switches */
                if (xSemaphoreTake(xActuatorStatusMutex, portMAX_DELAY) == pdTRUE) {
    6638:	d0a04217 	ldw	r2,-32504(gp)
    663c:	000f883a 	mov	r7,zero
    6640:	01bfffc4 	movi	r6,-1
    6644:	000b883a 	mov	r5,zero
    6648:	1009883a 	mov	r4,r2
    664c:	000222c0 	call	222c <xQueueGenericReceive>
    6650:	10800058 	cmpnei	r2,r2,1
    6654:	103fe41e 	bne	r2,zero,65e8 <__alt_data_end+0xf00065e8>
                    /* Map slider switches to loads (use lower 4 bits) */
                    gLoadDecision.load_status = slider_value;
    6658:	e0bffd8b 	ldhu	r2,-10(fp)
    665c:	d0a0330d 	sth	r2,-32564(gp)
                    IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, gLoadDecision.load_status);
    6660:	d0a0330b 	ldhu	r2,-32564(gp)
    6664:	10ffffcc 	andi	r3,r2,65535
    6668:	00800134 	movhi	r2,4
    666c:	108c2004 	addi	r2,r2,12416
    6670:	10c00035 	stwio	r3,0(r2)
                    xSemaphoreGive(xActuatorStatusMutex);
    6674:	d0a04217 	ldw	r2,-32504(gp)
    6678:	000f883a 	mov	r7,zero
    667c:	000d883a 	mov	r6,zero
    6680:	000b883a 	mov	r5,zero
    6684:	1009883a 	mov	r4,r2
    6688:	0001edc0 	call	1edc <xQueueGenericSend>
    668c:	003fd606 	br	65e8 <__alt_data_end+0xf00065e8>
                }
            } else {
                /* Override is inactive */
                gSystemStatus.override_active = 0;
    6690:	d0203545 	stb	zero,-32555(gp)
            }
        }
    }
    6694:	003fd406 	br	65e8 <__alt_data_end+0xf00065e8>

00006698 <vVGADisplayTask>:
}

/* VGA Display Task */
static void vVGADisplayTask(void *pvParameters) {
    6698:	defe6a04 	addi	sp,sp,-1624
    669c:	dfc19515 	stw	ra,1620(sp)
    66a0:	df019415 	stw	fp,1616(sp)
    66a4:	df019404 	addi	fp,sp,1616
    66a8:	e13fff15 	stw	r4,-4(fp)
    TickType_t xLastWakeTime;
    double freq_history[100], dfreq_history[100];
    int i, oldest_idx = 0;
    66ac:	e03e6d15 	stw	zero,-1612(fp)

    /* Initialize the xLastWakeTime variable with the current time */
    xLastWakeTime = xTaskGetTickCount();
    66b0:	00031cc0 	call	31cc <xTaskGetTickCount>
    66b4:	e0be6e15 	stw	r2,-1608(fp)

    /* Initialize VGA display */
    vInitializeVGA();
    66b8:	0005da80 	call	5da8 <vInitializeVGA>

    /* Initialize history arrays */
    for (i = 0; i < 100; i++) {
    66bc:	e03e6c15 	stw	zero,-1616(fp)
    66c0:	00001206 	br	670c <vVGADisplayTask+0x74>
        freq_history[i] = NOMINAL_FREQ;
    66c4:	e0be6c17 	ldw	r2,-1616(fp)
    66c8:	100490fa 	slli	r2,r2,3
    66cc:	e0fe6c04 	addi	r3,fp,-1616
    66d0:	1885883a 	add	r2,r3,r2
    66d4:	10800304 	addi	r2,r2,12
    66d8:	10000015 	stw	zero,0(r2)
    66dc:	00d01274 	movhi	r3,16457
    66e0:	10c00115 	stw	r3,4(r2)
        dfreq_history[i] = 0.0;
    66e4:	e0be6c17 	ldw	r2,-1616(fp)
    66e8:	100490fa 	slli	r2,r2,3
    66ec:	e17e6c04 	addi	r5,fp,-1616
    66f0:	2885883a 	add	r2,r5,r2
    66f4:	1080cb04 	addi	r2,r2,812
    66f8:	10000015 	stw	zero,0(r2)
    66fc:	10000115 	stw	zero,4(r2)

    /* Initialize VGA display */
    vInitializeVGA();

    /* Initialize history arrays */
    for (i = 0; i < 100; i++) {
    6700:	e0be6c17 	ldw	r2,-1616(fp)
    6704:	10800044 	addi	r2,r2,1
    6708:	e0be6c15 	stw	r2,-1616(fp)
    670c:	e0be6c17 	ldw	r2,-1616(fp)
    6710:	10801910 	cmplti	r2,r2,100
    6714:	103feb1e 	bne	r2,zero,66c4 <__alt_data_end+0xf00066c4>
        dfreq_history[i] = 0.0;
    }

    for (;;) {
        /* Wait for the next cycle */
        vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(VGA_DISPLAY_PERIOD_MS));
    6718:	e0be6e04 	addi	r2,fp,-1608
    671c:	01403204 	movi	r5,200
    6720:	1009883a 	mov	r4,r2
    6724:	0002e0c0 	call	2e0c <vTaskDelayUntil>

        /* Copy latest frequency data */
        if (xSemaphoreTake(xConfigRegsMutex, portMAX_DELAY) == pdTRUE) {
    6728:	d0a03a17 	ldw	r2,-32536(gp)
    672c:	000f883a 	mov	r7,zero
    6730:	01bfffc4 	movi	r6,-1
    6734:	000b883a 	mov	r5,zero
    6738:	1009883a 	mov	r4,r2
    673c:	000222c0 	call	222c <xQueueGenericReceive>
    6740:	10800058 	cmpnei	r2,r2,1
    6744:	1000231e 	bne	r2,zero,67d4 <vVGADisplayTask+0x13c>
            freq_history[oldest_idx] = gFrequencyData.current_freq;
    6748:	01020234 	movhi	r4,2056
    674c:	213ebd04 	addi	r4,r4,-1292
    6750:	20800017 	ldw	r2,0(r4)
    6754:	20c00117 	ldw	r3,4(r4)
    6758:	e13e6d17 	ldw	r4,-1612(fp)
    675c:	200890fa 	slli	r4,r4,3
    6760:	e17e6c04 	addi	r5,fp,-1616
    6764:	2909883a 	add	r4,r5,r4
    6768:	21000304 	addi	r4,r4,12
    676c:	20800015 	stw	r2,0(r4)
    6770:	20c00115 	stw	r3,4(r4)
            dfreq_history[oldest_idx] = gFrequencyData.roc;
    6774:	01020234 	movhi	r4,2056
    6778:	213ebd04 	addi	r4,r4,-1292
    677c:	20800417 	ldw	r2,16(r4)
    6780:	20c00517 	ldw	r3,20(r4)
    6784:	e13e6d17 	ldw	r4,-1612(fp)
    6788:	200890fa 	slli	r4,r4,3
    678c:	e17e6c04 	addi	r5,fp,-1616
    6790:	2909883a 	add	r4,r5,r4
    6794:	2100cb04 	addi	r4,r4,812
    6798:	20800015 	stw	r2,0(r4)
    679c:	20c00115 	stw	r3,4(r4)
            xSemaphoreGive(xConfigRegsMutex);
    67a0:	d0a03a17 	ldw	r2,-32536(gp)
    67a4:	000f883a 	mov	r7,zero
    67a8:	000d883a 	mov	r6,zero
    67ac:	000b883a 	mov	r5,zero
    67b0:	1009883a 	mov	r4,r2
    67b4:	0001edc0 	call	1edc <xQueueGenericSend>

            /* Move to next position in circular buffer */
            oldest_idx = (oldest_idx + 1) % 100;
    67b8:	e0be6d17 	ldw	r2,-1612(fp)
    67bc:	10800044 	addi	r2,r2,1
    67c0:	00c01904 	movi	r3,100
    67c4:	10c7283a 	div	r3,r2,r3
    67c8:	18c01924 	muli	r3,r3,100
    67cc:	10c5c83a 	sub	r2,r2,r3
    67d0:	e0be6d15 	stw	r2,-1612(fp)
        }

        /* Draw the frequency and RoC plots */
        vDrawFrequencyPlot(freq_history, dfreq_history, oldest_idx);
    67d4:	e0ff3704 	addi	r3,fp,-804
    67d8:	e0be6f04 	addi	r2,fp,-1604
    67dc:	e1be6d17 	ldw	r6,-1612(fp)
    67e0:	180b883a 	mov	r5,r3
    67e4:	1009883a 	mov	r4,r2
    67e8:	0005ff80 	call	5ff8 <vDrawFrequencyPlot>
    }
    67ec:	003fca06 	br	6718 <__alt_data_end+0xf0006718>

000067f0 <main>:


/*-----------------------------------------------------------*/
/* Main Function */

int main(void) {
    67f0:	defffa04 	addi	sp,sp,-24
    67f4:	dfc00515 	stw	ra,20(sp)
    67f8:	df000415 	stw	fp,16(sp)
    67fc:	df000404 	addi	fp,sp,16
   // int i;

    /* Initialize hardware components */

    /* Set up keyboard/push button interrupts */
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x7);
    6800:	00c001c4 	movi	r3,7
    6804:	00800134 	movhi	r2,4
    6808:	108c3204 	addi	r2,r2,12488
    680c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    6810:	00c001c4 	movi	r3,7
    6814:	00800134 	movhi	r2,4
    6818:	108c3304 	addi	r2,r2,12492
    681c:	10c00035 	stwio	r3,0(r2)
    alt_irq_register(PUSH_BUTTON_IRQ, NULL, vKeyboardISRHandler);
    6820:	01800034 	movhi	r6,0
    6824:	31947d04 	addi	r6,r6,20980
    6828:	000b883a 	mov	r5,zero
    682c:	01000044 	movi	r4,1
    6830:	00019200 	call	1920 <alt_irq_register>

    /* Set up frequency analyzer interrupt */
    alt_irq_register(FREQUENCY_ANALYSER_IRQ, NULL, vFrequencyISRHandler);
    6834:	01800034 	movhi	r6,0
    6838:	3194bc04 	addi	r6,r6,21232
    683c:	000b883a 	mov	r5,zero
    6840:	010001c4 	movi	r4,7
    6844:	00019200 	call	1920 <alt_irq_register>

    /* Initialize default system status */
    gSystemStatus.system_state = STATUS_NORMAL;
    6848:	d0203485 	stb	zero,-32558(gp)
    gSystemStatus.alert_active = 0;
    684c:	d02034c5 	stb	zero,-32557(gp)
    gSystemStatus.failsafe_active = 0;
    6850:	d0203505 	stb	zero,-32556(gp)
    gSystemStatus.override_active = 0;
    6854:	d0203545 	stb	zero,-32555(gp)

    /* Initialize frequency data with defaults */
    gFrequencyData.current_freq = NOMINAL_FREQ;
    6858:	00820234 	movhi	r2,2056
    685c:	10bebd04 	addi	r2,r2,-1292
    6860:	10000015 	stw	zero,0(r2)
    6864:	00d01274 	movhi	r3,16457
    6868:	10c00115 	stw	r3,4(r2)
    gFrequencyData.prev_freq = NOMINAL_FREQ;
    686c:	00820234 	movhi	r2,2056
    6870:	10bebd04 	addi	r2,r2,-1292
    6874:	10000215 	stw	zero,8(r2)
    6878:	00d01274 	movhi	r3,16457
    687c:	10c00315 	stw	r3,12(r2)
    gFrequencyData.roc = 0.0;
    6880:	00820234 	movhi	r2,2056
    6884:	10bebd04 	addi	r2,r2,-1292
    6888:	10000415 	stw	zero,16(r2)
    688c:	10000515 	stw	zero,20(r2)
    gFrequencyData.upper_limit = NOMINAL_FREQ + FREQ_TOLERANCE;
    6890:	00820234 	movhi	r2,2056
    6894:	10bebd04 	addi	r2,r2,-1292
    6898:	10000615 	stw	zero,24(r2)
    689c:	00d012b4 	movhi	r3,16458
    68a0:	18f00004 	addi	r3,r3,-16384
    68a4:	10c00715 	stw	r3,28(r2)
    gFrequencyData.lower_limit = NOMINAL_FREQ - FREQ_TOLERANCE;
    68a8:	00820234 	movhi	r2,2056
    68ac:	10bebd04 	addi	r2,r2,-1292
    68b0:	10000815 	stw	zero,32(r2)
    68b4:	00d01234 	movhi	r3,16456
    68b8:	18d00004 	addi	r3,r3,16384
    68bc:	10c00915 	stw	r3,36(r2)
    gFrequencyData.is_stable = 1;
    68c0:	00820234 	movhi	r2,2056
    68c4:	10bebd04 	addi	r2,r2,-1292
    68c8:	00c00044 	movi	r3,1
    68cc:	10c00a15 	stw	r3,40(r2)

    /* Initialize load decision data */
        gLoadDecision.load_status = 0x0000;         /* All loads on initially */
    68d0:	d020330d 	sth	zero,-32564(gp)
        gLoadDecision.requested_status = 0x0000;    /* All loads requested to be on */
    68d4:	d020338d 	sth	zero,-32562(gp)
        gActuator.actuator_status = 0x0000;         /* All actuators connected initially */
    68d8:	d020380d 	sth	zero,-32544(gp)

    gLoadDecision.priority_mask = LOAD_PRIORITY_MASK;  /* All loads controlled */
    68dc:	008003c4 	movi	r2,15
    68e0:	d0a0340d 	sth	r2,-32560(gp)
    gActuator.system_fault = FAULT_NONE;               /* No fault initially */
    68e4:	d020388d 	sth	zero,-32542(gp)
    gActuator.priority_mask = LOAD_PRIORITY_MASK;      /* Actuator priority matches decision */
    68e8:	008003c4 	movi	r2,15
    68ec:	d0a0390d 	sth	r2,-32540(gp)

    /* Create mutexes for shared data protection */
    xConfigRegsMutex = xSemaphoreCreateMutex();
    68f0:	01000044 	movi	r4,1
    68f4:	0001c800 	call	1c80 <xQueueCreateMutex>
    68f8:	d0a03a15 	stw	r2,-32536(gp)
    xActuatorStatusMutex = xSemaphoreCreateMutex();
    68fc:	01000044 	movi	r4,1
    6900:	0001c800 	call	1c80 <xQueueCreateMutex>
    6904:	d0a04215 	stw	r2,-32504(gp)
    xShedRegsMutex = xSemaphoreCreateMutex();
    6908:	01000044 	movi	r4,1
    690c:	0001c800 	call	1c80 <xQueueCreateMutex>
    6910:	d0a04015 	stw	r2,-32512(gp)

    /* Create queues for inter-task communication */
    xFreqDataQueue = xQueueCreate(10, sizeof(double));         /* Raw frequency values from ISR */
    6914:	000d883a 	mov	r6,zero
    6918:	01400204 	movi	r5,8
    691c:	01000284 	movi	r4,10
    6920:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6924:	d0a03615 	stw	r2,-32552(gp)
    xFreqResultQueue = xQueueCreate(2, sizeof(FrequencyData_t)); /* Processed frequency data */
    6928:	000d883a 	mov	r6,zero
    692c:	01400b04 	movi	r5,44
    6930:	01000084 	movi	r4,2
    6934:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6938:	d0a04115 	stw	r2,-32508(gp)

    /* Create the tasks */
    xTaskCreate(vSystemMonitorTask, "SysMonitor", TASK_STACKSIZE,
    693c:	d8000315 	stw	zero,12(sp)
    6940:	d8000215 	stw	zero,8(sp)
    6944:	d0a03e04 	addi	r2,gp,-32520
    6948:	d8800115 	stw	r2,4(sp)
    694c:	00800384 	movi	r2,14
    6950:	d8800015 	stw	r2,0(sp)
    6954:	000f883a 	mov	r7,zero
    6958:	01820004 	movi	r6,2048
    695c:	01420034 	movhi	r5,2048
    6960:	29407504 	addi	r5,r5,468
    6964:	01000034 	movhi	r4,0
    6968:	21150f04 	addi	r4,r4,21564
    696c:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, SYSTEM_MONITOR_PRIORITY, &xSystemMonitorTask);

    xTaskCreate(vFrequencyAnalyzerTask, "FreqAnalyzer", TASK_STACKSIZE,
    6970:	d8000315 	stw	zero,12(sp)
    6974:	d8000215 	stw	zero,8(sp)
    6978:	d0a03704 	addi	r2,gp,-32548
    697c:	d8800115 	stw	r2,4(sp)
    6980:	00800344 	movi	r2,13
    6984:	d8800015 	stw	r2,0(sp)
    6988:	000f883a 	mov	r7,zero
    698c:	01820004 	movi	r6,2048
    6990:	01420034 	movhi	r5,2048
    6994:	29407804 	addi	r5,r5,480
    6998:	01000034 	movhi	r4,0
    699c:	21157b04 	addi	r4,r4,21996
    69a0:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, FREQ_ANALYZER_PRIORITY, &xFreqAnalyzerTask);

    xTaskCreate(vLoadActuatorTask, "LoadAct", TASK_STACKSIZE,
    69a4:	d8000315 	stw	zero,12(sp)
    69a8:	d8000215 	stw	zero,8(sp)
    69ac:	d0a03d04 	addi	r2,gp,-32524
    69b0:	d8800115 	stw	r2,4(sp)
    69b4:	00800284 	movi	r2,10
    69b8:	d8800015 	stw	r2,0(sp)
    69bc:	000f883a 	mov	r7,zero
    69c0:	01820004 	movi	r6,2048
    69c4:	01420034 	movhi	r5,2048
    69c8:	29407c04 	addi	r5,r5,496
    69cc:	01000034 	movhi	r4,0
    69d0:	2116e204 	addi	r4,r4,23432
    69d4:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, LOAD_ACTUATOR_PRIORITY, &xLoadActuatorTask);

    xTaskCreate(vVGADisplayTask, "VGADisplay", TASK_STACKSIZE,
    69d8:	d8000315 	stw	zero,12(sp)
    69dc:	d8000215 	stw	zero,8(sp)
    69e0:	d0a04304 	addi	r2,gp,-32500
    69e4:	d8800115 	stw	r2,4(sp)
    69e8:	00800204 	movi	r2,8
    69ec:	d8800015 	stw	r2,0(sp)
    69f0:	000f883a 	mov	r7,zero
    69f4:	01820004 	movi	r6,2048
    69f8:	01420034 	movhi	r5,2048
    69fc:	29407e04 	addi	r5,r5,504
    6a00:	01000034 	movhi	r4,0
    6a04:	2119a604 	addi	r4,r4,26264
    6a08:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, VGA_DISPLAY_PRIORITY, &xVGADisplayTask);

    xTaskCreate(vManualOverrideTask, "Override", TASK_STACKSIZE,
    6a0c:	d8000315 	stw	zero,12(sp)
    6a10:	d8000215 	stw	zero,8(sp)
    6a14:	d0a03f04 	addi	r2,gp,-32516
    6a18:	d8800115 	stw	r2,4(sp)
    6a1c:	00800184 	movi	r2,6
    6a20:	d8800015 	stw	r2,0(sp)
    6a24:	000f883a 	mov	r7,zero
    6a28:	01820004 	movi	r6,2048
    6a2c:	01420034 	movhi	r5,2048
    6a30:	29408104 	addi	r5,r5,516
    6a34:	01000034 	movhi	r4,0
    6a38:	21197204 	addi	r4,r4,26056
    6a3c:	0002b780 	call	2b78 <xTaskGenericCreate>
               NULL, MANUAL_OVERRIDE_PRIORITY, &xManualOverrideTask);

    /* Initial LED setup - all on to show system is starting */
    IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, 0xFFFF);
    6a40:	00ffffd4 	movui	r3,65535
    6a44:	00800134 	movhi	r2,4
    6a48:	108c1804 	addi	r2,r2,12384
    6a4c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0xFF);
    6a50:	00c03fc4 	movi	r3,255
    6a54:	00800134 	movhi	r2,4
    6a58:	108c2004 	addi	r2,r2,12416
    6a5c:	10c00035 	stwio	r3,0(r2)

    printf("Load Management System Starting...\n");
    6a60:	01020034 	movhi	r4,2048
    6a64:	21008404 	addi	r4,r4,528
    6a68:	0008d2c0 	call	8d2c <puts>
    printf("Nominal Frequency: %.1f Hz ( %.1f Hz)\n", NOMINAL_FREQ, FREQ_TOLERANCE);
    6a6c:	008ffe34 	movhi	r2,16376
    6a70:	d8800015 	stw	r2,0(sp)
    6a74:	000f883a 	mov	r7,zero
    6a78:	000b883a 	mov	r5,zero
    6a7c:	01901274 	movhi	r6,16457
    6a80:	01020034 	movhi	r4,2048
    6a84:	21008d04 	addi	r4,r4,564
    6a88:	0008c300 	call	8c30 <printf>
    printf("Task Priorities: Monitor=%d, Analyzer=%d, Actuator=%d, Display=%d, Override=%d\n",
    6a8c:	00800184 	movi	r2,6
    6a90:	d8800115 	stw	r2,4(sp)
    6a94:	00800204 	movi	r2,8
    6a98:	d8800015 	stw	r2,0(sp)
    6a9c:	01c00284 	movi	r7,10
    6aa0:	01800344 	movi	r6,13
    6aa4:	01400384 	movi	r5,14
    6aa8:	01020034 	movhi	r4,2048
    6aac:	21009804 	addi	r4,r4,608
    6ab0:	0008c300 	call	8c30 <printf>
           SYSTEM_MONITOR_PRIORITY, FREQ_ANALYZER_PRIORITY, LOAD_ACTUATOR_PRIORITY,
           VGA_DISPLAY_PRIORITY, MANUAL_OVERRIDE_PRIORITY);
    printf("System Ready. Starting scheduler.\n\n");
    6ab4:	01020034 	movhi	r4,2048
    6ab8:	2100ac04 	addi	r4,r4,688
    6abc:	0008d2c0 	call	8d2c <puts>

    /* Start the scheduler */
    vTaskStartScheduler();
    6ac0:	0002f740 	call	2f74 <vTaskStartScheduler>

    /* Should never reach here unless there's not enough heap memory */
    printf("ERROR: Insufficient heap memory to start scheduler!\n");
    6ac4:	01020034 	movhi	r4,2048
    6ac8:	2100b504 	addi	r4,r4,724
    6acc:	0008d2c0 	call	8d2c <puts>

    for(;;);
    6ad0:	003fff06 	br	6ad0 <__alt_data_end+0xf0006ad0>

00006ad4 <__divdf3>:
    6ad4:	defff204 	addi	sp,sp,-56
    6ad8:	dd400915 	stw	r21,36(sp)
    6adc:	282ad53a 	srli	r21,r5,20
    6ae0:	dd000815 	stw	r20,32(sp)
    6ae4:	2828d7fa 	srli	r20,r5,31
    6ae8:	dc000415 	stw	r16,16(sp)
    6aec:	04000434 	movhi	r16,16
    6af0:	df000c15 	stw	fp,48(sp)
    6af4:	843fffc4 	addi	r16,r16,-1
    6af8:	dfc00d15 	stw	ra,52(sp)
    6afc:	ddc00b15 	stw	r23,44(sp)
    6b00:	dd800a15 	stw	r22,40(sp)
    6b04:	dcc00715 	stw	r19,28(sp)
    6b08:	dc800615 	stw	r18,24(sp)
    6b0c:	dc400515 	stw	r17,20(sp)
    6b10:	ad41ffcc 	andi	r21,r21,2047
    6b14:	2c20703a 	and	r16,r5,r16
    6b18:	a7003fcc 	andi	fp,r20,255
    6b1c:	a8006126 	beq	r21,zero,6ca4 <__divdf3+0x1d0>
    6b20:	0081ffc4 	movi	r2,2047
    6b24:	2025883a 	mov	r18,r4
    6b28:	a8803726 	beq	r21,r2,6c08 <__divdf3+0x134>
    6b2c:	80800434 	orhi	r2,r16,16
    6b30:	100490fa 	slli	r2,r2,3
    6b34:	2020d77a 	srli	r16,r4,29
    6b38:	202490fa 	slli	r18,r4,3
    6b3c:	ad7f0044 	addi	r21,r21,-1023
    6b40:	80a0b03a 	or	r16,r16,r2
    6b44:	0027883a 	mov	r19,zero
    6b48:	0013883a 	mov	r9,zero
    6b4c:	3804d53a 	srli	r2,r7,20
    6b50:	382cd7fa 	srli	r22,r7,31
    6b54:	04400434 	movhi	r17,16
    6b58:	8c7fffc4 	addi	r17,r17,-1
    6b5c:	1081ffcc 	andi	r2,r2,2047
    6b60:	3011883a 	mov	r8,r6
    6b64:	3c62703a 	and	r17,r7,r17
    6b68:	b5c03fcc 	andi	r23,r22,255
    6b6c:	10006c26 	beq	r2,zero,6d20 <__divdf3+0x24c>
    6b70:	00c1ffc4 	movi	r3,2047
    6b74:	10c06426 	beq	r2,r3,6d08 <__divdf3+0x234>
    6b78:	88c00434 	orhi	r3,r17,16
    6b7c:	180690fa 	slli	r3,r3,3
    6b80:	3022d77a 	srli	r17,r6,29
    6b84:	301090fa 	slli	r8,r6,3
    6b88:	10bf0044 	addi	r2,r2,-1023
    6b8c:	88e2b03a 	or	r17,r17,r3
    6b90:	000f883a 	mov	r7,zero
    6b94:	a58cf03a 	xor	r6,r20,r22
    6b98:	3cc8b03a 	or	r4,r7,r19
    6b9c:	a8abc83a 	sub	r21,r21,r2
    6ba0:	008003c4 	movi	r2,15
    6ba4:	3007883a 	mov	r3,r6
    6ba8:	34c03fcc 	andi	r19,r6,255
    6bac:	11009036 	bltu	r2,r4,6df0 <__divdf3+0x31c>
    6bb0:	200890ba 	slli	r4,r4,2
    6bb4:	00800034 	movhi	r2,0
    6bb8:	109af204 	addi	r2,r2,27592
    6bbc:	2089883a 	add	r4,r4,r2
    6bc0:	20800017 	ldw	r2,0(r4)
    6bc4:	1000683a 	jmp	r2
    6bc8:	00006df0 	cmpltui	zero,zero,439
    6bcc:	00006c40 	call	6c4 <prvCheckDelayedList+0x14c>
    6bd0:	00006de0 	cmpeqi	zero,zero,439
    6bd4:	00006c34 	movhi	zero,432
    6bd8:	00006de0 	cmpeqi	zero,zero,439
    6bdc:	00006db4 	movhi	zero,438
    6be0:	00006de0 	cmpeqi	zero,zero,439
    6be4:	00006c34 	movhi	zero,432
    6be8:	00006c40 	call	6c4 <prvCheckDelayedList+0x14c>
    6bec:	00006c40 	call	6c4 <prvCheckDelayedList+0x14c>
    6bf0:	00006db4 	movhi	zero,438
    6bf4:	00006c34 	movhi	zero,432
    6bf8:	00006c24 	muli	zero,zero,432
    6bfc:	00006c24 	muli	zero,zero,432
    6c00:	00006c24 	muli	zero,zero,432
    6c04:	000070d4 	movui	zero,451
    6c08:	2404b03a 	or	r2,r4,r16
    6c0c:	1000661e 	bne	r2,zero,6da8 <__divdf3+0x2d4>
    6c10:	04c00204 	movi	r19,8
    6c14:	0021883a 	mov	r16,zero
    6c18:	0025883a 	mov	r18,zero
    6c1c:	02400084 	movi	r9,2
    6c20:	003fca06 	br	6b4c <__alt_data_end+0xf0006b4c>
    6c24:	8023883a 	mov	r17,r16
    6c28:	9011883a 	mov	r8,r18
    6c2c:	e02f883a 	mov	r23,fp
    6c30:	480f883a 	mov	r7,r9
    6c34:	00800084 	movi	r2,2
    6c38:	3881311e 	bne	r7,r2,7100 <__divdf3+0x62c>
    6c3c:	b827883a 	mov	r19,r23
    6c40:	98c0004c 	andi	r3,r19,1
    6c44:	0081ffc4 	movi	r2,2047
    6c48:	000b883a 	mov	r5,zero
    6c4c:	0025883a 	mov	r18,zero
    6c50:	1004953a 	slli	r2,r2,20
    6c54:	18c03fcc 	andi	r3,r3,255
    6c58:	04400434 	movhi	r17,16
    6c5c:	8c7fffc4 	addi	r17,r17,-1
    6c60:	180697fa 	slli	r3,r3,31
    6c64:	2c4a703a 	and	r5,r5,r17
    6c68:	288ab03a 	or	r5,r5,r2
    6c6c:	28c6b03a 	or	r3,r5,r3
    6c70:	9005883a 	mov	r2,r18
    6c74:	dfc00d17 	ldw	ra,52(sp)
    6c78:	df000c17 	ldw	fp,48(sp)
    6c7c:	ddc00b17 	ldw	r23,44(sp)
    6c80:	dd800a17 	ldw	r22,40(sp)
    6c84:	dd400917 	ldw	r21,36(sp)
    6c88:	dd000817 	ldw	r20,32(sp)
    6c8c:	dcc00717 	ldw	r19,28(sp)
    6c90:	dc800617 	ldw	r18,24(sp)
    6c94:	dc400517 	ldw	r17,20(sp)
    6c98:	dc000417 	ldw	r16,16(sp)
    6c9c:	dec00e04 	addi	sp,sp,56
    6ca0:	f800283a 	ret
    6ca4:	2404b03a 	or	r2,r4,r16
    6ca8:	2027883a 	mov	r19,r4
    6cac:	10003926 	beq	r2,zero,6d94 <__divdf3+0x2c0>
    6cb0:	80012e26 	beq	r16,zero,716c <__divdf3+0x698>
    6cb4:	8009883a 	mov	r4,r16
    6cb8:	d9800315 	stw	r6,12(sp)
    6cbc:	d9c00215 	stw	r7,8(sp)
    6cc0:	00086fc0 	call	86fc <__clzsi2>
    6cc4:	d9800317 	ldw	r6,12(sp)
    6cc8:	d9c00217 	ldw	r7,8(sp)
    6ccc:	113ffd44 	addi	r4,r2,-11
    6cd0:	00c00704 	movi	r3,28
    6cd4:	19012116 	blt	r3,r4,715c <__divdf3+0x688>
    6cd8:	00c00744 	movi	r3,29
    6cdc:	147ffe04 	addi	r17,r2,-8
    6ce0:	1907c83a 	sub	r3,r3,r4
    6ce4:	8460983a 	sll	r16,r16,r17
    6ce8:	98c6d83a 	srl	r3,r19,r3
    6cec:	9c64983a 	sll	r18,r19,r17
    6cf0:	1c20b03a 	or	r16,r3,r16
    6cf4:	1080fcc4 	addi	r2,r2,1011
    6cf8:	00abc83a 	sub	r21,zero,r2
    6cfc:	0027883a 	mov	r19,zero
    6d00:	0013883a 	mov	r9,zero
    6d04:	003f9106 	br	6b4c <__alt_data_end+0xf0006b4c>
    6d08:	3446b03a 	or	r3,r6,r17
    6d0c:	18001f1e 	bne	r3,zero,6d8c <__divdf3+0x2b8>
    6d10:	0023883a 	mov	r17,zero
    6d14:	0011883a 	mov	r8,zero
    6d18:	01c00084 	movi	r7,2
    6d1c:	003f9d06 	br	6b94 <__alt_data_end+0xf0006b94>
    6d20:	3446b03a 	or	r3,r6,r17
    6d24:	18001526 	beq	r3,zero,6d7c <__divdf3+0x2a8>
    6d28:	88011b26 	beq	r17,zero,7198 <__divdf3+0x6c4>
    6d2c:	8809883a 	mov	r4,r17
    6d30:	d9800315 	stw	r6,12(sp)
    6d34:	da400115 	stw	r9,4(sp)
    6d38:	00086fc0 	call	86fc <__clzsi2>
    6d3c:	d9800317 	ldw	r6,12(sp)
    6d40:	da400117 	ldw	r9,4(sp)
    6d44:	113ffd44 	addi	r4,r2,-11
    6d48:	00c00704 	movi	r3,28
    6d4c:	19010e16 	blt	r3,r4,7188 <__divdf3+0x6b4>
    6d50:	00c00744 	movi	r3,29
    6d54:	123ffe04 	addi	r8,r2,-8
    6d58:	1907c83a 	sub	r3,r3,r4
    6d5c:	8a22983a 	sll	r17,r17,r8
    6d60:	30c6d83a 	srl	r3,r6,r3
    6d64:	3210983a 	sll	r8,r6,r8
    6d68:	1c62b03a 	or	r17,r3,r17
    6d6c:	1080fcc4 	addi	r2,r2,1011
    6d70:	0085c83a 	sub	r2,zero,r2
    6d74:	000f883a 	mov	r7,zero
    6d78:	003f8606 	br	6b94 <__alt_data_end+0xf0006b94>
    6d7c:	0023883a 	mov	r17,zero
    6d80:	0011883a 	mov	r8,zero
    6d84:	01c00044 	movi	r7,1
    6d88:	003f8206 	br	6b94 <__alt_data_end+0xf0006b94>
    6d8c:	01c000c4 	movi	r7,3
    6d90:	003f8006 	br	6b94 <__alt_data_end+0xf0006b94>
    6d94:	04c00104 	movi	r19,4
    6d98:	0021883a 	mov	r16,zero
    6d9c:	0025883a 	mov	r18,zero
    6da0:	02400044 	movi	r9,1
    6da4:	003f6906 	br	6b4c <__alt_data_end+0xf0006b4c>
    6da8:	04c00304 	movi	r19,12
    6dac:	024000c4 	movi	r9,3
    6db0:	003f6606 	br	6b4c <__alt_data_end+0xf0006b4c>
    6db4:	01400434 	movhi	r5,16
    6db8:	0007883a 	mov	r3,zero
    6dbc:	297fffc4 	addi	r5,r5,-1
    6dc0:	04bfffc4 	movi	r18,-1
    6dc4:	0081ffc4 	movi	r2,2047
    6dc8:	003fa106 	br	6c50 <__alt_data_end+0xf0006c50>
    6dcc:	00c00044 	movi	r3,1
    6dd0:	1887c83a 	sub	r3,r3,r2
    6dd4:	01000e04 	movi	r4,56
    6dd8:	20c1210e 	bge	r4,r3,7260 <__divdf3+0x78c>
    6ddc:	98c0004c 	andi	r3,r19,1
    6de0:	0005883a 	mov	r2,zero
    6de4:	000b883a 	mov	r5,zero
    6de8:	0025883a 	mov	r18,zero
    6dec:	003f9806 	br	6c50 <__alt_data_end+0xf0006c50>
    6df0:	8c00fd36 	bltu	r17,r16,71e8 <__divdf3+0x714>
    6df4:	8440fb26 	beq	r16,r17,71e4 <__divdf3+0x710>
    6df8:	8007883a 	mov	r3,r16
    6dfc:	ad7fffc4 	addi	r21,r21,-1
    6e00:	0021883a 	mov	r16,zero
    6e04:	4004d63a 	srli	r2,r8,24
    6e08:	8822923a 	slli	r17,r17,8
    6e0c:	1809883a 	mov	r4,r3
    6e10:	402c923a 	slli	r22,r8,8
    6e14:	88b8b03a 	or	fp,r17,r2
    6e18:	e028d43a 	srli	r20,fp,16
    6e1c:	d8c00015 	stw	r3,0(sp)
    6e20:	e5ffffcc 	andi	r23,fp,65535
    6e24:	a00b883a 	mov	r5,r20
    6e28:	00088580 	call	8858 <__udivsi3>
    6e2c:	d8c00017 	ldw	r3,0(sp)
    6e30:	a00b883a 	mov	r5,r20
    6e34:	d8800315 	stw	r2,12(sp)
    6e38:	1809883a 	mov	r4,r3
    6e3c:	00088bc0 	call	88bc <__umodsi3>
    6e40:	d9800317 	ldw	r6,12(sp)
    6e44:	1006943a 	slli	r3,r2,16
    6e48:	9004d43a 	srli	r2,r18,16
    6e4c:	b9a3383a 	mul	r17,r23,r6
    6e50:	10c4b03a 	or	r2,r2,r3
    6e54:	1440062e 	bgeu	r2,r17,6e70 <__divdf3+0x39c>
    6e58:	1705883a 	add	r2,r2,fp
    6e5c:	30ffffc4 	addi	r3,r6,-1
    6e60:	1700ee36 	bltu	r2,fp,721c <__divdf3+0x748>
    6e64:	1440ed2e 	bgeu	r2,r17,721c <__divdf3+0x748>
    6e68:	31bfff84 	addi	r6,r6,-2
    6e6c:	1705883a 	add	r2,r2,fp
    6e70:	1463c83a 	sub	r17,r2,r17
    6e74:	a00b883a 	mov	r5,r20
    6e78:	8809883a 	mov	r4,r17
    6e7c:	d9800315 	stw	r6,12(sp)
    6e80:	00088580 	call	8858 <__udivsi3>
    6e84:	a00b883a 	mov	r5,r20
    6e88:	8809883a 	mov	r4,r17
    6e8c:	d8800215 	stw	r2,8(sp)
    6e90:	00088bc0 	call	88bc <__umodsi3>
    6e94:	d9c00217 	ldw	r7,8(sp)
    6e98:	1004943a 	slli	r2,r2,16
    6e9c:	94bfffcc 	andi	r18,r18,65535
    6ea0:	b9d1383a 	mul	r8,r23,r7
    6ea4:	90a4b03a 	or	r18,r18,r2
    6ea8:	d9800317 	ldw	r6,12(sp)
    6eac:	9200062e 	bgeu	r18,r8,6ec8 <__divdf3+0x3f4>
    6eb0:	9725883a 	add	r18,r18,fp
    6eb4:	38bfffc4 	addi	r2,r7,-1
    6eb8:	9700d636 	bltu	r18,fp,7214 <__divdf3+0x740>
    6ebc:	9200d52e 	bgeu	r18,r8,7214 <__divdf3+0x740>
    6ec0:	39ffff84 	addi	r7,r7,-2
    6ec4:	9725883a 	add	r18,r18,fp
    6ec8:	3004943a 	slli	r2,r6,16
    6ecc:	b012d43a 	srli	r9,r22,16
    6ed0:	b1bfffcc 	andi	r6,r22,65535
    6ed4:	11e2b03a 	or	r17,r2,r7
    6ed8:	8806d43a 	srli	r3,r17,16
    6edc:	893fffcc 	andi	r4,r17,65535
    6ee0:	218b383a 	mul	r5,r4,r6
    6ee4:	30c5383a 	mul	r2,r6,r3
    6ee8:	2249383a 	mul	r4,r4,r9
    6eec:	280ed43a 	srli	r7,r5,16
    6ef0:	9225c83a 	sub	r18,r18,r8
    6ef4:	2089883a 	add	r4,r4,r2
    6ef8:	3909883a 	add	r4,r7,r4
    6efc:	1a47383a 	mul	r3,r3,r9
    6f00:	2080022e 	bgeu	r4,r2,6f0c <__divdf3+0x438>
    6f04:	00800074 	movhi	r2,1
    6f08:	1887883a 	add	r3,r3,r2
    6f0c:	2004d43a 	srli	r2,r4,16
    6f10:	2008943a 	slli	r4,r4,16
    6f14:	297fffcc 	andi	r5,r5,65535
    6f18:	10c7883a 	add	r3,r2,r3
    6f1c:	2149883a 	add	r4,r4,r5
    6f20:	90c0a536 	bltu	r18,r3,71b8 <__divdf3+0x6e4>
    6f24:	90c0bf26 	beq	r18,r3,7224 <__divdf3+0x750>
    6f28:	90c7c83a 	sub	r3,r18,r3
    6f2c:	810fc83a 	sub	r7,r16,r4
    6f30:	81e5803a 	cmpltu	r18,r16,r7
    6f34:	1ca5c83a 	sub	r18,r3,r18
    6f38:	e480c126 	beq	fp,r18,7240 <__divdf3+0x76c>
    6f3c:	a00b883a 	mov	r5,r20
    6f40:	9009883a 	mov	r4,r18
    6f44:	d9800315 	stw	r6,12(sp)
    6f48:	d9c00215 	stw	r7,8(sp)
    6f4c:	da400115 	stw	r9,4(sp)
    6f50:	00088580 	call	8858 <__udivsi3>
    6f54:	a00b883a 	mov	r5,r20
    6f58:	9009883a 	mov	r4,r18
    6f5c:	d8800015 	stw	r2,0(sp)
    6f60:	00088bc0 	call	88bc <__umodsi3>
    6f64:	d9c00217 	ldw	r7,8(sp)
    6f68:	da000017 	ldw	r8,0(sp)
    6f6c:	1006943a 	slli	r3,r2,16
    6f70:	3804d43a 	srli	r2,r7,16
    6f74:	ba21383a 	mul	r16,r23,r8
    6f78:	d9800317 	ldw	r6,12(sp)
    6f7c:	10c4b03a 	or	r2,r2,r3
    6f80:	da400117 	ldw	r9,4(sp)
    6f84:	1400062e 	bgeu	r2,r16,6fa0 <__divdf3+0x4cc>
    6f88:	1705883a 	add	r2,r2,fp
    6f8c:	40ffffc4 	addi	r3,r8,-1
    6f90:	1700ad36 	bltu	r2,fp,7248 <__divdf3+0x774>
    6f94:	1400ac2e 	bgeu	r2,r16,7248 <__divdf3+0x774>
    6f98:	423fff84 	addi	r8,r8,-2
    6f9c:	1705883a 	add	r2,r2,fp
    6fa0:	1421c83a 	sub	r16,r2,r16
    6fa4:	a00b883a 	mov	r5,r20
    6fa8:	8009883a 	mov	r4,r16
    6fac:	d9800315 	stw	r6,12(sp)
    6fb0:	d9c00215 	stw	r7,8(sp)
    6fb4:	da000015 	stw	r8,0(sp)
    6fb8:	da400115 	stw	r9,4(sp)
    6fbc:	00088580 	call	8858 <__udivsi3>
    6fc0:	8009883a 	mov	r4,r16
    6fc4:	a00b883a 	mov	r5,r20
    6fc8:	1025883a 	mov	r18,r2
    6fcc:	00088bc0 	call	88bc <__umodsi3>
    6fd0:	d9c00217 	ldw	r7,8(sp)
    6fd4:	1004943a 	slli	r2,r2,16
    6fd8:	bcaf383a 	mul	r23,r23,r18
    6fdc:	393fffcc 	andi	r4,r7,65535
    6fe0:	2088b03a 	or	r4,r4,r2
    6fe4:	d9800317 	ldw	r6,12(sp)
    6fe8:	da000017 	ldw	r8,0(sp)
    6fec:	da400117 	ldw	r9,4(sp)
    6ff0:	25c0062e 	bgeu	r4,r23,700c <__divdf3+0x538>
    6ff4:	2709883a 	add	r4,r4,fp
    6ff8:	90bfffc4 	addi	r2,r18,-1
    6ffc:	27009436 	bltu	r4,fp,7250 <__divdf3+0x77c>
    7000:	25c0932e 	bgeu	r4,r23,7250 <__divdf3+0x77c>
    7004:	94bfff84 	addi	r18,r18,-2
    7008:	2709883a 	add	r4,r4,fp
    700c:	4004943a 	slli	r2,r8,16
    7010:	25efc83a 	sub	r23,r4,r23
    7014:	1490b03a 	or	r8,r2,r18
    7018:	4008d43a 	srli	r4,r8,16
    701c:	40ffffcc 	andi	r3,r8,65535
    7020:	30c5383a 	mul	r2,r6,r3
    7024:	1a47383a 	mul	r3,r3,r9
    7028:	310d383a 	mul	r6,r6,r4
    702c:	100ad43a 	srli	r5,r2,16
    7030:	4913383a 	mul	r9,r9,r4
    7034:	1987883a 	add	r3,r3,r6
    7038:	28c7883a 	add	r3,r5,r3
    703c:	1980022e 	bgeu	r3,r6,7048 <__divdf3+0x574>
    7040:	01000074 	movhi	r4,1
    7044:	4913883a 	add	r9,r9,r4
    7048:	1808d43a 	srli	r4,r3,16
    704c:	1806943a 	slli	r3,r3,16
    7050:	10bfffcc 	andi	r2,r2,65535
    7054:	2253883a 	add	r9,r4,r9
    7058:	1887883a 	add	r3,r3,r2
    705c:	ba403836 	bltu	r23,r9,7140 <__divdf3+0x66c>
    7060:	ba403626 	beq	r23,r9,713c <__divdf3+0x668>
    7064:	42000054 	ori	r8,r8,1
    7068:	a880ffc4 	addi	r2,r21,1023
    706c:	00bf570e 	bge	zero,r2,6dcc <__alt_data_end+0xf0006dcc>
    7070:	40c001cc 	andi	r3,r8,7
    7074:	18000726 	beq	r3,zero,7094 <__divdf3+0x5c0>
    7078:	40c003cc 	andi	r3,r8,15
    707c:	01000104 	movi	r4,4
    7080:	19000426 	beq	r3,r4,7094 <__divdf3+0x5c0>
    7084:	4107883a 	add	r3,r8,r4
    7088:	1a11803a 	cmpltu	r8,r3,r8
    708c:	8a23883a 	add	r17,r17,r8
    7090:	1811883a 	mov	r8,r3
    7094:	88c0402c 	andhi	r3,r17,256
    7098:	18000426 	beq	r3,zero,70ac <__divdf3+0x5d8>
    709c:	00ffc034 	movhi	r3,65280
    70a0:	18ffffc4 	addi	r3,r3,-1
    70a4:	a8810004 	addi	r2,r21,1024
    70a8:	88e2703a 	and	r17,r17,r3
    70ac:	00c1ff84 	movi	r3,2046
    70b0:	18bee316 	blt	r3,r2,6c40 <__alt_data_end+0xf0006c40>
    70b4:	8824977a 	slli	r18,r17,29
    70b8:	4010d0fa 	srli	r8,r8,3
    70bc:	8822927a 	slli	r17,r17,9
    70c0:	1081ffcc 	andi	r2,r2,2047
    70c4:	9224b03a 	or	r18,r18,r8
    70c8:	880ad33a 	srli	r5,r17,12
    70cc:	98c0004c 	andi	r3,r19,1
    70d0:	003edf06 	br	6c50 <__alt_data_end+0xf0006c50>
    70d4:	8080022c 	andhi	r2,r16,8
    70d8:	10001226 	beq	r2,zero,7124 <__divdf3+0x650>
    70dc:	8880022c 	andhi	r2,r17,8
    70e0:	1000101e 	bne	r2,zero,7124 <__divdf3+0x650>
    70e4:	00800434 	movhi	r2,16
    70e8:	89400234 	orhi	r5,r17,8
    70ec:	10bfffc4 	addi	r2,r2,-1
    70f0:	b007883a 	mov	r3,r22
    70f4:	288a703a 	and	r5,r5,r2
    70f8:	4025883a 	mov	r18,r8
    70fc:	003f3106 	br	6dc4 <__alt_data_end+0xf0006dc4>
    7100:	008000c4 	movi	r2,3
    7104:	3880a626 	beq	r7,r2,73a0 <__divdf3+0x8cc>
    7108:	00800044 	movi	r2,1
    710c:	3880521e 	bne	r7,r2,7258 <__divdf3+0x784>
    7110:	b807883a 	mov	r3,r23
    7114:	0005883a 	mov	r2,zero
    7118:	000b883a 	mov	r5,zero
    711c:	0025883a 	mov	r18,zero
    7120:	003ecb06 	br	6c50 <__alt_data_end+0xf0006c50>
    7124:	00800434 	movhi	r2,16
    7128:	81400234 	orhi	r5,r16,8
    712c:	10bfffc4 	addi	r2,r2,-1
    7130:	a007883a 	mov	r3,r20
    7134:	288a703a 	and	r5,r5,r2
    7138:	003f2206 	br	6dc4 <__alt_data_end+0xf0006dc4>
    713c:	183fca26 	beq	r3,zero,7068 <__alt_data_end+0xf0007068>
    7140:	e5ef883a 	add	r23,fp,r23
    7144:	40bfffc4 	addi	r2,r8,-1
    7148:	bf00392e 	bgeu	r23,fp,7230 <__divdf3+0x75c>
    714c:	1011883a 	mov	r8,r2
    7150:	ba7fc41e 	bne	r23,r9,7064 <__alt_data_end+0xf0007064>
    7154:	b0ffc31e 	bne	r22,r3,7064 <__alt_data_end+0xf0007064>
    7158:	003fc306 	br	7068 <__alt_data_end+0xf0007068>
    715c:	143ff604 	addi	r16,r2,-40
    7160:	9c20983a 	sll	r16,r19,r16
    7164:	0025883a 	mov	r18,zero
    7168:	003ee206 	br	6cf4 <__alt_data_end+0xf0006cf4>
    716c:	d9800315 	stw	r6,12(sp)
    7170:	d9c00215 	stw	r7,8(sp)
    7174:	00086fc0 	call	86fc <__clzsi2>
    7178:	10800804 	addi	r2,r2,32
    717c:	d9c00217 	ldw	r7,8(sp)
    7180:	d9800317 	ldw	r6,12(sp)
    7184:	003ed106 	br	6ccc <__alt_data_end+0xf0006ccc>
    7188:	147ff604 	addi	r17,r2,-40
    718c:	3462983a 	sll	r17,r6,r17
    7190:	0011883a 	mov	r8,zero
    7194:	003ef506 	br	6d6c <__alt_data_end+0xf0006d6c>
    7198:	3009883a 	mov	r4,r6
    719c:	d9800315 	stw	r6,12(sp)
    71a0:	da400115 	stw	r9,4(sp)
    71a4:	00086fc0 	call	86fc <__clzsi2>
    71a8:	10800804 	addi	r2,r2,32
    71ac:	da400117 	ldw	r9,4(sp)
    71b0:	d9800317 	ldw	r6,12(sp)
    71b4:	003ee306 	br	6d44 <__alt_data_end+0xf0006d44>
    71b8:	85a1883a 	add	r16,r16,r22
    71bc:	8585803a 	cmpltu	r2,r16,r22
    71c0:	1705883a 	add	r2,r2,fp
    71c4:	14a5883a 	add	r18,r2,r18
    71c8:	88bfffc4 	addi	r2,r17,-1
    71cc:	e4800c2e 	bgeu	fp,r18,7200 <__divdf3+0x72c>
    71d0:	90c03e36 	bltu	r18,r3,72cc <__divdf3+0x7f8>
    71d4:	1c806926 	beq	r3,r18,737c <__divdf3+0x8a8>
    71d8:	90c7c83a 	sub	r3,r18,r3
    71dc:	1023883a 	mov	r17,r2
    71e0:	003f5206 	br	6f2c <__alt_data_end+0xf0006f2c>
    71e4:	923f0436 	bltu	r18,r8,6df8 <__alt_data_end+0xf0006df8>
    71e8:	800897fa 	slli	r4,r16,31
    71ec:	9004d07a 	srli	r2,r18,1
    71f0:	8006d07a 	srli	r3,r16,1
    71f4:	902097fa 	slli	r16,r18,31
    71f8:	20a4b03a 	or	r18,r4,r2
    71fc:	003f0106 	br	6e04 <__alt_data_end+0xf0006e04>
    7200:	e4bff51e 	bne	fp,r18,71d8 <__alt_data_end+0xf00071d8>
    7204:	85bff22e 	bgeu	r16,r22,71d0 <__alt_data_end+0xf00071d0>
    7208:	e0c7c83a 	sub	r3,fp,r3
    720c:	1023883a 	mov	r17,r2
    7210:	003f4606 	br	6f2c <__alt_data_end+0xf0006f2c>
    7214:	100f883a 	mov	r7,r2
    7218:	003f2b06 	br	6ec8 <__alt_data_end+0xf0006ec8>
    721c:	180d883a 	mov	r6,r3
    7220:	003f1306 	br	6e70 <__alt_data_end+0xf0006e70>
    7224:	813fe436 	bltu	r16,r4,71b8 <__alt_data_end+0xf00071b8>
    7228:	0007883a 	mov	r3,zero
    722c:	003f3f06 	br	6f2c <__alt_data_end+0xf0006f2c>
    7230:	ba402c36 	bltu	r23,r9,72e4 <__divdf3+0x810>
    7234:	4dc05426 	beq	r9,r23,7388 <__divdf3+0x8b4>
    7238:	1011883a 	mov	r8,r2
    723c:	003f8906 	br	7064 <__alt_data_end+0xf0007064>
    7240:	023fffc4 	movi	r8,-1
    7244:	003f8806 	br	7068 <__alt_data_end+0xf0007068>
    7248:	1811883a 	mov	r8,r3
    724c:	003f5406 	br	6fa0 <__alt_data_end+0xf0006fa0>
    7250:	1025883a 	mov	r18,r2
    7254:	003f6d06 	br	700c <__alt_data_end+0xf000700c>
    7258:	b827883a 	mov	r19,r23
    725c:	003f8206 	br	7068 <__alt_data_end+0xf0007068>
    7260:	010007c4 	movi	r4,31
    7264:	20c02616 	blt	r4,r3,7300 <__divdf3+0x82c>
    7268:	00800804 	movi	r2,32
    726c:	10c5c83a 	sub	r2,r2,r3
    7270:	888a983a 	sll	r5,r17,r2
    7274:	40c8d83a 	srl	r4,r8,r3
    7278:	4084983a 	sll	r2,r8,r2
    727c:	88e2d83a 	srl	r17,r17,r3
    7280:	2906b03a 	or	r3,r5,r4
    7284:	1004c03a 	cmpne	r2,r2,zero
    7288:	1886b03a 	or	r3,r3,r2
    728c:	188001cc 	andi	r2,r3,7
    7290:	10000726 	beq	r2,zero,72b0 <__divdf3+0x7dc>
    7294:	188003cc 	andi	r2,r3,15
    7298:	01000104 	movi	r4,4
    729c:	11000426 	beq	r2,r4,72b0 <__divdf3+0x7dc>
    72a0:	1805883a 	mov	r2,r3
    72a4:	10c00104 	addi	r3,r2,4
    72a8:	1885803a 	cmpltu	r2,r3,r2
    72ac:	88a3883a 	add	r17,r17,r2
    72b0:	8880202c 	andhi	r2,r17,128
    72b4:	10002726 	beq	r2,zero,7354 <__divdf3+0x880>
    72b8:	98c0004c 	andi	r3,r19,1
    72bc:	00800044 	movi	r2,1
    72c0:	000b883a 	mov	r5,zero
    72c4:	0025883a 	mov	r18,zero
    72c8:	003e6106 	br	6c50 <__alt_data_end+0xf0006c50>
    72cc:	85a1883a 	add	r16,r16,r22
    72d0:	8585803a 	cmpltu	r2,r16,r22
    72d4:	1705883a 	add	r2,r2,fp
    72d8:	14a5883a 	add	r18,r2,r18
    72dc:	8c7fff84 	addi	r17,r17,-2
    72e0:	003f1106 	br	6f28 <__alt_data_end+0xf0006f28>
    72e4:	b589883a 	add	r4,r22,r22
    72e8:	25ad803a 	cmpltu	r22,r4,r22
    72ec:	b739883a 	add	fp,r22,fp
    72f0:	40bfff84 	addi	r2,r8,-2
    72f4:	bf2f883a 	add	r23,r23,fp
    72f8:	202d883a 	mov	r22,r4
    72fc:	003f9306 	br	714c <__alt_data_end+0xf000714c>
    7300:	013ff844 	movi	r4,-31
    7304:	2085c83a 	sub	r2,r4,r2
    7308:	8888d83a 	srl	r4,r17,r2
    730c:	00800804 	movi	r2,32
    7310:	18802126 	beq	r3,r2,7398 <__divdf3+0x8c4>
    7314:	00801004 	movi	r2,64
    7318:	10c5c83a 	sub	r2,r2,r3
    731c:	8884983a 	sll	r2,r17,r2
    7320:	1204b03a 	or	r2,r2,r8
    7324:	1004c03a 	cmpne	r2,r2,zero
    7328:	2084b03a 	or	r2,r4,r2
    732c:	144001cc 	andi	r17,r2,7
    7330:	88000d1e 	bne	r17,zero,7368 <__divdf3+0x894>
    7334:	000b883a 	mov	r5,zero
    7338:	1024d0fa 	srli	r18,r2,3
    733c:	98c0004c 	andi	r3,r19,1
    7340:	0005883a 	mov	r2,zero
    7344:	9464b03a 	or	r18,r18,r17
    7348:	003e4106 	br	6c50 <__alt_data_end+0xf0006c50>
    734c:	1007883a 	mov	r3,r2
    7350:	0023883a 	mov	r17,zero
    7354:	880a927a 	slli	r5,r17,9
    7358:	1805883a 	mov	r2,r3
    735c:	8822977a 	slli	r17,r17,29
    7360:	280ad33a 	srli	r5,r5,12
    7364:	003ff406 	br	7338 <__alt_data_end+0xf0007338>
    7368:	10c003cc 	andi	r3,r2,15
    736c:	01000104 	movi	r4,4
    7370:	193ff626 	beq	r3,r4,734c <__alt_data_end+0xf000734c>
    7374:	0023883a 	mov	r17,zero
    7378:	003fca06 	br	72a4 <__alt_data_end+0xf00072a4>
    737c:	813fd336 	bltu	r16,r4,72cc <__alt_data_end+0xf00072cc>
    7380:	1023883a 	mov	r17,r2
    7384:	003fa806 	br	7228 <__alt_data_end+0xf0007228>
    7388:	b0ffd636 	bltu	r22,r3,72e4 <__alt_data_end+0xf00072e4>
    738c:	1011883a 	mov	r8,r2
    7390:	b0ff341e 	bne	r22,r3,7064 <__alt_data_end+0xf0007064>
    7394:	003f3406 	br	7068 <__alt_data_end+0xf0007068>
    7398:	0005883a 	mov	r2,zero
    739c:	003fe006 	br	7320 <__alt_data_end+0xf0007320>
    73a0:	00800434 	movhi	r2,16
    73a4:	89400234 	orhi	r5,r17,8
    73a8:	10bfffc4 	addi	r2,r2,-1
    73ac:	b807883a 	mov	r3,r23
    73b0:	288a703a 	and	r5,r5,r2
    73b4:	4025883a 	mov	r18,r8
    73b8:	003e8206 	br	6dc4 <__alt_data_end+0xf0006dc4>

000073bc <__gedf2>:
    73bc:	2804d53a 	srli	r2,r5,20
    73c0:	3806d53a 	srli	r3,r7,20
    73c4:	02000434 	movhi	r8,16
    73c8:	423fffc4 	addi	r8,r8,-1
    73cc:	1081ffcc 	andi	r2,r2,2047
    73d0:	0241ffc4 	movi	r9,2047
    73d4:	2a14703a 	and	r10,r5,r8
    73d8:	18c1ffcc 	andi	r3,r3,2047
    73dc:	3a10703a 	and	r8,r7,r8
    73e0:	280ad7fa 	srli	r5,r5,31
    73e4:	380ed7fa 	srli	r7,r7,31
    73e8:	12401d26 	beq	r2,r9,7460 <__gedf2+0xa4>
    73ec:	0241ffc4 	movi	r9,2047
    73f0:	1a401226 	beq	r3,r9,743c <__gedf2+0x80>
    73f4:	1000081e 	bne	r2,zero,7418 <__gedf2+0x5c>
    73f8:	2296b03a 	or	r11,r4,r10
    73fc:	5813003a 	cmpeq	r9,r11,zero
    7400:	1800091e 	bne	r3,zero,7428 <__gedf2+0x6c>
    7404:	3218b03a 	or	r12,r6,r8
    7408:	6000071e 	bne	r12,zero,7428 <__gedf2+0x6c>
    740c:	0005883a 	mov	r2,zero
    7410:	5800101e 	bne	r11,zero,7454 <__gedf2+0x98>
    7414:	f800283a 	ret
    7418:	18000c1e 	bne	r3,zero,744c <__gedf2+0x90>
    741c:	3212b03a 	or	r9,r6,r8
    7420:	48000c26 	beq	r9,zero,7454 <__gedf2+0x98>
    7424:	0013883a 	mov	r9,zero
    7428:	39c03fcc 	andi	r7,r7,255
    742c:	48000826 	beq	r9,zero,7450 <__gedf2+0x94>
    7430:	38000926 	beq	r7,zero,7458 <__gedf2+0x9c>
    7434:	00800044 	movi	r2,1
    7438:	f800283a 	ret
    743c:	3212b03a 	or	r9,r6,r8
    7440:	483fec26 	beq	r9,zero,73f4 <__alt_data_end+0xf00073f4>
    7444:	00bfff84 	movi	r2,-2
    7448:	f800283a 	ret
    744c:	39c03fcc 	andi	r7,r7,255
    7450:	29c00626 	beq	r5,r7,746c <__gedf2+0xb0>
    7454:	283ff726 	beq	r5,zero,7434 <__alt_data_end+0xf0007434>
    7458:	00bfffc4 	movi	r2,-1
    745c:	f800283a 	ret
    7460:	2292b03a 	or	r9,r4,r10
    7464:	483fe126 	beq	r9,zero,73ec <__alt_data_end+0xf00073ec>
    7468:	003ff606 	br	7444 <__alt_data_end+0xf0007444>
    746c:	18bff916 	blt	r3,r2,7454 <__alt_data_end+0xf0007454>
    7470:	10c00316 	blt	r2,r3,7480 <__gedf2+0xc4>
    7474:	42bff736 	bltu	r8,r10,7454 <__alt_data_end+0xf0007454>
    7478:	52000326 	beq	r10,r8,7488 <__gedf2+0xcc>
    747c:	5200042e 	bgeu	r10,r8,7490 <__gedf2+0xd4>
    7480:	283fec1e 	bne	r5,zero,7434 <__alt_data_end+0xf0007434>
    7484:	003ff406 	br	7458 <__alt_data_end+0xf0007458>
    7488:	313ff236 	bltu	r6,r4,7454 <__alt_data_end+0xf0007454>
    748c:	21bffc36 	bltu	r4,r6,7480 <__alt_data_end+0xf0007480>
    7490:	0005883a 	mov	r2,zero
    7494:	f800283a 	ret

00007498 <__ledf2>:
    7498:	2804d53a 	srli	r2,r5,20
    749c:	3810d53a 	srli	r8,r7,20
    74a0:	00c00434 	movhi	r3,16
    74a4:	18ffffc4 	addi	r3,r3,-1
    74a8:	1081ffcc 	andi	r2,r2,2047
    74ac:	0241ffc4 	movi	r9,2047
    74b0:	28d4703a 	and	r10,r5,r3
    74b4:	4201ffcc 	andi	r8,r8,2047
    74b8:	38c6703a 	and	r3,r7,r3
    74bc:	280ad7fa 	srli	r5,r5,31
    74c0:	380ed7fa 	srli	r7,r7,31
    74c4:	12401f26 	beq	r2,r9,7544 <__ledf2+0xac>
    74c8:	0241ffc4 	movi	r9,2047
    74cc:	42401426 	beq	r8,r9,7520 <__ledf2+0x88>
    74d0:	1000091e 	bne	r2,zero,74f8 <__ledf2+0x60>
    74d4:	2296b03a 	or	r11,r4,r10
    74d8:	5813003a 	cmpeq	r9,r11,zero
    74dc:	29403fcc 	andi	r5,r5,255
    74e0:	40000a1e 	bne	r8,zero,750c <__ledf2+0x74>
    74e4:	30d8b03a 	or	r12,r6,r3
    74e8:	6000081e 	bne	r12,zero,750c <__ledf2+0x74>
    74ec:	0005883a 	mov	r2,zero
    74f0:	5800111e 	bne	r11,zero,7538 <__ledf2+0xa0>
    74f4:	f800283a 	ret
    74f8:	29403fcc 	andi	r5,r5,255
    74fc:	40000c1e 	bne	r8,zero,7530 <__ledf2+0x98>
    7500:	30d2b03a 	or	r9,r6,r3
    7504:	48000c26 	beq	r9,zero,7538 <__ledf2+0xa0>
    7508:	0013883a 	mov	r9,zero
    750c:	39c03fcc 	andi	r7,r7,255
    7510:	48000826 	beq	r9,zero,7534 <__ledf2+0x9c>
    7514:	38001126 	beq	r7,zero,755c <__ledf2+0xc4>
    7518:	00800044 	movi	r2,1
    751c:	f800283a 	ret
    7520:	30d2b03a 	or	r9,r6,r3
    7524:	483fea26 	beq	r9,zero,74d0 <__alt_data_end+0xf00074d0>
    7528:	00800084 	movi	r2,2
    752c:	f800283a 	ret
    7530:	39c03fcc 	andi	r7,r7,255
    7534:	39400726 	beq	r7,r5,7554 <__ledf2+0xbc>
    7538:	2800081e 	bne	r5,zero,755c <__ledf2+0xc4>
    753c:	00800044 	movi	r2,1
    7540:	f800283a 	ret
    7544:	2292b03a 	or	r9,r4,r10
    7548:	483fdf26 	beq	r9,zero,74c8 <__alt_data_end+0xf00074c8>
    754c:	00800084 	movi	r2,2
    7550:	f800283a 	ret
    7554:	4080030e 	bge	r8,r2,7564 <__ledf2+0xcc>
    7558:	383fef26 	beq	r7,zero,7518 <__alt_data_end+0xf0007518>
    755c:	00bfffc4 	movi	r2,-1
    7560:	f800283a 	ret
    7564:	123feb16 	blt	r2,r8,7514 <__alt_data_end+0xf0007514>
    7568:	1abff336 	bltu	r3,r10,7538 <__alt_data_end+0xf0007538>
    756c:	50c00326 	beq	r10,r3,757c <__ledf2+0xe4>
    7570:	50c0042e 	bgeu	r10,r3,7584 <__ledf2+0xec>
    7574:	283fe81e 	bne	r5,zero,7518 <__alt_data_end+0xf0007518>
    7578:	003ff806 	br	755c <__alt_data_end+0xf000755c>
    757c:	313fee36 	bltu	r6,r4,7538 <__alt_data_end+0xf0007538>
    7580:	21bffc36 	bltu	r4,r6,7574 <__alt_data_end+0xf0007574>
    7584:	0005883a 	mov	r2,zero
    7588:	f800283a 	ret

0000758c <__muldf3>:
    758c:	defff304 	addi	sp,sp,-52
    7590:	2804d53a 	srli	r2,r5,20
    7594:	dd800915 	stw	r22,36(sp)
    7598:	282cd7fa 	srli	r22,r5,31
    759c:	dc000315 	stw	r16,12(sp)
    75a0:	04000434 	movhi	r16,16
    75a4:	dd400815 	stw	r21,32(sp)
    75a8:	dc800515 	stw	r18,20(sp)
    75ac:	843fffc4 	addi	r16,r16,-1
    75b0:	dfc00c15 	stw	ra,48(sp)
    75b4:	df000b15 	stw	fp,44(sp)
    75b8:	ddc00a15 	stw	r23,40(sp)
    75bc:	dd000715 	stw	r20,28(sp)
    75c0:	dcc00615 	stw	r19,24(sp)
    75c4:	dc400415 	stw	r17,16(sp)
    75c8:	1481ffcc 	andi	r18,r2,2047
    75cc:	2c20703a 	and	r16,r5,r16
    75d0:	b02b883a 	mov	r21,r22
    75d4:	b2403fcc 	andi	r9,r22,255
    75d8:	90006026 	beq	r18,zero,775c <__muldf3+0x1d0>
    75dc:	0081ffc4 	movi	r2,2047
    75e0:	2029883a 	mov	r20,r4
    75e4:	90803626 	beq	r18,r2,76c0 <__muldf3+0x134>
    75e8:	80800434 	orhi	r2,r16,16
    75ec:	100490fa 	slli	r2,r2,3
    75f0:	2020d77a 	srli	r16,r4,29
    75f4:	202890fa 	slli	r20,r4,3
    75f8:	94bf0044 	addi	r18,r18,-1023
    75fc:	80a0b03a 	or	r16,r16,r2
    7600:	0027883a 	mov	r19,zero
    7604:	0039883a 	mov	fp,zero
    7608:	3804d53a 	srli	r2,r7,20
    760c:	382ed7fa 	srli	r23,r7,31
    7610:	04400434 	movhi	r17,16
    7614:	8c7fffc4 	addi	r17,r17,-1
    7618:	1081ffcc 	andi	r2,r2,2047
    761c:	3011883a 	mov	r8,r6
    7620:	3c62703a 	and	r17,r7,r17
    7624:	ba803fcc 	andi	r10,r23,255
    7628:	10006d26 	beq	r2,zero,77e0 <__muldf3+0x254>
    762c:	00c1ffc4 	movi	r3,2047
    7630:	10c06526 	beq	r2,r3,77c8 <__muldf3+0x23c>
    7634:	88c00434 	orhi	r3,r17,16
    7638:	180690fa 	slli	r3,r3,3
    763c:	3022d77a 	srli	r17,r6,29
    7640:	301090fa 	slli	r8,r6,3
    7644:	10bf0044 	addi	r2,r2,-1023
    7648:	88e2b03a 	or	r17,r17,r3
    764c:	000b883a 	mov	r5,zero
    7650:	9085883a 	add	r2,r18,r2
    7654:	2cc8b03a 	or	r4,r5,r19
    7658:	00c003c4 	movi	r3,15
    765c:	bdacf03a 	xor	r22,r23,r22
    7660:	12c00044 	addi	r11,r2,1
    7664:	19009936 	bltu	r3,r4,78cc <__muldf3+0x340>
    7668:	200890ba 	slli	r4,r4,2
    766c:	00c00034 	movhi	r3,0
    7670:	18dda004 	addi	r3,r3,30336
    7674:	20c9883a 	add	r4,r4,r3
    7678:	20c00017 	ldw	r3,0(r4)
    767c:	1800683a 	jmp	r3
    7680:	000078cc 	andi	zero,zero,483
    7684:	000076e0 	cmpeqi	zero,zero,475
    7688:	000076e0 	cmpeqi	zero,zero,475
    768c:	000076dc 	xori	zero,zero,475
    7690:	000078a8 	cmpgeui	zero,zero,482
    7694:	000078a8 	cmpgeui	zero,zero,482
    7698:	00007890 	cmplti	zero,zero,482
    769c:	000076dc 	xori	zero,zero,475
    76a0:	000078a8 	cmpgeui	zero,zero,482
    76a4:	00007890 	cmplti	zero,zero,482
    76a8:	000078a8 	cmpgeui	zero,zero,482
    76ac:	000076dc 	xori	zero,zero,475
    76b0:	000078b8 	rdprs	zero,zero,482
    76b4:	000078b8 	rdprs	zero,zero,482
    76b8:	000078b8 	rdprs	zero,zero,482
    76bc:	00007ad4 	movui	zero,491
    76c0:	2404b03a 	or	r2,r4,r16
    76c4:	10006f1e 	bne	r2,zero,7884 <__muldf3+0x2f8>
    76c8:	04c00204 	movi	r19,8
    76cc:	0021883a 	mov	r16,zero
    76d0:	0029883a 	mov	r20,zero
    76d4:	07000084 	movi	fp,2
    76d8:	003fcb06 	br	7608 <__alt_data_end+0xf0007608>
    76dc:	502d883a 	mov	r22,r10
    76e0:	00800084 	movi	r2,2
    76e4:	28805726 	beq	r5,r2,7844 <__muldf3+0x2b8>
    76e8:	008000c4 	movi	r2,3
    76ec:	28816626 	beq	r5,r2,7c88 <__muldf3+0x6fc>
    76f0:	00800044 	movi	r2,1
    76f4:	2881411e 	bne	r5,r2,7bfc <__muldf3+0x670>
    76f8:	b02b883a 	mov	r21,r22
    76fc:	0005883a 	mov	r2,zero
    7700:	000b883a 	mov	r5,zero
    7704:	0029883a 	mov	r20,zero
    7708:	1004953a 	slli	r2,r2,20
    770c:	a8c03fcc 	andi	r3,r21,255
    7710:	04400434 	movhi	r17,16
    7714:	8c7fffc4 	addi	r17,r17,-1
    7718:	180697fa 	slli	r3,r3,31
    771c:	2c4a703a 	and	r5,r5,r17
    7720:	288ab03a 	or	r5,r5,r2
    7724:	28c6b03a 	or	r3,r5,r3
    7728:	a005883a 	mov	r2,r20
    772c:	dfc00c17 	ldw	ra,48(sp)
    7730:	df000b17 	ldw	fp,44(sp)
    7734:	ddc00a17 	ldw	r23,40(sp)
    7738:	dd800917 	ldw	r22,36(sp)
    773c:	dd400817 	ldw	r21,32(sp)
    7740:	dd000717 	ldw	r20,28(sp)
    7744:	dcc00617 	ldw	r19,24(sp)
    7748:	dc800517 	ldw	r18,20(sp)
    774c:	dc400417 	ldw	r17,16(sp)
    7750:	dc000317 	ldw	r16,12(sp)
    7754:	dec00d04 	addi	sp,sp,52
    7758:	f800283a 	ret
    775c:	2404b03a 	or	r2,r4,r16
    7760:	2027883a 	mov	r19,r4
    7764:	10004226 	beq	r2,zero,7870 <__muldf3+0x2e4>
    7768:	8000fc26 	beq	r16,zero,7b5c <__muldf3+0x5d0>
    776c:	8009883a 	mov	r4,r16
    7770:	d9800215 	stw	r6,8(sp)
    7774:	d9c00015 	stw	r7,0(sp)
    7778:	da400115 	stw	r9,4(sp)
    777c:	00086fc0 	call	86fc <__clzsi2>
    7780:	d9800217 	ldw	r6,8(sp)
    7784:	d9c00017 	ldw	r7,0(sp)
    7788:	da400117 	ldw	r9,4(sp)
    778c:	113ffd44 	addi	r4,r2,-11
    7790:	00c00704 	movi	r3,28
    7794:	1900ed16 	blt	r3,r4,7b4c <__muldf3+0x5c0>
    7798:	00c00744 	movi	r3,29
    779c:	147ffe04 	addi	r17,r2,-8
    77a0:	1907c83a 	sub	r3,r3,r4
    77a4:	8460983a 	sll	r16,r16,r17
    77a8:	98c6d83a 	srl	r3,r19,r3
    77ac:	9c68983a 	sll	r20,r19,r17
    77b0:	1c20b03a 	or	r16,r3,r16
    77b4:	1080fcc4 	addi	r2,r2,1011
    77b8:	00a5c83a 	sub	r18,zero,r2
    77bc:	0027883a 	mov	r19,zero
    77c0:	0039883a 	mov	fp,zero
    77c4:	003f9006 	br	7608 <__alt_data_end+0xf0007608>
    77c8:	3446b03a 	or	r3,r6,r17
    77cc:	1800261e 	bne	r3,zero,7868 <__muldf3+0x2dc>
    77d0:	0023883a 	mov	r17,zero
    77d4:	0011883a 	mov	r8,zero
    77d8:	01400084 	movi	r5,2
    77dc:	003f9c06 	br	7650 <__alt_data_end+0xf0007650>
    77e0:	3446b03a 	or	r3,r6,r17
    77e4:	18001c26 	beq	r3,zero,7858 <__muldf3+0x2cc>
    77e8:	8800ce26 	beq	r17,zero,7b24 <__muldf3+0x598>
    77ec:	8809883a 	mov	r4,r17
    77f0:	d9800215 	stw	r6,8(sp)
    77f4:	da400115 	stw	r9,4(sp)
    77f8:	da800015 	stw	r10,0(sp)
    77fc:	00086fc0 	call	86fc <__clzsi2>
    7800:	d9800217 	ldw	r6,8(sp)
    7804:	da400117 	ldw	r9,4(sp)
    7808:	da800017 	ldw	r10,0(sp)
    780c:	113ffd44 	addi	r4,r2,-11
    7810:	00c00704 	movi	r3,28
    7814:	1900bf16 	blt	r3,r4,7b14 <__muldf3+0x588>
    7818:	00c00744 	movi	r3,29
    781c:	123ffe04 	addi	r8,r2,-8
    7820:	1907c83a 	sub	r3,r3,r4
    7824:	8a22983a 	sll	r17,r17,r8
    7828:	30c6d83a 	srl	r3,r6,r3
    782c:	3210983a 	sll	r8,r6,r8
    7830:	1c62b03a 	or	r17,r3,r17
    7834:	1080fcc4 	addi	r2,r2,1011
    7838:	0085c83a 	sub	r2,zero,r2
    783c:	000b883a 	mov	r5,zero
    7840:	003f8306 	br	7650 <__alt_data_end+0xf0007650>
    7844:	b02b883a 	mov	r21,r22
    7848:	0081ffc4 	movi	r2,2047
    784c:	000b883a 	mov	r5,zero
    7850:	0029883a 	mov	r20,zero
    7854:	003fac06 	br	7708 <__alt_data_end+0xf0007708>
    7858:	0023883a 	mov	r17,zero
    785c:	0011883a 	mov	r8,zero
    7860:	01400044 	movi	r5,1
    7864:	003f7a06 	br	7650 <__alt_data_end+0xf0007650>
    7868:	014000c4 	movi	r5,3
    786c:	003f7806 	br	7650 <__alt_data_end+0xf0007650>
    7870:	04c00104 	movi	r19,4
    7874:	0021883a 	mov	r16,zero
    7878:	0029883a 	mov	r20,zero
    787c:	07000044 	movi	fp,1
    7880:	003f6106 	br	7608 <__alt_data_end+0xf0007608>
    7884:	04c00304 	movi	r19,12
    7888:	070000c4 	movi	fp,3
    788c:	003f5e06 	br	7608 <__alt_data_end+0xf0007608>
    7890:	01400434 	movhi	r5,16
    7894:	002b883a 	mov	r21,zero
    7898:	297fffc4 	addi	r5,r5,-1
    789c:	053fffc4 	movi	r20,-1
    78a0:	0081ffc4 	movi	r2,2047
    78a4:	003f9806 	br	7708 <__alt_data_end+0xf0007708>
    78a8:	8023883a 	mov	r17,r16
    78ac:	a011883a 	mov	r8,r20
    78b0:	e00b883a 	mov	r5,fp
    78b4:	003f8a06 	br	76e0 <__alt_data_end+0xf00076e0>
    78b8:	8023883a 	mov	r17,r16
    78bc:	a011883a 	mov	r8,r20
    78c0:	482d883a 	mov	r22,r9
    78c4:	e00b883a 	mov	r5,fp
    78c8:	003f8506 	br	76e0 <__alt_data_end+0xf00076e0>
    78cc:	a00ad43a 	srli	r5,r20,16
    78d0:	401ad43a 	srli	r13,r8,16
    78d4:	a53fffcc 	andi	r20,r20,65535
    78d8:	423fffcc 	andi	r8,r8,65535
    78dc:	4519383a 	mul	r12,r8,r20
    78e0:	4147383a 	mul	r3,r8,r5
    78e4:	6d09383a 	mul	r4,r13,r20
    78e8:	600cd43a 	srli	r6,r12,16
    78ec:	2b5d383a 	mul	r14,r5,r13
    78f0:	20c9883a 	add	r4,r4,r3
    78f4:	310d883a 	add	r6,r6,r4
    78f8:	30c0022e 	bgeu	r6,r3,7904 <__muldf3+0x378>
    78fc:	00c00074 	movhi	r3,1
    7900:	70dd883a 	add	r14,r14,r3
    7904:	8826d43a 	srli	r19,r17,16
    7908:	8bffffcc 	andi	r15,r17,65535
    790c:	7d23383a 	mul	r17,r15,r20
    7910:	7949383a 	mul	r4,r15,r5
    7914:	9d29383a 	mul	r20,r19,r20
    7918:	8814d43a 	srli	r10,r17,16
    791c:	3012943a 	slli	r9,r6,16
    7920:	a129883a 	add	r20,r20,r4
    7924:	633fffcc 	andi	r12,r12,65535
    7928:	5515883a 	add	r10,r10,r20
    792c:	3006d43a 	srli	r3,r6,16
    7930:	4b13883a 	add	r9,r9,r12
    7934:	2ccb383a 	mul	r5,r5,r19
    7938:	5100022e 	bgeu	r10,r4,7944 <__muldf3+0x3b8>
    793c:	01000074 	movhi	r4,1
    7940:	290b883a 	add	r5,r5,r4
    7944:	802ad43a 	srli	r21,r16,16
    7948:	843fffcc 	andi	r16,r16,65535
    794c:	440d383a 	mul	r6,r8,r16
    7950:	4565383a 	mul	r18,r8,r21
    7954:	8349383a 	mul	r4,r16,r13
    7958:	500e943a 	slli	r7,r10,16
    795c:	3010d43a 	srli	r8,r6,16
    7960:	5028d43a 	srli	r20,r10,16
    7964:	2489883a 	add	r4,r4,r18
    7968:	8abfffcc 	andi	r10,r17,65535
    796c:	3a95883a 	add	r10,r7,r10
    7970:	4119883a 	add	r12,r8,r4
    7974:	a169883a 	add	r20,r20,r5
    7978:	1a87883a 	add	r3,r3,r10
    797c:	6d5b383a 	mul	r13,r13,r21
    7980:	6480022e 	bgeu	r12,r18,798c <__muldf3+0x400>
    7984:	01000074 	movhi	r4,1
    7988:	691b883a 	add	r13,r13,r4
    798c:	7c25383a 	mul	r18,r15,r16
    7990:	7d4b383a 	mul	r5,r15,r21
    7994:	84cf383a 	mul	r7,r16,r19
    7998:	901ed43a 	srli	r15,r18,16
    799c:	6008d43a 	srli	r4,r12,16
    79a0:	6010943a 	slli	r8,r12,16
    79a4:	394f883a 	add	r7,r7,r5
    79a8:	333fffcc 	andi	r12,r6,65535
    79ac:	79df883a 	add	r15,r15,r7
    79b0:	235b883a 	add	r13,r4,r13
    79b4:	9d63383a 	mul	r17,r19,r21
    79b8:	4309883a 	add	r4,r8,r12
    79bc:	7940022e 	bgeu	r15,r5,79c8 <__muldf3+0x43c>
    79c0:	01400074 	movhi	r5,1
    79c4:	8963883a 	add	r17,r17,r5
    79c8:	780a943a 	slli	r5,r15,16
    79cc:	91bfffcc 	andi	r6,r18,65535
    79d0:	70c7883a 	add	r3,r14,r3
    79d4:	298d883a 	add	r6,r5,r6
    79d8:	1a8f803a 	cmpltu	r7,r3,r10
    79dc:	350b883a 	add	r5,r6,r20
    79e0:	20c7883a 	add	r3,r4,r3
    79e4:	3955883a 	add	r10,r7,r5
    79e8:	1909803a 	cmpltu	r4,r3,r4
    79ec:	6a91883a 	add	r8,r13,r10
    79f0:	780cd43a 	srli	r6,r15,16
    79f4:	2219883a 	add	r12,r4,r8
    79f8:	2d0b803a 	cmpltu	r5,r5,r20
    79fc:	51cf803a 	cmpltu	r7,r10,r7
    7a00:	29ceb03a 	or	r7,r5,r7
    7a04:	4351803a 	cmpltu	r8,r8,r13
    7a08:	610b803a 	cmpltu	r5,r12,r4
    7a0c:	4148b03a 	or	r4,r8,r5
    7a10:	398f883a 	add	r7,r7,r6
    7a14:	3909883a 	add	r4,r7,r4
    7a18:	1810927a 	slli	r8,r3,9
    7a1c:	2449883a 	add	r4,r4,r17
    7a20:	2008927a 	slli	r4,r4,9
    7a24:	6022d5fa 	srli	r17,r12,23
    7a28:	1806d5fa 	srli	r3,r3,23
    7a2c:	4252b03a 	or	r9,r8,r9
    7a30:	600a927a 	slli	r5,r12,9
    7a34:	4810c03a 	cmpne	r8,r9,zero
    7a38:	2462b03a 	or	r17,r4,r17
    7a3c:	40c6b03a 	or	r3,r8,r3
    7a40:	8900402c 	andhi	r4,r17,256
    7a44:	1950b03a 	or	r8,r3,r5
    7a48:	20000726 	beq	r4,zero,7a68 <__muldf3+0x4dc>
    7a4c:	4006d07a 	srli	r3,r8,1
    7a50:	880497fa 	slli	r2,r17,31
    7a54:	4200004c 	andi	r8,r8,1
    7a58:	8822d07a 	srli	r17,r17,1
    7a5c:	1a10b03a 	or	r8,r3,r8
    7a60:	1210b03a 	or	r8,r2,r8
    7a64:	5805883a 	mov	r2,r11
    7a68:	1140ffc4 	addi	r5,r2,1023
    7a6c:	0140440e 	bge	zero,r5,7b80 <__muldf3+0x5f4>
    7a70:	40c001cc 	andi	r3,r8,7
    7a74:	18000726 	beq	r3,zero,7a94 <__muldf3+0x508>
    7a78:	40c003cc 	andi	r3,r8,15
    7a7c:	01000104 	movi	r4,4
    7a80:	19000426 	beq	r3,r4,7a94 <__muldf3+0x508>
    7a84:	4107883a 	add	r3,r8,r4
    7a88:	1a11803a 	cmpltu	r8,r3,r8
    7a8c:	8a23883a 	add	r17,r17,r8
    7a90:	1811883a 	mov	r8,r3
    7a94:	88c0402c 	andhi	r3,r17,256
    7a98:	18000426 	beq	r3,zero,7aac <__muldf3+0x520>
    7a9c:	11410004 	addi	r5,r2,1024
    7aa0:	00bfc034 	movhi	r2,65280
    7aa4:	10bfffc4 	addi	r2,r2,-1
    7aa8:	88a2703a 	and	r17,r17,r2
    7aac:	0081ff84 	movi	r2,2046
    7ab0:	117f6416 	blt	r2,r5,7844 <__alt_data_end+0xf0007844>
    7ab4:	8828977a 	slli	r20,r17,29
    7ab8:	4010d0fa 	srli	r8,r8,3
    7abc:	8822927a 	slli	r17,r17,9
    7ac0:	2881ffcc 	andi	r2,r5,2047
    7ac4:	a228b03a 	or	r20,r20,r8
    7ac8:	880ad33a 	srli	r5,r17,12
    7acc:	b02b883a 	mov	r21,r22
    7ad0:	003f0d06 	br	7708 <__alt_data_end+0xf0007708>
    7ad4:	8080022c 	andhi	r2,r16,8
    7ad8:	10000926 	beq	r2,zero,7b00 <__muldf3+0x574>
    7adc:	8880022c 	andhi	r2,r17,8
    7ae0:	1000071e 	bne	r2,zero,7b00 <__muldf3+0x574>
    7ae4:	00800434 	movhi	r2,16
    7ae8:	89400234 	orhi	r5,r17,8
    7aec:	10bfffc4 	addi	r2,r2,-1
    7af0:	b82b883a 	mov	r21,r23
    7af4:	288a703a 	and	r5,r5,r2
    7af8:	4029883a 	mov	r20,r8
    7afc:	003f6806 	br	78a0 <__alt_data_end+0xf00078a0>
    7b00:	00800434 	movhi	r2,16
    7b04:	81400234 	orhi	r5,r16,8
    7b08:	10bfffc4 	addi	r2,r2,-1
    7b0c:	288a703a 	and	r5,r5,r2
    7b10:	003f6306 	br	78a0 <__alt_data_end+0xf00078a0>
    7b14:	147ff604 	addi	r17,r2,-40
    7b18:	3462983a 	sll	r17,r6,r17
    7b1c:	0011883a 	mov	r8,zero
    7b20:	003f4406 	br	7834 <__alt_data_end+0xf0007834>
    7b24:	3009883a 	mov	r4,r6
    7b28:	d9800215 	stw	r6,8(sp)
    7b2c:	da400115 	stw	r9,4(sp)
    7b30:	da800015 	stw	r10,0(sp)
    7b34:	00086fc0 	call	86fc <__clzsi2>
    7b38:	10800804 	addi	r2,r2,32
    7b3c:	da800017 	ldw	r10,0(sp)
    7b40:	da400117 	ldw	r9,4(sp)
    7b44:	d9800217 	ldw	r6,8(sp)
    7b48:	003f3006 	br	780c <__alt_data_end+0xf000780c>
    7b4c:	143ff604 	addi	r16,r2,-40
    7b50:	9c20983a 	sll	r16,r19,r16
    7b54:	0029883a 	mov	r20,zero
    7b58:	003f1606 	br	77b4 <__alt_data_end+0xf00077b4>
    7b5c:	d9800215 	stw	r6,8(sp)
    7b60:	d9c00015 	stw	r7,0(sp)
    7b64:	da400115 	stw	r9,4(sp)
    7b68:	00086fc0 	call	86fc <__clzsi2>
    7b6c:	10800804 	addi	r2,r2,32
    7b70:	da400117 	ldw	r9,4(sp)
    7b74:	d9c00017 	ldw	r7,0(sp)
    7b78:	d9800217 	ldw	r6,8(sp)
    7b7c:	003f0306 	br	778c <__alt_data_end+0xf000778c>
    7b80:	00c00044 	movi	r3,1
    7b84:	1947c83a 	sub	r3,r3,r5
    7b88:	00800e04 	movi	r2,56
    7b8c:	10feda16 	blt	r2,r3,76f8 <__alt_data_end+0xf00076f8>
    7b90:	008007c4 	movi	r2,31
    7b94:	10c01b16 	blt	r2,r3,7c04 <__muldf3+0x678>
    7b98:	00800804 	movi	r2,32
    7b9c:	10c5c83a 	sub	r2,r2,r3
    7ba0:	888a983a 	sll	r5,r17,r2
    7ba4:	40c8d83a 	srl	r4,r8,r3
    7ba8:	4084983a 	sll	r2,r8,r2
    7bac:	88e2d83a 	srl	r17,r17,r3
    7bb0:	2906b03a 	or	r3,r5,r4
    7bb4:	1004c03a 	cmpne	r2,r2,zero
    7bb8:	1886b03a 	or	r3,r3,r2
    7bbc:	188001cc 	andi	r2,r3,7
    7bc0:	10000726 	beq	r2,zero,7be0 <__muldf3+0x654>
    7bc4:	188003cc 	andi	r2,r3,15
    7bc8:	01000104 	movi	r4,4
    7bcc:	11000426 	beq	r2,r4,7be0 <__muldf3+0x654>
    7bd0:	1805883a 	mov	r2,r3
    7bd4:	10c00104 	addi	r3,r2,4
    7bd8:	1885803a 	cmpltu	r2,r3,r2
    7bdc:	88a3883a 	add	r17,r17,r2
    7be0:	8880202c 	andhi	r2,r17,128
    7be4:	10001c26 	beq	r2,zero,7c58 <__muldf3+0x6cc>
    7be8:	b02b883a 	mov	r21,r22
    7bec:	00800044 	movi	r2,1
    7bf0:	000b883a 	mov	r5,zero
    7bf4:	0029883a 	mov	r20,zero
    7bf8:	003ec306 	br	7708 <__alt_data_end+0xf0007708>
    7bfc:	5805883a 	mov	r2,r11
    7c00:	003f9906 	br	7a68 <__alt_data_end+0xf0007a68>
    7c04:	00bff844 	movi	r2,-31
    7c08:	1145c83a 	sub	r2,r2,r5
    7c0c:	8888d83a 	srl	r4,r17,r2
    7c10:	00800804 	movi	r2,32
    7c14:	18801a26 	beq	r3,r2,7c80 <__muldf3+0x6f4>
    7c18:	00801004 	movi	r2,64
    7c1c:	10c5c83a 	sub	r2,r2,r3
    7c20:	8884983a 	sll	r2,r17,r2
    7c24:	1204b03a 	or	r2,r2,r8
    7c28:	1004c03a 	cmpne	r2,r2,zero
    7c2c:	2084b03a 	or	r2,r4,r2
    7c30:	144001cc 	andi	r17,r2,7
    7c34:	88000d1e 	bne	r17,zero,7c6c <__muldf3+0x6e0>
    7c38:	000b883a 	mov	r5,zero
    7c3c:	1028d0fa 	srli	r20,r2,3
    7c40:	b02b883a 	mov	r21,r22
    7c44:	0005883a 	mov	r2,zero
    7c48:	a468b03a 	or	r20,r20,r17
    7c4c:	003eae06 	br	7708 <__alt_data_end+0xf0007708>
    7c50:	1007883a 	mov	r3,r2
    7c54:	0023883a 	mov	r17,zero
    7c58:	880a927a 	slli	r5,r17,9
    7c5c:	1805883a 	mov	r2,r3
    7c60:	8822977a 	slli	r17,r17,29
    7c64:	280ad33a 	srli	r5,r5,12
    7c68:	003ff406 	br	7c3c <__alt_data_end+0xf0007c3c>
    7c6c:	10c003cc 	andi	r3,r2,15
    7c70:	01000104 	movi	r4,4
    7c74:	193ff626 	beq	r3,r4,7c50 <__alt_data_end+0xf0007c50>
    7c78:	0023883a 	mov	r17,zero
    7c7c:	003fd506 	br	7bd4 <__alt_data_end+0xf0007bd4>
    7c80:	0005883a 	mov	r2,zero
    7c84:	003fe706 	br	7c24 <__alt_data_end+0xf0007c24>
    7c88:	00800434 	movhi	r2,16
    7c8c:	89400234 	orhi	r5,r17,8
    7c90:	10bfffc4 	addi	r2,r2,-1
    7c94:	b02b883a 	mov	r21,r22
    7c98:	288a703a 	and	r5,r5,r2
    7c9c:	4029883a 	mov	r20,r8
    7ca0:	003eff06 	br	78a0 <__alt_data_end+0xf00078a0>

00007ca4 <__subdf3>:
    7ca4:	02000434 	movhi	r8,16
    7ca8:	423fffc4 	addi	r8,r8,-1
    7cac:	defffb04 	addi	sp,sp,-20
    7cb0:	2a14703a 	and	r10,r5,r8
    7cb4:	3812d53a 	srli	r9,r7,20
    7cb8:	3a10703a 	and	r8,r7,r8
    7cbc:	2006d77a 	srli	r3,r4,29
    7cc0:	3004d77a 	srli	r2,r6,29
    7cc4:	dc000015 	stw	r16,0(sp)
    7cc8:	501490fa 	slli	r10,r10,3
    7ccc:	2820d53a 	srli	r16,r5,20
    7cd0:	401090fa 	slli	r8,r8,3
    7cd4:	dc800215 	stw	r18,8(sp)
    7cd8:	dc400115 	stw	r17,4(sp)
    7cdc:	dfc00415 	stw	ra,16(sp)
    7ce0:	202290fa 	slli	r17,r4,3
    7ce4:	dcc00315 	stw	r19,12(sp)
    7ce8:	4a41ffcc 	andi	r9,r9,2047
    7cec:	0101ffc4 	movi	r4,2047
    7cf0:	2824d7fa 	srli	r18,r5,31
    7cf4:	8401ffcc 	andi	r16,r16,2047
    7cf8:	50c6b03a 	or	r3,r10,r3
    7cfc:	380ed7fa 	srli	r7,r7,31
    7d00:	408ab03a 	or	r5,r8,r2
    7d04:	300c90fa 	slli	r6,r6,3
    7d08:	49009626 	beq	r9,r4,7f64 <__subdf3+0x2c0>
    7d0c:	39c0005c 	xori	r7,r7,1
    7d10:	8245c83a 	sub	r2,r16,r9
    7d14:	3c807426 	beq	r7,r18,7ee8 <__subdf3+0x244>
    7d18:	0080af0e 	bge	zero,r2,7fd8 <__subdf3+0x334>
    7d1c:	48002a1e 	bne	r9,zero,7dc8 <__subdf3+0x124>
    7d20:	2988b03a 	or	r4,r5,r6
    7d24:	20009a1e 	bne	r4,zero,7f90 <__subdf3+0x2ec>
    7d28:	888001cc 	andi	r2,r17,7
    7d2c:	10000726 	beq	r2,zero,7d4c <__subdf3+0xa8>
    7d30:	888003cc 	andi	r2,r17,15
    7d34:	01000104 	movi	r4,4
    7d38:	11000426 	beq	r2,r4,7d4c <__subdf3+0xa8>
    7d3c:	890b883a 	add	r5,r17,r4
    7d40:	2c63803a 	cmpltu	r17,r5,r17
    7d44:	1c47883a 	add	r3,r3,r17
    7d48:	2823883a 	mov	r17,r5
    7d4c:	1880202c 	andhi	r2,r3,128
    7d50:	10005926 	beq	r2,zero,7eb8 <__subdf3+0x214>
    7d54:	84000044 	addi	r16,r16,1
    7d58:	0081ffc4 	movi	r2,2047
    7d5c:	8080be26 	beq	r16,r2,8058 <__subdf3+0x3b4>
    7d60:	017fe034 	movhi	r5,65408
    7d64:	297fffc4 	addi	r5,r5,-1
    7d68:	1946703a 	and	r3,r3,r5
    7d6c:	1804977a 	slli	r2,r3,29
    7d70:	1806927a 	slli	r3,r3,9
    7d74:	8822d0fa 	srli	r17,r17,3
    7d78:	8401ffcc 	andi	r16,r16,2047
    7d7c:	180ad33a 	srli	r5,r3,12
    7d80:	9100004c 	andi	r4,r18,1
    7d84:	1444b03a 	or	r2,r2,r17
    7d88:	80c1ffcc 	andi	r3,r16,2047
    7d8c:	1820953a 	slli	r16,r3,20
    7d90:	20c03fcc 	andi	r3,r4,255
    7d94:	180897fa 	slli	r4,r3,31
    7d98:	00c00434 	movhi	r3,16
    7d9c:	18ffffc4 	addi	r3,r3,-1
    7da0:	28c6703a 	and	r3,r5,r3
    7da4:	1c06b03a 	or	r3,r3,r16
    7da8:	1906b03a 	or	r3,r3,r4
    7dac:	dfc00417 	ldw	ra,16(sp)
    7db0:	dcc00317 	ldw	r19,12(sp)
    7db4:	dc800217 	ldw	r18,8(sp)
    7db8:	dc400117 	ldw	r17,4(sp)
    7dbc:	dc000017 	ldw	r16,0(sp)
    7dc0:	dec00504 	addi	sp,sp,20
    7dc4:	f800283a 	ret
    7dc8:	0101ffc4 	movi	r4,2047
    7dcc:	813fd626 	beq	r16,r4,7d28 <__alt_data_end+0xf0007d28>
    7dd0:	29402034 	orhi	r5,r5,128
    7dd4:	01000e04 	movi	r4,56
    7dd8:	2080a316 	blt	r4,r2,8068 <__subdf3+0x3c4>
    7ddc:	010007c4 	movi	r4,31
    7de0:	2080c616 	blt	r4,r2,80fc <__subdf3+0x458>
    7de4:	01000804 	movi	r4,32
    7de8:	2089c83a 	sub	r4,r4,r2
    7dec:	2910983a 	sll	r8,r5,r4
    7df0:	308ed83a 	srl	r7,r6,r2
    7df4:	3108983a 	sll	r4,r6,r4
    7df8:	2884d83a 	srl	r2,r5,r2
    7dfc:	41ccb03a 	or	r6,r8,r7
    7e00:	2008c03a 	cmpne	r4,r4,zero
    7e04:	310cb03a 	or	r6,r6,r4
    7e08:	898dc83a 	sub	r6,r17,r6
    7e0c:	89a3803a 	cmpltu	r17,r17,r6
    7e10:	1887c83a 	sub	r3,r3,r2
    7e14:	1c47c83a 	sub	r3,r3,r17
    7e18:	3023883a 	mov	r17,r6
    7e1c:	1880202c 	andhi	r2,r3,128
    7e20:	10002326 	beq	r2,zero,7eb0 <__subdf3+0x20c>
    7e24:	04c02034 	movhi	r19,128
    7e28:	9cffffc4 	addi	r19,r19,-1
    7e2c:	1ce6703a 	and	r19,r3,r19
    7e30:	98007a26 	beq	r19,zero,801c <__subdf3+0x378>
    7e34:	9809883a 	mov	r4,r19
    7e38:	00086fc0 	call	86fc <__clzsi2>
    7e3c:	113ffe04 	addi	r4,r2,-8
    7e40:	00c007c4 	movi	r3,31
    7e44:	19007b16 	blt	r3,r4,8034 <__subdf3+0x390>
    7e48:	00800804 	movi	r2,32
    7e4c:	1105c83a 	sub	r2,r2,r4
    7e50:	8884d83a 	srl	r2,r17,r2
    7e54:	9906983a 	sll	r3,r19,r4
    7e58:	8922983a 	sll	r17,r17,r4
    7e5c:	10c4b03a 	or	r2,r2,r3
    7e60:	24007816 	blt	r4,r16,8044 <__subdf3+0x3a0>
    7e64:	2421c83a 	sub	r16,r4,r16
    7e68:	80c00044 	addi	r3,r16,1
    7e6c:	010007c4 	movi	r4,31
    7e70:	20c09516 	blt	r4,r3,80c8 <__subdf3+0x424>
    7e74:	01400804 	movi	r5,32
    7e78:	28cbc83a 	sub	r5,r5,r3
    7e7c:	88c8d83a 	srl	r4,r17,r3
    7e80:	8962983a 	sll	r17,r17,r5
    7e84:	114a983a 	sll	r5,r2,r5
    7e88:	10c6d83a 	srl	r3,r2,r3
    7e8c:	8804c03a 	cmpne	r2,r17,zero
    7e90:	290ab03a 	or	r5,r5,r4
    7e94:	28a2b03a 	or	r17,r5,r2
    7e98:	0021883a 	mov	r16,zero
    7e9c:	003fa206 	br	7d28 <__alt_data_end+0xf0007d28>
    7ea0:	2090b03a 	or	r8,r4,r2
    7ea4:	40018e26 	beq	r8,zero,84e0 <__subdf3+0x83c>
    7ea8:	1007883a 	mov	r3,r2
    7eac:	2023883a 	mov	r17,r4
    7eb0:	888001cc 	andi	r2,r17,7
    7eb4:	103f9e1e 	bne	r2,zero,7d30 <__alt_data_end+0xf0007d30>
    7eb8:	1804977a 	slli	r2,r3,29
    7ebc:	8822d0fa 	srli	r17,r17,3
    7ec0:	1810d0fa 	srli	r8,r3,3
    7ec4:	9100004c 	andi	r4,r18,1
    7ec8:	1444b03a 	or	r2,r2,r17
    7ecc:	00c1ffc4 	movi	r3,2047
    7ed0:	80c02826 	beq	r16,r3,7f74 <__subdf3+0x2d0>
    7ed4:	01400434 	movhi	r5,16
    7ed8:	297fffc4 	addi	r5,r5,-1
    7edc:	80e0703a 	and	r16,r16,r3
    7ee0:	414a703a 	and	r5,r8,r5
    7ee4:	003fa806 	br	7d88 <__alt_data_end+0xf0007d88>
    7ee8:	0080630e 	bge	zero,r2,8078 <__subdf3+0x3d4>
    7eec:	48003026 	beq	r9,zero,7fb0 <__subdf3+0x30c>
    7ef0:	0101ffc4 	movi	r4,2047
    7ef4:	813f8c26 	beq	r16,r4,7d28 <__alt_data_end+0xf0007d28>
    7ef8:	29402034 	orhi	r5,r5,128
    7efc:	01000e04 	movi	r4,56
    7f00:	2080a90e 	bge	r4,r2,81a8 <__subdf3+0x504>
    7f04:	298cb03a 	or	r6,r5,r6
    7f08:	3012c03a 	cmpne	r9,r6,zero
    7f0c:	0005883a 	mov	r2,zero
    7f10:	4c53883a 	add	r9,r9,r17
    7f14:	4c63803a 	cmpltu	r17,r9,r17
    7f18:	10c7883a 	add	r3,r2,r3
    7f1c:	88c7883a 	add	r3,r17,r3
    7f20:	4823883a 	mov	r17,r9
    7f24:	1880202c 	andhi	r2,r3,128
    7f28:	1000d026 	beq	r2,zero,826c <__subdf3+0x5c8>
    7f2c:	84000044 	addi	r16,r16,1
    7f30:	0081ffc4 	movi	r2,2047
    7f34:	8080fe26 	beq	r16,r2,8330 <__subdf3+0x68c>
    7f38:	00bfe034 	movhi	r2,65408
    7f3c:	10bfffc4 	addi	r2,r2,-1
    7f40:	1886703a 	and	r3,r3,r2
    7f44:	880ad07a 	srli	r5,r17,1
    7f48:	180497fa 	slli	r2,r3,31
    7f4c:	8900004c 	andi	r4,r17,1
    7f50:	2922b03a 	or	r17,r5,r4
    7f54:	1806d07a 	srli	r3,r3,1
    7f58:	1462b03a 	or	r17,r2,r17
    7f5c:	3825883a 	mov	r18,r7
    7f60:	003f7106 	br	7d28 <__alt_data_end+0xf0007d28>
    7f64:	2984b03a 	or	r2,r5,r6
    7f68:	103f6826 	beq	r2,zero,7d0c <__alt_data_end+0xf0007d0c>
    7f6c:	39c03fcc 	andi	r7,r7,255
    7f70:	003f6706 	br	7d10 <__alt_data_end+0xf0007d10>
    7f74:	4086b03a 	or	r3,r8,r2
    7f78:	18015226 	beq	r3,zero,84c4 <__subdf3+0x820>
    7f7c:	00c00434 	movhi	r3,16
    7f80:	41400234 	orhi	r5,r8,8
    7f84:	18ffffc4 	addi	r3,r3,-1
    7f88:	28ca703a 	and	r5,r5,r3
    7f8c:	003f7e06 	br	7d88 <__alt_data_end+0xf0007d88>
    7f90:	10bfffc4 	addi	r2,r2,-1
    7f94:	1000491e 	bne	r2,zero,80bc <__subdf3+0x418>
    7f98:	898fc83a 	sub	r7,r17,r6
    7f9c:	89e3803a 	cmpltu	r17,r17,r7
    7fa0:	1947c83a 	sub	r3,r3,r5
    7fa4:	1c47c83a 	sub	r3,r3,r17
    7fa8:	3823883a 	mov	r17,r7
    7fac:	003f9b06 	br	7e1c <__alt_data_end+0xf0007e1c>
    7fb0:	2988b03a 	or	r4,r5,r6
    7fb4:	203f5c26 	beq	r4,zero,7d28 <__alt_data_end+0xf0007d28>
    7fb8:	10bfffc4 	addi	r2,r2,-1
    7fbc:	1000931e 	bne	r2,zero,820c <__subdf3+0x568>
    7fc0:	898d883a 	add	r6,r17,r6
    7fc4:	3463803a 	cmpltu	r17,r6,r17
    7fc8:	1947883a 	add	r3,r3,r5
    7fcc:	88c7883a 	add	r3,r17,r3
    7fd0:	3023883a 	mov	r17,r6
    7fd4:	003fd306 	br	7f24 <__alt_data_end+0xf0007f24>
    7fd8:	1000541e 	bne	r2,zero,812c <__subdf3+0x488>
    7fdc:	80800044 	addi	r2,r16,1
    7fe0:	1081ffcc 	andi	r2,r2,2047
    7fe4:	01000044 	movi	r4,1
    7fe8:	2080a20e 	bge	r4,r2,8274 <__subdf3+0x5d0>
    7fec:	8989c83a 	sub	r4,r17,r6
    7ff0:	8905803a 	cmpltu	r2,r17,r4
    7ff4:	1967c83a 	sub	r19,r3,r5
    7ff8:	98a7c83a 	sub	r19,r19,r2
    7ffc:	9880202c 	andhi	r2,r19,128
    8000:	10006326 	beq	r2,zero,8190 <__subdf3+0x4ec>
    8004:	3463c83a 	sub	r17,r6,r17
    8008:	28c7c83a 	sub	r3,r5,r3
    800c:	344d803a 	cmpltu	r6,r6,r17
    8010:	19a7c83a 	sub	r19,r3,r6
    8014:	3825883a 	mov	r18,r7
    8018:	983f861e 	bne	r19,zero,7e34 <__alt_data_end+0xf0007e34>
    801c:	8809883a 	mov	r4,r17
    8020:	00086fc0 	call	86fc <__clzsi2>
    8024:	10800804 	addi	r2,r2,32
    8028:	113ffe04 	addi	r4,r2,-8
    802c:	00c007c4 	movi	r3,31
    8030:	193f850e 	bge	r3,r4,7e48 <__alt_data_end+0xf0007e48>
    8034:	10bff604 	addi	r2,r2,-40
    8038:	8884983a 	sll	r2,r17,r2
    803c:	0023883a 	mov	r17,zero
    8040:	243f880e 	bge	r4,r16,7e64 <__alt_data_end+0xf0007e64>
    8044:	00ffe034 	movhi	r3,65408
    8048:	18ffffc4 	addi	r3,r3,-1
    804c:	8121c83a 	sub	r16,r16,r4
    8050:	10c6703a 	and	r3,r2,r3
    8054:	003f3406 	br	7d28 <__alt_data_end+0xf0007d28>
    8058:	9100004c 	andi	r4,r18,1
    805c:	000b883a 	mov	r5,zero
    8060:	0005883a 	mov	r2,zero
    8064:	003f4806 	br	7d88 <__alt_data_end+0xf0007d88>
    8068:	298cb03a 	or	r6,r5,r6
    806c:	300cc03a 	cmpne	r6,r6,zero
    8070:	0005883a 	mov	r2,zero
    8074:	003f6406 	br	7e08 <__alt_data_end+0xf0007e08>
    8078:	10009a1e 	bne	r2,zero,82e4 <__subdf3+0x640>
    807c:	82400044 	addi	r9,r16,1
    8080:	4881ffcc 	andi	r2,r9,2047
    8084:	02800044 	movi	r10,1
    8088:	5080670e 	bge	r10,r2,8228 <__subdf3+0x584>
    808c:	0081ffc4 	movi	r2,2047
    8090:	4880af26 	beq	r9,r2,8350 <__subdf3+0x6ac>
    8094:	898d883a 	add	r6,r17,r6
    8098:	1945883a 	add	r2,r3,r5
    809c:	3447803a 	cmpltu	r3,r6,r17
    80a0:	1887883a 	add	r3,r3,r2
    80a4:	182297fa 	slli	r17,r3,31
    80a8:	300cd07a 	srli	r6,r6,1
    80ac:	1806d07a 	srli	r3,r3,1
    80b0:	4821883a 	mov	r16,r9
    80b4:	89a2b03a 	or	r17,r17,r6
    80b8:	003f1b06 	br	7d28 <__alt_data_end+0xf0007d28>
    80bc:	0101ffc4 	movi	r4,2047
    80c0:	813f441e 	bne	r16,r4,7dd4 <__alt_data_end+0xf0007dd4>
    80c4:	003f1806 	br	7d28 <__alt_data_end+0xf0007d28>
    80c8:	843ff844 	addi	r16,r16,-31
    80cc:	01400804 	movi	r5,32
    80d0:	1408d83a 	srl	r4,r2,r16
    80d4:	19405026 	beq	r3,r5,8218 <__subdf3+0x574>
    80d8:	01401004 	movi	r5,64
    80dc:	28c7c83a 	sub	r3,r5,r3
    80e0:	10c4983a 	sll	r2,r2,r3
    80e4:	88a2b03a 	or	r17,r17,r2
    80e8:	8822c03a 	cmpne	r17,r17,zero
    80ec:	2462b03a 	or	r17,r4,r17
    80f0:	0007883a 	mov	r3,zero
    80f4:	0021883a 	mov	r16,zero
    80f8:	003f6d06 	br	7eb0 <__alt_data_end+0xf0007eb0>
    80fc:	11fff804 	addi	r7,r2,-32
    8100:	01000804 	movi	r4,32
    8104:	29ced83a 	srl	r7,r5,r7
    8108:	11004526 	beq	r2,r4,8220 <__subdf3+0x57c>
    810c:	01001004 	movi	r4,64
    8110:	2089c83a 	sub	r4,r4,r2
    8114:	2904983a 	sll	r2,r5,r4
    8118:	118cb03a 	or	r6,r2,r6
    811c:	300cc03a 	cmpne	r6,r6,zero
    8120:	398cb03a 	or	r6,r7,r6
    8124:	0005883a 	mov	r2,zero
    8128:	003f3706 	br	7e08 <__alt_data_end+0xf0007e08>
    812c:	80002a26 	beq	r16,zero,81d8 <__subdf3+0x534>
    8130:	0101ffc4 	movi	r4,2047
    8134:	49006626 	beq	r9,r4,82d0 <__subdf3+0x62c>
    8138:	0085c83a 	sub	r2,zero,r2
    813c:	18c02034 	orhi	r3,r3,128
    8140:	01000e04 	movi	r4,56
    8144:	20807e16 	blt	r4,r2,8340 <__subdf3+0x69c>
    8148:	010007c4 	movi	r4,31
    814c:	2080e716 	blt	r4,r2,84ec <__subdf3+0x848>
    8150:	01000804 	movi	r4,32
    8154:	2089c83a 	sub	r4,r4,r2
    8158:	1914983a 	sll	r10,r3,r4
    815c:	8890d83a 	srl	r8,r17,r2
    8160:	8908983a 	sll	r4,r17,r4
    8164:	1884d83a 	srl	r2,r3,r2
    8168:	5222b03a 	or	r17,r10,r8
    816c:	2006c03a 	cmpne	r3,r4,zero
    8170:	88e2b03a 	or	r17,r17,r3
    8174:	3463c83a 	sub	r17,r6,r17
    8178:	2885c83a 	sub	r2,r5,r2
    817c:	344d803a 	cmpltu	r6,r6,r17
    8180:	1187c83a 	sub	r3,r2,r6
    8184:	4821883a 	mov	r16,r9
    8188:	3825883a 	mov	r18,r7
    818c:	003f2306 	br	7e1c <__alt_data_end+0xf0007e1c>
    8190:	24d0b03a 	or	r8,r4,r19
    8194:	40001b1e 	bne	r8,zero,8204 <__subdf3+0x560>
    8198:	0005883a 	mov	r2,zero
    819c:	0009883a 	mov	r4,zero
    81a0:	0021883a 	mov	r16,zero
    81a4:	003f4906 	br	7ecc <__alt_data_end+0xf0007ecc>
    81a8:	010007c4 	movi	r4,31
    81ac:	20803a16 	blt	r4,r2,8298 <__subdf3+0x5f4>
    81b0:	01000804 	movi	r4,32
    81b4:	2089c83a 	sub	r4,r4,r2
    81b8:	2912983a 	sll	r9,r5,r4
    81bc:	3090d83a 	srl	r8,r6,r2
    81c0:	3108983a 	sll	r4,r6,r4
    81c4:	2884d83a 	srl	r2,r5,r2
    81c8:	4a12b03a 	or	r9,r9,r8
    81cc:	2008c03a 	cmpne	r4,r4,zero
    81d0:	4912b03a 	or	r9,r9,r4
    81d4:	003f4e06 	br	7f10 <__alt_data_end+0xf0007f10>
    81d8:	1c48b03a 	or	r4,r3,r17
    81dc:	20003c26 	beq	r4,zero,82d0 <__subdf3+0x62c>
    81e0:	0084303a 	nor	r2,zero,r2
    81e4:	1000381e 	bne	r2,zero,82c8 <__subdf3+0x624>
    81e8:	3463c83a 	sub	r17,r6,r17
    81ec:	28c5c83a 	sub	r2,r5,r3
    81f0:	344d803a 	cmpltu	r6,r6,r17
    81f4:	1187c83a 	sub	r3,r2,r6
    81f8:	4821883a 	mov	r16,r9
    81fc:	3825883a 	mov	r18,r7
    8200:	003f0606 	br	7e1c <__alt_data_end+0xf0007e1c>
    8204:	2023883a 	mov	r17,r4
    8208:	003f0906 	br	7e30 <__alt_data_end+0xf0007e30>
    820c:	0101ffc4 	movi	r4,2047
    8210:	813f3a1e 	bne	r16,r4,7efc <__alt_data_end+0xf0007efc>
    8214:	003ec406 	br	7d28 <__alt_data_end+0xf0007d28>
    8218:	0005883a 	mov	r2,zero
    821c:	003fb106 	br	80e4 <__alt_data_end+0xf00080e4>
    8220:	0005883a 	mov	r2,zero
    8224:	003fbc06 	br	8118 <__alt_data_end+0xf0008118>
    8228:	1c44b03a 	or	r2,r3,r17
    822c:	80008e1e 	bne	r16,zero,8468 <__subdf3+0x7c4>
    8230:	1000c826 	beq	r2,zero,8554 <__subdf3+0x8b0>
    8234:	2984b03a 	or	r2,r5,r6
    8238:	103ebb26 	beq	r2,zero,7d28 <__alt_data_end+0xf0007d28>
    823c:	8989883a 	add	r4,r17,r6
    8240:	1945883a 	add	r2,r3,r5
    8244:	2447803a 	cmpltu	r3,r4,r17
    8248:	1887883a 	add	r3,r3,r2
    824c:	1880202c 	andhi	r2,r3,128
    8250:	2023883a 	mov	r17,r4
    8254:	103f1626 	beq	r2,zero,7eb0 <__alt_data_end+0xf0007eb0>
    8258:	00bfe034 	movhi	r2,65408
    825c:	10bfffc4 	addi	r2,r2,-1
    8260:	5021883a 	mov	r16,r10
    8264:	1886703a 	and	r3,r3,r2
    8268:	003eaf06 	br	7d28 <__alt_data_end+0xf0007d28>
    826c:	3825883a 	mov	r18,r7
    8270:	003f0f06 	br	7eb0 <__alt_data_end+0xf0007eb0>
    8274:	1c44b03a 	or	r2,r3,r17
    8278:	8000251e 	bne	r16,zero,8310 <__subdf3+0x66c>
    827c:	1000661e 	bne	r2,zero,8418 <__subdf3+0x774>
    8280:	2990b03a 	or	r8,r5,r6
    8284:	40009626 	beq	r8,zero,84e0 <__subdf3+0x83c>
    8288:	2807883a 	mov	r3,r5
    828c:	3023883a 	mov	r17,r6
    8290:	3825883a 	mov	r18,r7
    8294:	003ea406 	br	7d28 <__alt_data_end+0xf0007d28>
    8298:	127ff804 	addi	r9,r2,-32
    829c:	01000804 	movi	r4,32
    82a0:	2a52d83a 	srl	r9,r5,r9
    82a4:	11008c26 	beq	r2,r4,84d8 <__subdf3+0x834>
    82a8:	01001004 	movi	r4,64
    82ac:	2085c83a 	sub	r2,r4,r2
    82b0:	2884983a 	sll	r2,r5,r2
    82b4:	118cb03a 	or	r6,r2,r6
    82b8:	300cc03a 	cmpne	r6,r6,zero
    82bc:	4992b03a 	or	r9,r9,r6
    82c0:	0005883a 	mov	r2,zero
    82c4:	003f1206 	br	7f10 <__alt_data_end+0xf0007f10>
    82c8:	0101ffc4 	movi	r4,2047
    82cc:	493f9c1e 	bne	r9,r4,8140 <__alt_data_end+0xf0008140>
    82d0:	2807883a 	mov	r3,r5
    82d4:	3023883a 	mov	r17,r6
    82d8:	4821883a 	mov	r16,r9
    82dc:	3825883a 	mov	r18,r7
    82e0:	003e9106 	br	7d28 <__alt_data_end+0xf0007d28>
    82e4:	80001f1e 	bne	r16,zero,8364 <__subdf3+0x6c0>
    82e8:	1c48b03a 	or	r4,r3,r17
    82ec:	20005a26 	beq	r4,zero,8458 <__subdf3+0x7b4>
    82f0:	0084303a 	nor	r2,zero,r2
    82f4:	1000561e 	bne	r2,zero,8450 <__subdf3+0x7ac>
    82f8:	89a3883a 	add	r17,r17,r6
    82fc:	1945883a 	add	r2,r3,r5
    8300:	898d803a 	cmpltu	r6,r17,r6
    8304:	3087883a 	add	r3,r6,r2
    8308:	4821883a 	mov	r16,r9
    830c:	003f0506 	br	7f24 <__alt_data_end+0xf0007f24>
    8310:	10002b1e 	bne	r2,zero,83c0 <__subdf3+0x71c>
    8314:	2984b03a 	or	r2,r5,r6
    8318:	10008026 	beq	r2,zero,851c <__subdf3+0x878>
    831c:	2807883a 	mov	r3,r5
    8320:	3023883a 	mov	r17,r6
    8324:	3825883a 	mov	r18,r7
    8328:	0401ffc4 	movi	r16,2047
    832c:	003e7e06 	br	7d28 <__alt_data_end+0xf0007d28>
    8330:	3809883a 	mov	r4,r7
    8334:	0011883a 	mov	r8,zero
    8338:	0005883a 	mov	r2,zero
    833c:	003ee306 	br	7ecc <__alt_data_end+0xf0007ecc>
    8340:	1c62b03a 	or	r17,r3,r17
    8344:	8822c03a 	cmpne	r17,r17,zero
    8348:	0005883a 	mov	r2,zero
    834c:	003f8906 	br	8174 <__alt_data_end+0xf0008174>
    8350:	3809883a 	mov	r4,r7
    8354:	4821883a 	mov	r16,r9
    8358:	0011883a 	mov	r8,zero
    835c:	0005883a 	mov	r2,zero
    8360:	003eda06 	br	7ecc <__alt_data_end+0xf0007ecc>
    8364:	0101ffc4 	movi	r4,2047
    8368:	49003b26 	beq	r9,r4,8458 <__subdf3+0x7b4>
    836c:	0085c83a 	sub	r2,zero,r2
    8370:	18c02034 	orhi	r3,r3,128
    8374:	01000e04 	movi	r4,56
    8378:	20806e16 	blt	r4,r2,8534 <__subdf3+0x890>
    837c:	010007c4 	movi	r4,31
    8380:	20807716 	blt	r4,r2,8560 <__subdf3+0x8bc>
    8384:	01000804 	movi	r4,32
    8388:	2089c83a 	sub	r4,r4,r2
    838c:	1914983a 	sll	r10,r3,r4
    8390:	8890d83a 	srl	r8,r17,r2
    8394:	8908983a 	sll	r4,r17,r4
    8398:	1884d83a 	srl	r2,r3,r2
    839c:	5222b03a 	or	r17,r10,r8
    83a0:	2006c03a 	cmpne	r3,r4,zero
    83a4:	88e2b03a 	or	r17,r17,r3
    83a8:	89a3883a 	add	r17,r17,r6
    83ac:	1145883a 	add	r2,r2,r5
    83b0:	898d803a 	cmpltu	r6,r17,r6
    83b4:	3087883a 	add	r3,r6,r2
    83b8:	4821883a 	mov	r16,r9
    83bc:	003ed906 	br	7f24 <__alt_data_end+0xf0007f24>
    83c0:	2984b03a 	or	r2,r5,r6
    83c4:	10004226 	beq	r2,zero,84d0 <__subdf3+0x82c>
    83c8:	1808d0fa 	srli	r4,r3,3
    83cc:	8822d0fa 	srli	r17,r17,3
    83d0:	1806977a 	slli	r3,r3,29
    83d4:	2080022c 	andhi	r2,r4,8
    83d8:	1c62b03a 	or	r17,r3,r17
    83dc:	10000826 	beq	r2,zero,8400 <__subdf3+0x75c>
    83e0:	2812d0fa 	srli	r9,r5,3
    83e4:	4880022c 	andhi	r2,r9,8
    83e8:	1000051e 	bne	r2,zero,8400 <__subdf3+0x75c>
    83ec:	300cd0fa 	srli	r6,r6,3
    83f0:	2804977a 	slli	r2,r5,29
    83f4:	4809883a 	mov	r4,r9
    83f8:	3825883a 	mov	r18,r7
    83fc:	11a2b03a 	or	r17,r2,r6
    8400:	8806d77a 	srli	r3,r17,29
    8404:	200890fa 	slli	r4,r4,3
    8408:	882290fa 	slli	r17,r17,3
    840c:	0401ffc4 	movi	r16,2047
    8410:	1906b03a 	or	r3,r3,r4
    8414:	003e4406 	br	7d28 <__alt_data_end+0xf0007d28>
    8418:	2984b03a 	or	r2,r5,r6
    841c:	103e4226 	beq	r2,zero,7d28 <__alt_data_end+0xf0007d28>
    8420:	8989c83a 	sub	r4,r17,r6
    8424:	8911803a 	cmpltu	r8,r17,r4
    8428:	1945c83a 	sub	r2,r3,r5
    842c:	1205c83a 	sub	r2,r2,r8
    8430:	1200202c 	andhi	r8,r2,128
    8434:	403e9a26 	beq	r8,zero,7ea0 <__alt_data_end+0xf0007ea0>
    8438:	3463c83a 	sub	r17,r6,r17
    843c:	28c5c83a 	sub	r2,r5,r3
    8440:	344d803a 	cmpltu	r6,r6,r17
    8444:	1187c83a 	sub	r3,r2,r6
    8448:	3825883a 	mov	r18,r7
    844c:	003e3606 	br	7d28 <__alt_data_end+0xf0007d28>
    8450:	0101ffc4 	movi	r4,2047
    8454:	493fc71e 	bne	r9,r4,8374 <__alt_data_end+0xf0008374>
    8458:	2807883a 	mov	r3,r5
    845c:	3023883a 	mov	r17,r6
    8460:	4821883a 	mov	r16,r9
    8464:	003e3006 	br	7d28 <__alt_data_end+0xf0007d28>
    8468:	10003626 	beq	r2,zero,8544 <__subdf3+0x8a0>
    846c:	2984b03a 	or	r2,r5,r6
    8470:	10001726 	beq	r2,zero,84d0 <__subdf3+0x82c>
    8474:	1808d0fa 	srli	r4,r3,3
    8478:	8822d0fa 	srli	r17,r17,3
    847c:	1806977a 	slli	r3,r3,29
    8480:	2080022c 	andhi	r2,r4,8
    8484:	1c62b03a 	or	r17,r3,r17
    8488:	10000726 	beq	r2,zero,84a8 <__subdf3+0x804>
    848c:	2812d0fa 	srli	r9,r5,3
    8490:	4880022c 	andhi	r2,r9,8
    8494:	1000041e 	bne	r2,zero,84a8 <__subdf3+0x804>
    8498:	300cd0fa 	srli	r6,r6,3
    849c:	2804977a 	slli	r2,r5,29
    84a0:	4809883a 	mov	r4,r9
    84a4:	11a2b03a 	or	r17,r2,r6
    84a8:	8806d77a 	srli	r3,r17,29
    84ac:	200890fa 	slli	r4,r4,3
    84b0:	882290fa 	slli	r17,r17,3
    84b4:	3825883a 	mov	r18,r7
    84b8:	1906b03a 	or	r3,r3,r4
    84bc:	0401ffc4 	movi	r16,2047
    84c0:	003e1906 	br	7d28 <__alt_data_end+0xf0007d28>
    84c4:	000b883a 	mov	r5,zero
    84c8:	0005883a 	mov	r2,zero
    84cc:	003e2e06 	br	7d88 <__alt_data_end+0xf0007d88>
    84d0:	0401ffc4 	movi	r16,2047
    84d4:	003e1406 	br	7d28 <__alt_data_end+0xf0007d28>
    84d8:	0005883a 	mov	r2,zero
    84dc:	003f7506 	br	82b4 <__alt_data_end+0xf00082b4>
    84e0:	0005883a 	mov	r2,zero
    84e4:	0009883a 	mov	r4,zero
    84e8:	003e7806 	br	7ecc <__alt_data_end+0xf0007ecc>
    84ec:	123ff804 	addi	r8,r2,-32
    84f0:	01000804 	movi	r4,32
    84f4:	1a10d83a 	srl	r8,r3,r8
    84f8:	11002526 	beq	r2,r4,8590 <__subdf3+0x8ec>
    84fc:	01001004 	movi	r4,64
    8500:	2085c83a 	sub	r2,r4,r2
    8504:	1884983a 	sll	r2,r3,r2
    8508:	1444b03a 	or	r2,r2,r17
    850c:	1004c03a 	cmpne	r2,r2,zero
    8510:	40a2b03a 	or	r17,r8,r2
    8514:	0005883a 	mov	r2,zero
    8518:	003f1606 	br	8174 <__alt_data_end+0xf0008174>
    851c:	02000434 	movhi	r8,16
    8520:	0009883a 	mov	r4,zero
    8524:	423fffc4 	addi	r8,r8,-1
    8528:	00bfffc4 	movi	r2,-1
    852c:	0401ffc4 	movi	r16,2047
    8530:	003e6606 	br	7ecc <__alt_data_end+0xf0007ecc>
    8534:	1c62b03a 	or	r17,r3,r17
    8538:	8822c03a 	cmpne	r17,r17,zero
    853c:	0005883a 	mov	r2,zero
    8540:	003f9906 	br	83a8 <__alt_data_end+0xf00083a8>
    8544:	2807883a 	mov	r3,r5
    8548:	3023883a 	mov	r17,r6
    854c:	0401ffc4 	movi	r16,2047
    8550:	003df506 	br	7d28 <__alt_data_end+0xf0007d28>
    8554:	2807883a 	mov	r3,r5
    8558:	3023883a 	mov	r17,r6
    855c:	003df206 	br	7d28 <__alt_data_end+0xf0007d28>
    8560:	123ff804 	addi	r8,r2,-32
    8564:	01000804 	movi	r4,32
    8568:	1a10d83a 	srl	r8,r3,r8
    856c:	11000a26 	beq	r2,r4,8598 <__subdf3+0x8f4>
    8570:	01001004 	movi	r4,64
    8574:	2085c83a 	sub	r2,r4,r2
    8578:	1884983a 	sll	r2,r3,r2
    857c:	1444b03a 	or	r2,r2,r17
    8580:	1004c03a 	cmpne	r2,r2,zero
    8584:	40a2b03a 	or	r17,r8,r2
    8588:	0005883a 	mov	r2,zero
    858c:	003f8606 	br	83a8 <__alt_data_end+0xf00083a8>
    8590:	0005883a 	mov	r2,zero
    8594:	003fdc06 	br	8508 <__alt_data_end+0xf0008508>
    8598:	0005883a 	mov	r2,zero
    859c:	003ff706 	br	857c <__alt_data_end+0xf000857c>

000085a0 <__fixdfsi>:
    85a0:	280cd53a 	srli	r6,r5,20
    85a4:	00c00434 	movhi	r3,16
    85a8:	18ffffc4 	addi	r3,r3,-1
    85ac:	3181ffcc 	andi	r6,r6,2047
    85b0:	01c0ff84 	movi	r7,1022
    85b4:	28c6703a 	and	r3,r5,r3
    85b8:	280ad7fa 	srli	r5,r5,31
    85bc:	3980120e 	bge	r7,r6,8608 <__fixdfsi+0x68>
    85c0:	00810744 	movi	r2,1053
    85c4:	11800c16 	blt	r2,r6,85f8 <__fixdfsi+0x58>
    85c8:	00810cc4 	movi	r2,1075
    85cc:	1185c83a 	sub	r2,r2,r6
    85d0:	01c007c4 	movi	r7,31
    85d4:	18c00434 	orhi	r3,r3,16
    85d8:	38800d16 	blt	r7,r2,8610 <__fixdfsi+0x70>
    85dc:	31befb44 	addi	r6,r6,-1043
    85e0:	2084d83a 	srl	r2,r4,r2
    85e4:	1986983a 	sll	r3,r3,r6
    85e8:	1884b03a 	or	r2,r3,r2
    85ec:	28000726 	beq	r5,zero,860c <__fixdfsi+0x6c>
    85f0:	0085c83a 	sub	r2,zero,r2
    85f4:	f800283a 	ret
    85f8:	00a00034 	movhi	r2,32768
    85fc:	10bfffc4 	addi	r2,r2,-1
    8600:	2885883a 	add	r2,r5,r2
    8604:	f800283a 	ret
    8608:	0005883a 	mov	r2,zero
    860c:	f800283a 	ret
    8610:	008104c4 	movi	r2,1043
    8614:	1185c83a 	sub	r2,r2,r6
    8618:	1884d83a 	srl	r2,r3,r2
    861c:	003ff306 	br	85ec <__alt_data_end+0xf00085ec>

00008620 <__floatsidf>:
    8620:	defffd04 	addi	sp,sp,-12
    8624:	dfc00215 	stw	ra,8(sp)
    8628:	dc400115 	stw	r17,4(sp)
    862c:	dc000015 	stw	r16,0(sp)
    8630:	20002b26 	beq	r4,zero,86e0 <__floatsidf+0xc0>
    8634:	2023883a 	mov	r17,r4
    8638:	2020d7fa 	srli	r16,r4,31
    863c:	20002d16 	blt	r4,zero,86f4 <__floatsidf+0xd4>
    8640:	8809883a 	mov	r4,r17
    8644:	00086fc0 	call	86fc <__clzsi2>
    8648:	01410784 	movi	r5,1054
    864c:	288bc83a 	sub	r5,r5,r2
    8650:	01010cc4 	movi	r4,1075
    8654:	2149c83a 	sub	r4,r4,r5
    8658:	00c007c4 	movi	r3,31
    865c:	1900160e 	bge	r3,r4,86b8 <__floatsidf+0x98>
    8660:	00c104c4 	movi	r3,1043
    8664:	1947c83a 	sub	r3,r3,r5
    8668:	88c6983a 	sll	r3,r17,r3
    866c:	00800434 	movhi	r2,16
    8670:	10bfffc4 	addi	r2,r2,-1
    8674:	1886703a 	and	r3,r3,r2
    8678:	2941ffcc 	andi	r5,r5,2047
    867c:	800d883a 	mov	r6,r16
    8680:	0005883a 	mov	r2,zero
    8684:	280a953a 	slli	r5,r5,20
    8688:	31803fcc 	andi	r6,r6,255
    868c:	01000434 	movhi	r4,16
    8690:	300c97fa 	slli	r6,r6,31
    8694:	213fffc4 	addi	r4,r4,-1
    8698:	1906703a 	and	r3,r3,r4
    869c:	1946b03a 	or	r3,r3,r5
    86a0:	1986b03a 	or	r3,r3,r6
    86a4:	dfc00217 	ldw	ra,8(sp)
    86a8:	dc400117 	ldw	r17,4(sp)
    86ac:	dc000017 	ldw	r16,0(sp)
    86b0:	dec00304 	addi	sp,sp,12
    86b4:	f800283a 	ret
    86b8:	00c002c4 	movi	r3,11
    86bc:	1887c83a 	sub	r3,r3,r2
    86c0:	88c6d83a 	srl	r3,r17,r3
    86c4:	8904983a 	sll	r2,r17,r4
    86c8:	01000434 	movhi	r4,16
    86cc:	213fffc4 	addi	r4,r4,-1
    86d0:	2941ffcc 	andi	r5,r5,2047
    86d4:	1906703a 	and	r3,r3,r4
    86d8:	800d883a 	mov	r6,r16
    86dc:	003fe906 	br	8684 <__alt_data_end+0xf0008684>
    86e0:	000d883a 	mov	r6,zero
    86e4:	000b883a 	mov	r5,zero
    86e8:	0007883a 	mov	r3,zero
    86ec:	0005883a 	mov	r2,zero
    86f0:	003fe406 	br	8684 <__alt_data_end+0xf0008684>
    86f4:	0123c83a 	sub	r17,zero,r4
    86f8:	003fd106 	br	8640 <__alt_data_end+0xf0008640>

000086fc <__clzsi2>:
    86fc:	00bfffd4 	movui	r2,65535
    8700:	11000536 	bltu	r2,r4,8718 <__clzsi2+0x1c>
    8704:	00803fc4 	movi	r2,255
    8708:	11000f36 	bltu	r2,r4,8748 <__clzsi2+0x4c>
    870c:	00800804 	movi	r2,32
    8710:	0007883a 	mov	r3,zero
    8714:	00000506 	br	872c <__clzsi2+0x30>
    8718:	00804034 	movhi	r2,256
    871c:	10bfffc4 	addi	r2,r2,-1
    8720:	11000c2e 	bgeu	r2,r4,8754 <__clzsi2+0x58>
    8724:	00800204 	movi	r2,8
    8728:	00c00604 	movi	r3,24
    872c:	20c8d83a 	srl	r4,r4,r3
    8730:	00c20034 	movhi	r3,2048
    8734:	18c0c204 	addi	r3,r3,776
    8738:	1909883a 	add	r4,r3,r4
    873c:	20c00003 	ldbu	r3,0(r4)
    8740:	10c5c83a 	sub	r2,r2,r3
    8744:	f800283a 	ret
    8748:	00800604 	movi	r2,24
    874c:	00c00204 	movi	r3,8
    8750:	003ff606 	br	872c <__alt_data_end+0xf000872c>
    8754:	00800404 	movi	r2,16
    8758:	1007883a 	mov	r3,r2
    875c:	003ff306 	br	872c <__alt_data_end+0xf000872c>

00008760 <__divsi3>:
    8760:	20001b16 	blt	r4,zero,87d0 <__divsi3+0x70>
    8764:	000f883a 	mov	r7,zero
    8768:	28001616 	blt	r5,zero,87c4 <__divsi3+0x64>
    876c:	200d883a 	mov	r6,r4
    8770:	29001a2e 	bgeu	r5,r4,87dc <__divsi3+0x7c>
    8774:	00800804 	movi	r2,32
    8778:	00c00044 	movi	r3,1
    877c:	00000106 	br	8784 <__divsi3+0x24>
    8780:	10000d26 	beq	r2,zero,87b8 <__divsi3+0x58>
    8784:	294b883a 	add	r5,r5,r5
    8788:	10bfffc4 	addi	r2,r2,-1
    878c:	18c7883a 	add	r3,r3,r3
    8790:	293ffb36 	bltu	r5,r4,8780 <__alt_data_end+0xf0008780>
    8794:	0005883a 	mov	r2,zero
    8798:	18000726 	beq	r3,zero,87b8 <__divsi3+0x58>
    879c:	0005883a 	mov	r2,zero
    87a0:	31400236 	bltu	r6,r5,87ac <__divsi3+0x4c>
    87a4:	314dc83a 	sub	r6,r6,r5
    87a8:	10c4b03a 	or	r2,r2,r3
    87ac:	1806d07a 	srli	r3,r3,1
    87b0:	280ad07a 	srli	r5,r5,1
    87b4:	183ffa1e 	bne	r3,zero,87a0 <__alt_data_end+0xf00087a0>
    87b8:	38000126 	beq	r7,zero,87c0 <__divsi3+0x60>
    87bc:	0085c83a 	sub	r2,zero,r2
    87c0:	f800283a 	ret
    87c4:	014bc83a 	sub	r5,zero,r5
    87c8:	39c0005c 	xori	r7,r7,1
    87cc:	003fe706 	br	876c <__alt_data_end+0xf000876c>
    87d0:	0109c83a 	sub	r4,zero,r4
    87d4:	01c00044 	movi	r7,1
    87d8:	003fe306 	br	8768 <__alt_data_end+0xf0008768>
    87dc:	00c00044 	movi	r3,1
    87e0:	003fee06 	br	879c <__alt_data_end+0xf000879c>

000087e4 <__modsi3>:
    87e4:	20001716 	blt	r4,zero,8844 <__modsi3+0x60>
    87e8:	000f883a 	mov	r7,zero
    87ec:	2005883a 	mov	r2,r4
    87f0:	28001216 	blt	r5,zero,883c <__modsi3+0x58>
    87f4:	2900162e 	bgeu	r5,r4,8850 <__modsi3+0x6c>
    87f8:	01800804 	movi	r6,32
    87fc:	00c00044 	movi	r3,1
    8800:	00000106 	br	8808 <__modsi3+0x24>
    8804:	30000a26 	beq	r6,zero,8830 <__modsi3+0x4c>
    8808:	294b883a 	add	r5,r5,r5
    880c:	31bfffc4 	addi	r6,r6,-1
    8810:	18c7883a 	add	r3,r3,r3
    8814:	293ffb36 	bltu	r5,r4,8804 <__alt_data_end+0xf0008804>
    8818:	18000526 	beq	r3,zero,8830 <__modsi3+0x4c>
    881c:	1806d07a 	srli	r3,r3,1
    8820:	11400136 	bltu	r2,r5,8828 <__modsi3+0x44>
    8824:	1145c83a 	sub	r2,r2,r5
    8828:	280ad07a 	srli	r5,r5,1
    882c:	183ffb1e 	bne	r3,zero,881c <__alt_data_end+0xf000881c>
    8830:	38000126 	beq	r7,zero,8838 <__modsi3+0x54>
    8834:	0085c83a 	sub	r2,zero,r2
    8838:	f800283a 	ret
    883c:	014bc83a 	sub	r5,zero,r5
    8840:	003fec06 	br	87f4 <__alt_data_end+0xf00087f4>
    8844:	0109c83a 	sub	r4,zero,r4
    8848:	01c00044 	movi	r7,1
    884c:	003fe706 	br	87ec <__alt_data_end+0xf00087ec>
    8850:	00c00044 	movi	r3,1
    8854:	003ff106 	br	881c <__alt_data_end+0xf000881c>

00008858 <__udivsi3>:
    8858:	200d883a 	mov	r6,r4
    885c:	2900152e 	bgeu	r5,r4,88b4 <__udivsi3+0x5c>
    8860:	28001416 	blt	r5,zero,88b4 <__udivsi3+0x5c>
    8864:	00800804 	movi	r2,32
    8868:	00c00044 	movi	r3,1
    886c:	00000206 	br	8878 <__udivsi3+0x20>
    8870:	10000e26 	beq	r2,zero,88ac <__udivsi3+0x54>
    8874:	28000516 	blt	r5,zero,888c <__udivsi3+0x34>
    8878:	294b883a 	add	r5,r5,r5
    887c:	10bfffc4 	addi	r2,r2,-1
    8880:	18c7883a 	add	r3,r3,r3
    8884:	293ffa36 	bltu	r5,r4,8870 <__alt_data_end+0xf0008870>
    8888:	18000826 	beq	r3,zero,88ac <__udivsi3+0x54>
    888c:	0005883a 	mov	r2,zero
    8890:	31400236 	bltu	r6,r5,889c <__udivsi3+0x44>
    8894:	314dc83a 	sub	r6,r6,r5
    8898:	10c4b03a 	or	r2,r2,r3
    889c:	1806d07a 	srli	r3,r3,1
    88a0:	280ad07a 	srli	r5,r5,1
    88a4:	183ffa1e 	bne	r3,zero,8890 <__alt_data_end+0xf0008890>
    88a8:	f800283a 	ret
    88ac:	0005883a 	mov	r2,zero
    88b0:	f800283a 	ret
    88b4:	00c00044 	movi	r3,1
    88b8:	003ff406 	br	888c <__alt_data_end+0xf000888c>

000088bc <__umodsi3>:
    88bc:	2005883a 	mov	r2,r4
    88c0:	2900122e 	bgeu	r5,r4,890c <__umodsi3+0x50>
    88c4:	28001116 	blt	r5,zero,890c <__umodsi3+0x50>
    88c8:	01800804 	movi	r6,32
    88cc:	00c00044 	movi	r3,1
    88d0:	00000206 	br	88dc <__umodsi3+0x20>
    88d4:	30000c26 	beq	r6,zero,8908 <__umodsi3+0x4c>
    88d8:	28000516 	blt	r5,zero,88f0 <__umodsi3+0x34>
    88dc:	294b883a 	add	r5,r5,r5
    88e0:	31bfffc4 	addi	r6,r6,-1
    88e4:	18c7883a 	add	r3,r3,r3
    88e8:	293ffa36 	bltu	r5,r4,88d4 <__alt_data_end+0xf00088d4>
    88ec:	18000626 	beq	r3,zero,8908 <__umodsi3+0x4c>
    88f0:	1806d07a 	srli	r3,r3,1
    88f4:	11400136 	bltu	r2,r5,88fc <__umodsi3+0x40>
    88f8:	1145c83a 	sub	r2,r2,r5
    88fc:	280ad07a 	srli	r5,r5,1
    8900:	183ffb1e 	bne	r3,zero,88f0 <__alt_data_end+0xf00088f0>
    8904:	f800283a 	ret
    8908:	f800283a 	ret
    890c:	00c00044 	movi	r3,1
    8910:	003ff706 	br	88f0 <__alt_data_end+0xf00088f0>

00008914 <memcmp>:
    8914:	01c000c4 	movi	r7,3
    8918:	3980192e 	bgeu	r7,r6,8980 <memcmp+0x6c>
    891c:	2144b03a 	or	r2,r4,r5
    8920:	11c4703a 	and	r2,r2,r7
    8924:	10000f26 	beq	r2,zero,8964 <memcmp+0x50>
    8928:	20800003 	ldbu	r2,0(r4)
    892c:	28c00003 	ldbu	r3,0(r5)
    8930:	10c0151e 	bne	r2,r3,8988 <memcmp+0x74>
    8934:	31bfff84 	addi	r6,r6,-2
    8938:	01ffffc4 	movi	r7,-1
    893c:	00000406 	br	8950 <memcmp+0x3c>
    8940:	20800003 	ldbu	r2,0(r4)
    8944:	28c00003 	ldbu	r3,0(r5)
    8948:	31bfffc4 	addi	r6,r6,-1
    894c:	10c00e1e 	bne	r2,r3,8988 <memcmp+0x74>
    8950:	21000044 	addi	r4,r4,1
    8954:	29400044 	addi	r5,r5,1
    8958:	31fff91e 	bne	r6,r7,8940 <__alt_data_end+0xf0008940>
    895c:	0005883a 	mov	r2,zero
    8960:	f800283a 	ret
    8964:	20c00017 	ldw	r3,0(r4)
    8968:	28800017 	ldw	r2,0(r5)
    896c:	18bfee1e 	bne	r3,r2,8928 <__alt_data_end+0xf0008928>
    8970:	31bfff04 	addi	r6,r6,-4
    8974:	21000104 	addi	r4,r4,4
    8978:	29400104 	addi	r5,r5,4
    897c:	39bff936 	bltu	r7,r6,8964 <__alt_data_end+0xf0008964>
    8980:	303fe91e 	bne	r6,zero,8928 <__alt_data_end+0xf0008928>
    8984:	003ff506 	br	895c <__alt_data_end+0xf000895c>
    8988:	10c5c83a 	sub	r2,r2,r3
    898c:	f800283a 	ret

00008990 <memcpy>:
    8990:	defffd04 	addi	sp,sp,-12
    8994:	dfc00215 	stw	ra,8(sp)
    8998:	dc400115 	stw	r17,4(sp)
    899c:	dc000015 	stw	r16,0(sp)
    89a0:	00c003c4 	movi	r3,15
    89a4:	2005883a 	mov	r2,r4
    89a8:	1980452e 	bgeu	r3,r6,8ac0 <memcpy+0x130>
    89ac:	2906b03a 	or	r3,r5,r4
    89b0:	18c000cc 	andi	r3,r3,3
    89b4:	1800441e 	bne	r3,zero,8ac8 <memcpy+0x138>
    89b8:	347ffc04 	addi	r17,r6,-16
    89bc:	8822d13a 	srli	r17,r17,4
    89c0:	28c00104 	addi	r3,r5,4
    89c4:	23400104 	addi	r13,r4,4
    89c8:	8820913a 	slli	r16,r17,4
    89cc:	2b000204 	addi	r12,r5,8
    89d0:	22c00204 	addi	r11,r4,8
    89d4:	84000504 	addi	r16,r16,20
    89d8:	2a800304 	addi	r10,r5,12
    89dc:	22400304 	addi	r9,r4,12
    89e0:	2c21883a 	add	r16,r5,r16
    89e4:	2811883a 	mov	r8,r5
    89e8:	200f883a 	mov	r7,r4
    89ec:	41000017 	ldw	r4,0(r8)
    89f0:	1fc00017 	ldw	ra,0(r3)
    89f4:	63c00017 	ldw	r15,0(r12)
    89f8:	39000015 	stw	r4,0(r7)
    89fc:	53800017 	ldw	r14,0(r10)
    8a00:	6fc00015 	stw	ra,0(r13)
    8a04:	5bc00015 	stw	r15,0(r11)
    8a08:	4b800015 	stw	r14,0(r9)
    8a0c:	18c00404 	addi	r3,r3,16
    8a10:	39c00404 	addi	r7,r7,16
    8a14:	42000404 	addi	r8,r8,16
    8a18:	6b400404 	addi	r13,r13,16
    8a1c:	63000404 	addi	r12,r12,16
    8a20:	5ac00404 	addi	r11,r11,16
    8a24:	52800404 	addi	r10,r10,16
    8a28:	4a400404 	addi	r9,r9,16
    8a2c:	1c3fef1e 	bne	r3,r16,89ec <__alt_data_end+0xf00089ec>
    8a30:	89c00044 	addi	r7,r17,1
    8a34:	380e913a 	slli	r7,r7,4
    8a38:	310003cc 	andi	r4,r6,15
    8a3c:	02c000c4 	movi	r11,3
    8a40:	11c7883a 	add	r3,r2,r7
    8a44:	29cb883a 	add	r5,r5,r7
    8a48:	5900212e 	bgeu	r11,r4,8ad0 <memcpy+0x140>
    8a4c:	1813883a 	mov	r9,r3
    8a50:	2811883a 	mov	r8,r5
    8a54:	200f883a 	mov	r7,r4
    8a58:	42800017 	ldw	r10,0(r8)
    8a5c:	4a400104 	addi	r9,r9,4
    8a60:	39ffff04 	addi	r7,r7,-4
    8a64:	4abfff15 	stw	r10,-4(r9)
    8a68:	42000104 	addi	r8,r8,4
    8a6c:	59fffa36 	bltu	r11,r7,8a58 <__alt_data_end+0xf0008a58>
    8a70:	213fff04 	addi	r4,r4,-4
    8a74:	2008d0ba 	srli	r4,r4,2
    8a78:	318000cc 	andi	r6,r6,3
    8a7c:	21000044 	addi	r4,r4,1
    8a80:	2109883a 	add	r4,r4,r4
    8a84:	2109883a 	add	r4,r4,r4
    8a88:	1907883a 	add	r3,r3,r4
    8a8c:	290b883a 	add	r5,r5,r4
    8a90:	30000626 	beq	r6,zero,8aac <memcpy+0x11c>
    8a94:	198d883a 	add	r6,r3,r6
    8a98:	29c00003 	ldbu	r7,0(r5)
    8a9c:	18c00044 	addi	r3,r3,1
    8aa0:	29400044 	addi	r5,r5,1
    8aa4:	19ffffc5 	stb	r7,-1(r3)
    8aa8:	19bffb1e 	bne	r3,r6,8a98 <__alt_data_end+0xf0008a98>
    8aac:	dfc00217 	ldw	ra,8(sp)
    8ab0:	dc400117 	ldw	r17,4(sp)
    8ab4:	dc000017 	ldw	r16,0(sp)
    8ab8:	dec00304 	addi	sp,sp,12
    8abc:	f800283a 	ret
    8ac0:	2007883a 	mov	r3,r4
    8ac4:	003ff206 	br	8a90 <__alt_data_end+0xf0008a90>
    8ac8:	2007883a 	mov	r3,r4
    8acc:	003ff106 	br	8a94 <__alt_data_end+0xf0008a94>
    8ad0:	200d883a 	mov	r6,r4
    8ad4:	003fee06 	br	8a90 <__alt_data_end+0xf0008a90>

00008ad8 <memset>:
    8ad8:	20c000cc 	andi	r3,r4,3
    8adc:	2005883a 	mov	r2,r4
    8ae0:	18004426 	beq	r3,zero,8bf4 <memset+0x11c>
    8ae4:	31ffffc4 	addi	r7,r6,-1
    8ae8:	30004026 	beq	r6,zero,8bec <memset+0x114>
    8aec:	2813883a 	mov	r9,r5
    8af0:	200d883a 	mov	r6,r4
    8af4:	2007883a 	mov	r3,r4
    8af8:	00000406 	br	8b0c <memset+0x34>
    8afc:	3a3fffc4 	addi	r8,r7,-1
    8b00:	31800044 	addi	r6,r6,1
    8b04:	38003926 	beq	r7,zero,8bec <memset+0x114>
    8b08:	400f883a 	mov	r7,r8
    8b0c:	18c00044 	addi	r3,r3,1
    8b10:	32400005 	stb	r9,0(r6)
    8b14:	1a0000cc 	andi	r8,r3,3
    8b18:	403ff81e 	bne	r8,zero,8afc <__alt_data_end+0xf0008afc>
    8b1c:	010000c4 	movi	r4,3
    8b20:	21c02d2e 	bgeu	r4,r7,8bd8 <memset+0x100>
    8b24:	29003fcc 	andi	r4,r5,255
    8b28:	200c923a 	slli	r6,r4,8
    8b2c:	3108b03a 	or	r4,r6,r4
    8b30:	200c943a 	slli	r6,r4,16
    8b34:	218cb03a 	or	r6,r4,r6
    8b38:	010003c4 	movi	r4,15
    8b3c:	21c0182e 	bgeu	r4,r7,8ba0 <memset+0xc8>
    8b40:	3b3ffc04 	addi	r12,r7,-16
    8b44:	6018d13a 	srli	r12,r12,4
    8b48:	1a000104 	addi	r8,r3,4
    8b4c:	1ac00204 	addi	r11,r3,8
    8b50:	6008913a 	slli	r4,r12,4
    8b54:	1a800304 	addi	r10,r3,12
    8b58:	1813883a 	mov	r9,r3
    8b5c:	21000504 	addi	r4,r4,20
    8b60:	1909883a 	add	r4,r3,r4
    8b64:	49800015 	stw	r6,0(r9)
    8b68:	41800015 	stw	r6,0(r8)
    8b6c:	59800015 	stw	r6,0(r11)
    8b70:	51800015 	stw	r6,0(r10)
    8b74:	42000404 	addi	r8,r8,16
    8b78:	4a400404 	addi	r9,r9,16
    8b7c:	5ac00404 	addi	r11,r11,16
    8b80:	52800404 	addi	r10,r10,16
    8b84:	413ff71e 	bne	r8,r4,8b64 <__alt_data_end+0xf0008b64>
    8b88:	63000044 	addi	r12,r12,1
    8b8c:	6018913a 	slli	r12,r12,4
    8b90:	39c003cc 	andi	r7,r7,15
    8b94:	010000c4 	movi	r4,3
    8b98:	1b07883a 	add	r3,r3,r12
    8b9c:	21c00e2e 	bgeu	r4,r7,8bd8 <memset+0x100>
    8ba0:	1813883a 	mov	r9,r3
    8ba4:	3811883a 	mov	r8,r7
    8ba8:	010000c4 	movi	r4,3
    8bac:	49800015 	stw	r6,0(r9)
    8bb0:	423fff04 	addi	r8,r8,-4
    8bb4:	4a400104 	addi	r9,r9,4
    8bb8:	223ffc36 	bltu	r4,r8,8bac <__alt_data_end+0xf0008bac>
    8bbc:	393fff04 	addi	r4,r7,-4
    8bc0:	2008d0ba 	srli	r4,r4,2
    8bc4:	39c000cc 	andi	r7,r7,3
    8bc8:	21000044 	addi	r4,r4,1
    8bcc:	2109883a 	add	r4,r4,r4
    8bd0:	2109883a 	add	r4,r4,r4
    8bd4:	1907883a 	add	r3,r3,r4
    8bd8:	38000526 	beq	r7,zero,8bf0 <memset+0x118>
    8bdc:	19cf883a 	add	r7,r3,r7
    8be0:	19400005 	stb	r5,0(r3)
    8be4:	18c00044 	addi	r3,r3,1
    8be8:	38fffd1e 	bne	r7,r3,8be0 <__alt_data_end+0xf0008be0>
    8bec:	f800283a 	ret
    8bf0:	f800283a 	ret
    8bf4:	2007883a 	mov	r3,r4
    8bf8:	300f883a 	mov	r7,r6
    8bfc:	003fc706 	br	8b1c <__alt_data_end+0xf0008b1c>

00008c00 <_printf_r>:
    8c00:	defffd04 	addi	sp,sp,-12
    8c04:	2805883a 	mov	r2,r5
    8c08:	dfc00015 	stw	ra,0(sp)
    8c0c:	d9800115 	stw	r6,4(sp)
    8c10:	d9c00215 	stw	r7,8(sp)
    8c14:	21400217 	ldw	r5,8(r4)
    8c18:	d9c00104 	addi	r7,sp,4
    8c1c:	100d883a 	mov	r6,r2
    8c20:	000b0f00 	call	b0f0 <___vfprintf_internal_r>
    8c24:	dfc00017 	ldw	ra,0(sp)
    8c28:	dec00304 	addi	sp,sp,12
    8c2c:	f800283a 	ret

00008c30 <printf>:
    8c30:	defffc04 	addi	sp,sp,-16
    8c34:	dfc00015 	stw	ra,0(sp)
    8c38:	d9400115 	stw	r5,4(sp)
    8c3c:	d9800215 	stw	r6,8(sp)
    8c40:	d9c00315 	stw	r7,12(sp)
    8c44:	00820034 	movhi	r2,2048
    8c48:	1089f404 	addi	r2,r2,10192
    8c4c:	10800017 	ldw	r2,0(r2)
    8c50:	200b883a 	mov	r5,r4
    8c54:	d9800104 	addi	r6,sp,4
    8c58:	11000217 	ldw	r4,8(r2)
    8c5c:	000d2e80 	call	d2e8 <__vfprintf_internal>
    8c60:	dfc00017 	ldw	ra,0(sp)
    8c64:	dec00404 	addi	sp,sp,16
    8c68:	f800283a 	ret

00008c6c <_puts_r>:
    8c6c:	defff604 	addi	sp,sp,-40
    8c70:	dc000715 	stw	r16,28(sp)
    8c74:	2021883a 	mov	r16,r4
    8c78:	2809883a 	mov	r4,r5
    8c7c:	dc400815 	stw	r17,32(sp)
    8c80:	dfc00915 	stw	ra,36(sp)
    8c84:	2823883a 	mov	r17,r5
    8c88:	0008e800 	call	8e80 <strlen>
    8c8c:	10c00044 	addi	r3,r2,1
    8c90:	d8800115 	stw	r2,4(sp)
    8c94:	00820034 	movhi	r2,2048
    8c98:	10810204 	addi	r2,r2,1032
    8c9c:	d8800215 	stw	r2,8(sp)
    8ca0:	00800044 	movi	r2,1
    8ca4:	d8800315 	stw	r2,12(sp)
    8ca8:	00800084 	movi	r2,2
    8cac:	dc400015 	stw	r17,0(sp)
    8cb0:	d8c00615 	stw	r3,24(sp)
    8cb4:	dec00415 	stw	sp,16(sp)
    8cb8:	d8800515 	stw	r2,20(sp)
    8cbc:	80000226 	beq	r16,zero,8cc8 <_puts_r+0x5c>
    8cc0:	80800e17 	ldw	r2,56(r16)
    8cc4:	10001426 	beq	r2,zero,8d18 <_puts_r+0xac>
    8cc8:	81400217 	ldw	r5,8(r16)
    8ccc:	2880030b 	ldhu	r2,12(r5)
    8cd0:	10c8000c 	andi	r3,r2,8192
    8cd4:	1800061e 	bne	r3,zero,8cf0 <_puts_r+0x84>
    8cd8:	29001917 	ldw	r4,100(r5)
    8cdc:	00f7ffc4 	movi	r3,-8193
    8ce0:	10880014 	ori	r2,r2,8192
    8ce4:	20c6703a 	and	r3,r4,r3
    8ce8:	2880030d 	sth	r2,12(r5)
    8cec:	28c01915 	stw	r3,100(r5)
    8cf0:	d9800404 	addi	r6,sp,16
    8cf4:	8009883a 	mov	r4,r16
    8cf8:	000f8180 	call	f818 <__sfvwrite_r>
    8cfc:	1000091e 	bne	r2,zero,8d24 <_puts_r+0xb8>
    8d00:	00800284 	movi	r2,10
    8d04:	dfc00917 	ldw	ra,36(sp)
    8d08:	dc400817 	ldw	r17,32(sp)
    8d0c:	dc000717 	ldw	r16,28(sp)
    8d10:	dec00a04 	addi	sp,sp,40
    8d14:	f800283a 	ret
    8d18:	8009883a 	mov	r4,r16
    8d1c:	000f3940 	call	f394 <__sinit>
    8d20:	003fe906 	br	8cc8 <__alt_data_end+0xf0008cc8>
    8d24:	00bfffc4 	movi	r2,-1
    8d28:	003ff606 	br	8d04 <__alt_data_end+0xf0008d04>

00008d2c <puts>:
    8d2c:	00820034 	movhi	r2,2048
    8d30:	1089f404 	addi	r2,r2,10192
    8d34:	200b883a 	mov	r5,r4
    8d38:	11000017 	ldw	r4,0(r2)
    8d3c:	0008c6c1 	jmpi	8c6c <_puts_r>

00008d40 <srand>:
    8d40:	00820034 	movhi	r2,2048
    8d44:	1089f404 	addi	r2,r2,10192
    8d48:	10800017 	ldw	r2,0(r2)
    8d4c:	11002915 	stw	r4,164(r2)
    8d50:	10002a15 	stw	zero,168(r2)
    8d54:	f800283a 	ret

00008d58 <rand>:
    8d58:	00820034 	movhi	r2,2048
    8d5c:	defffe04 	addi	sp,sp,-8
    8d60:	1089f404 	addi	r2,r2,10192
    8d64:	dc000015 	stw	r16,0(sp)
    8d68:	14000017 	ldw	r16,0(r2)
    8d6c:	dfc00115 	stw	ra,4(sp)
    8d70:	01932574 	movhi	r6,19605
    8d74:	81002917 	ldw	r4,164(r16)
    8d78:	81402a17 	ldw	r5,168(r16)
    8d7c:	01d614b4 	movhi	r7,22610
    8d80:	319fcb44 	addi	r6,r6,32557
    8d84:	39fd0b44 	addi	r7,r7,-3027
    8d88:	00157080 	call	15708 <__muldi3>
    8d8c:	11000044 	addi	r4,r2,1
    8d90:	2085803a 	cmpltu	r2,r4,r2
    8d94:	10c7883a 	add	r3,r2,r3
    8d98:	00a00034 	movhi	r2,32768
    8d9c:	10bfffc4 	addi	r2,r2,-1
    8da0:	1884703a 	and	r2,r3,r2
    8da4:	81002915 	stw	r4,164(r16)
    8da8:	80c02a15 	stw	r3,168(r16)
    8dac:	dfc00117 	ldw	ra,4(sp)
    8db0:	dc000017 	ldw	r16,0(sp)
    8db4:	dec00204 	addi	sp,sp,8
    8db8:	f800283a 	ret

00008dbc <_sprintf_r>:
    8dbc:	deffe404 	addi	sp,sp,-112
    8dc0:	2807883a 	mov	r3,r5
    8dc4:	dfc01a15 	stw	ra,104(sp)
    8dc8:	d9c01b15 	stw	r7,108(sp)
    8dcc:	00a00034 	movhi	r2,32768
    8dd0:	10bfffc4 	addi	r2,r2,-1
    8dd4:	02008204 	movi	r8,520
    8dd8:	d8800215 	stw	r2,8(sp)
    8ddc:	d8800515 	stw	r2,20(sp)
    8de0:	d9c01b04 	addi	r7,sp,108
    8de4:	d80b883a 	mov	r5,sp
    8de8:	00bfffc4 	movi	r2,-1
    8dec:	d8c00015 	stw	r3,0(sp)
    8df0:	d8c00415 	stw	r3,16(sp)
    8df4:	da00030d 	sth	r8,12(sp)
    8df8:	d880038d 	sth	r2,14(sp)
    8dfc:	0008f180 	call	8f18 <___svfprintf_internal_r>
    8e00:	d8c00017 	ldw	r3,0(sp)
    8e04:	18000005 	stb	zero,0(r3)
    8e08:	dfc01a17 	ldw	ra,104(sp)
    8e0c:	dec01c04 	addi	sp,sp,112
    8e10:	f800283a 	ret

00008e14 <sprintf>:
    8e14:	deffe304 	addi	sp,sp,-116
    8e18:	2007883a 	mov	r3,r4
    8e1c:	dfc01a15 	stw	ra,104(sp)
    8e20:	d9801b15 	stw	r6,108(sp)
    8e24:	d9c01c15 	stw	r7,112(sp)
    8e28:	01020034 	movhi	r4,2048
    8e2c:	2109f404 	addi	r4,r4,10192
    8e30:	21000017 	ldw	r4,0(r4)
    8e34:	00a00034 	movhi	r2,32768
    8e38:	10bfffc4 	addi	r2,r2,-1
    8e3c:	280d883a 	mov	r6,r5
    8e40:	02008204 	movi	r8,520
    8e44:	d8800215 	stw	r2,8(sp)
    8e48:	d8800515 	stw	r2,20(sp)
    8e4c:	d9c01b04 	addi	r7,sp,108
    8e50:	d80b883a 	mov	r5,sp
    8e54:	00bfffc4 	movi	r2,-1
    8e58:	d8c00015 	stw	r3,0(sp)
    8e5c:	d8c00415 	stw	r3,16(sp)
    8e60:	da00030d 	sth	r8,12(sp)
    8e64:	d880038d 	sth	r2,14(sp)
    8e68:	0008f180 	call	8f18 <___svfprintf_internal_r>
    8e6c:	d8c00017 	ldw	r3,0(sp)
    8e70:	18000005 	stb	zero,0(r3)
    8e74:	dfc01a17 	ldw	ra,104(sp)
    8e78:	dec01d04 	addi	sp,sp,116
    8e7c:	f800283a 	ret

00008e80 <strlen>:
    8e80:	208000cc 	andi	r2,r4,3
    8e84:	10002026 	beq	r2,zero,8f08 <strlen+0x88>
    8e88:	20800007 	ldb	r2,0(r4)
    8e8c:	10002026 	beq	r2,zero,8f10 <strlen+0x90>
    8e90:	2005883a 	mov	r2,r4
    8e94:	00000206 	br	8ea0 <strlen+0x20>
    8e98:	10c00007 	ldb	r3,0(r2)
    8e9c:	18001826 	beq	r3,zero,8f00 <strlen+0x80>
    8ea0:	10800044 	addi	r2,r2,1
    8ea4:	10c000cc 	andi	r3,r2,3
    8ea8:	183ffb1e 	bne	r3,zero,8e98 <__alt_data_end+0xf0008e98>
    8eac:	10c00017 	ldw	r3,0(r2)
    8eb0:	01ffbff4 	movhi	r7,65279
    8eb4:	39ffbfc4 	addi	r7,r7,-257
    8eb8:	00ca303a 	nor	r5,zero,r3
    8ebc:	01a02074 	movhi	r6,32897
    8ec0:	19c7883a 	add	r3,r3,r7
    8ec4:	31a02004 	addi	r6,r6,-32640
    8ec8:	1946703a 	and	r3,r3,r5
    8ecc:	1986703a 	and	r3,r3,r6
    8ed0:	1800091e 	bne	r3,zero,8ef8 <strlen+0x78>
    8ed4:	10800104 	addi	r2,r2,4
    8ed8:	10c00017 	ldw	r3,0(r2)
    8edc:	19cb883a 	add	r5,r3,r7
    8ee0:	00c6303a 	nor	r3,zero,r3
    8ee4:	28c6703a 	and	r3,r5,r3
    8ee8:	1986703a 	and	r3,r3,r6
    8eec:	183ff926 	beq	r3,zero,8ed4 <__alt_data_end+0xf0008ed4>
    8ef0:	00000106 	br	8ef8 <strlen+0x78>
    8ef4:	10800044 	addi	r2,r2,1
    8ef8:	10c00007 	ldb	r3,0(r2)
    8efc:	183ffd1e 	bne	r3,zero,8ef4 <__alt_data_end+0xf0008ef4>
    8f00:	1105c83a 	sub	r2,r2,r4
    8f04:	f800283a 	ret
    8f08:	2005883a 	mov	r2,r4
    8f0c:	003fe706 	br	8eac <__alt_data_end+0xf0008eac>
    8f10:	0005883a 	mov	r2,zero
    8f14:	f800283a 	ret

00008f18 <___svfprintf_internal_r>:
    8f18:	deffb704 	addi	sp,sp,-292
    8f1c:	dfc04815 	stw	ra,288(sp)
    8f20:	ddc04615 	stw	r23,280(sp)
    8f24:	d9402c15 	stw	r5,176(sp)
    8f28:	d9003915 	stw	r4,228(sp)
    8f2c:	302f883a 	mov	r23,r6
    8f30:	d9c02d15 	stw	r7,180(sp)
    8f34:	df004715 	stw	fp,284(sp)
    8f38:	dd804515 	stw	r22,276(sp)
    8f3c:	dd404415 	stw	r21,272(sp)
    8f40:	dd004315 	stw	r20,268(sp)
    8f44:	dcc04215 	stw	r19,264(sp)
    8f48:	dc804115 	stw	r18,260(sp)
    8f4c:	dc404015 	stw	r17,256(sp)
    8f50:	dc003f15 	stw	r16,252(sp)
    8f54:	000ff080 	call	ff08 <_localeconv_r>
    8f58:	10800017 	ldw	r2,0(r2)
    8f5c:	1009883a 	mov	r4,r2
    8f60:	d8803415 	stw	r2,208(sp)
    8f64:	0008e800 	call	8e80 <strlen>
    8f68:	d8c02c17 	ldw	r3,176(sp)
    8f6c:	d8803815 	stw	r2,224(sp)
    8f70:	1880030b 	ldhu	r2,12(r3)
    8f74:	1080200c 	andi	r2,r2,128
    8f78:	10000226 	beq	r2,zero,8f84 <___svfprintf_internal_r+0x6c>
    8f7c:	18800417 	ldw	r2,16(r3)
    8f80:	10067f26 	beq	r2,zero,a980 <___svfprintf_internal_r+0x1a68>
    8f84:	dcc03917 	ldw	r19,228(sp)
    8f88:	d8c00404 	addi	r3,sp,16
    8f8c:	05420034 	movhi	r21,2048
    8f90:	d9001e04 	addi	r4,sp,120
    8f94:	ad411384 	addi	r21,r21,1102
    8f98:	d8c01e15 	stw	r3,120(sp)
    8f9c:	d8002015 	stw	zero,128(sp)
    8fa0:	d8001f15 	stw	zero,124(sp)
    8fa4:	d8003315 	stw	zero,204(sp)
    8fa8:	d8003615 	stw	zero,216(sp)
    8fac:	d8003715 	stw	zero,220(sp)
    8fb0:	1811883a 	mov	r8,r3
    8fb4:	d8003a15 	stw	zero,232(sp)
    8fb8:	d8003b15 	stw	zero,236(sp)
    8fbc:	d8002f15 	stw	zero,188(sp)
    8fc0:	d9002815 	stw	r4,160(sp)
    8fc4:	b8800007 	ldb	r2,0(r23)
    8fc8:	10026726 	beq	r2,zero,9968 <___svfprintf_internal_r+0xa50>
    8fcc:	00c00944 	movi	r3,37
    8fd0:	b821883a 	mov	r16,r23
    8fd4:	10c0021e 	bne	r2,r3,8fe0 <___svfprintf_internal_r+0xc8>
    8fd8:	00001406 	br	902c <___svfprintf_internal_r+0x114>
    8fdc:	10c00326 	beq	r2,r3,8fec <___svfprintf_internal_r+0xd4>
    8fe0:	84000044 	addi	r16,r16,1
    8fe4:	80800007 	ldb	r2,0(r16)
    8fe8:	103ffc1e 	bne	r2,zero,8fdc <__alt_data_end+0xf0008fdc>
    8fec:	85e3c83a 	sub	r17,r16,r23
    8ff0:	88000e26 	beq	r17,zero,902c <___svfprintf_internal_r+0x114>
    8ff4:	d8c02017 	ldw	r3,128(sp)
    8ff8:	d8801f17 	ldw	r2,124(sp)
    8ffc:	45c00015 	stw	r23,0(r8)
    9000:	1c47883a 	add	r3,r3,r17
    9004:	10800044 	addi	r2,r2,1
    9008:	d8c02015 	stw	r3,128(sp)
    900c:	44400115 	stw	r17,4(r8)
    9010:	d8801f15 	stw	r2,124(sp)
    9014:	00c001c4 	movi	r3,7
    9018:	18809716 	blt	r3,r2,9278 <___svfprintf_internal_r+0x360>
    901c:	42000204 	addi	r8,r8,8
    9020:	d9402f17 	ldw	r5,188(sp)
    9024:	2c4b883a 	add	r5,r5,r17
    9028:	d9402f15 	stw	r5,188(sp)
    902c:	80800007 	ldb	r2,0(r16)
    9030:	10009826 	beq	r2,zero,9294 <___svfprintf_internal_r+0x37c>
    9034:	84400047 	ldb	r17,1(r16)
    9038:	00bfffc4 	movi	r2,-1
    903c:	85c00044 	addi	r23,r16,1
    9040:	d8002785 	stb	zero,158(sp)
    9044:	0007883a 	mov	r3,zero
    9048:	000f883a 	mov	r7,zero
    904c:	d8802915 	stw	r2,164(sp)
    9050:	d8003115 	stw	zero,196(sp)
    9054:	0025883a 	mov	r18,zero
    9058:	01401604 	movi	r5,88
    905c:	01800244 	movi	r6,9
    9060:	02800a84 	movi	r10,42
    9064:	02401b04 	movi	r9,108
    9068:	bdc00044 	addi	r23,r23,1
    906c:	88bff804 	addi	r2,r17,-32
    9070:	2882f036 	bltu	r5,r2,9c34 <___svfprintf_internal_r+0xd1c>
    9074:	100490ba 	slli	r2,r2,2
    9078:	01000074 	movhi	r4,1
    907c:	21242304 	addi	r4,r4,-28532
    9080:	1105883a 	add	r2,r2,r4
    9084:	10800017 	ldw	r2,0(r2)
    9088:	1000683a 	jmp	r2
    908c:	00009b9c 	xori	zero,zero,622
    9090:	00009c34 	movhi	zero,624
    9094:	00009c34 	movhi	zero,624
    9098:	00009b90 	cmplti	zero,zero,622
    909c:	00009c34 	movhi	zero,624
    90a0:	00009c34 	movhi	zero,624
    90a4:	00009c34 	movhi	zero,624
    90a8:	00009c34 	movhi	zero,624
    90ac:	00009c34 	movhi	zero,624
    90b0:	00009c34 	movhi	zero,624
    90b4:	000092f0 	cmpltui	zero,zero,587
    90b8:	00009acc 	andi	zero,zero,619
    90bc:	00009c34 	movhi	zero,624
    90c0:	00009200 	call	920 <xEventGroupCreate+0x3c>
    90c4:	00009318 	cmpnei	zero,zero,588
    90c8:	00009c34 	movhi	zero,624
    90cc:	0000938c 	andi	zero,zero,590
    90d0:	00009358 	cmpnei	zero,zero,589
    90d4:	00009358 	cmpnei	zero,zero,589
    90d8:	00009358 	cmpnei	zero,zero,589
    90dc:	00009358 	cmpnei	zero,zero,589
    90e0:	00009358 	cmpnei	zero,zero,589
    90e4:	00009358 	cmpnei	zero,zero,589
    90e8:	00009358 	cmpnei	zero,zero,589
    90ec:	00009358 	cmpnei	zero,zero,589
    90f0:	00009358 	cmpnei	zero,zero,589
    90f4:	00009c34 	movhi	zero,624
    90f8:	00009c34 	movhi	zero,624
    90fc:	00009c34 	movhi	zero,624
    9100:	00009c34 	movhi	zero,624
    9104:	00009c34 	movhi	zero,624
    9108:	00009c34 	movhi	zero,624
    910c:	00009c34 	movhi	zero,624
    9110:	00009c34 	movhi	zero,624
    9114:	00009c34 	movhi	zero,624
    9118:	00009c34 	movhi	zero,624
    911c:	00009444 	movi	zero,593
    9120:	00009398 	cmpnei	zero,zero,590
    9124:	00009c34 	movhi	zero,624
    9128:	00009398 	cmpnei	zero,zero,590
    912c:	00009c34 	movhi	zero,624
    9130:	00009c34 	movhi	zero,624
    9134:	00009c34 	movhi	zero,624
    9138:	00009c34 	movhi	zero,624
    913c:	00009438 	rdprs	zero,zero,592
    9140:	00009c34 	movhi	zero,624
    9144:	00009c34 	movhi	zero,624
    9148:	00009500 	call	950 <xEventGroupSync+0x18>
    914c:	00009c34 	movhi	zero,624
    9150:	00009c34 	movhi	zero,624
    9154:	00009c34 	movhi	zero,624
    9158:	00009c34 	movhi	zero,624
    915c:	00009c34 	movhi	zero,624
    9160:	00009970 	cmpltui	zero,zero,613
    9164:	00009c34 	movhi	zero,624
    9168:	00009c34 	movhi	zero,624
    916c:	000099d0 	cmplti	zero,zero,615
    9170:	00009c34 	movhi	zero,624
    9174:	00009c34 	movhi	zero,624
    9178:	00009c34 	movhi	zero,624
    917c:	00009c34 	movhi	zero,624
    9180:	00009c34 	movhi	zero,624
    9184:	00009c34 	movhi	zero,624
    9188:	00009c34 	movhi	zero,624
    918c:	00009c34 	movhi	zero,624
    9190:	00009c34 	movhi	zero,624
    9194:	00009c34 	movhi	zero,624
    9198:	00009a80 	call	9a8 <xEventGroupSync+0x70>
    919c:	00009bbc 	xorhi	zero,zero,622
    91a0:	00009398 	cmpnei	zero,zero,590
    91a4:	00009398 	cmpnei	zero,zero,590
    91a8:	00009398 	cmpnei	zero,zero,590
    91ac:	00009c10 	cmplti	zero,zero,624
    91b0:	00009bbc 	xorhi	zero,zero,622
    91b4:	00009c34 	movhi	zero,624
    91b8:	00009c34 	movhi	zero,624
    91bc:	00009bcc 	andi	zero,zero,623
    91c0:	00009c34 	movhi	zero,624
    91c4:	00009bdc 	xori	zero,zero,623
    91c8:	00009abc 	xorhi	zero,zero,618
    91cc:	0000920c 	andi	zero,zero,584
    91d0:	00009adc 	xori	zero,zero,619
    91d4:	00009c34 	movhi	zero,624
    91d8:	00009ae8 	cmpgeui	zero,zero,619
    91dc:	00009c34 	movhi	zero,624
    91e0:	00009b44 	movi	zero,621
    91e4:	00009c34 	movhi	zero,624
    91e8:	00009c34 	movhi	zero,624
    91ec:	00009b54 	movui	zero,621
    91f0:	d9003117 	ldw	r4,196(sp)
    91f4:	d8802d15 	stw	r2,180(sp)
    91f8:	0109c83a 	sub	r4,zero,r4
    91fc:	d9003115 	stw	r4,196(sp)
    9200:	94800114 	ori	r18,r18,4
    9204:	bc400007 	ldb	r17,0(r23)
    9208:	003f9706 	br	9068 <__alt_data_end+0xf0009068>
    920c:	00800c04 	movi	r2,48
    9210:	d9002d17 	ldw	r4,180(sp)
    9214:	d9402917 	ldw	r5,164(sp)
    9218:	d8802705 	stb	r2,156(sp)
    921c:	00801e04 	movi	r2,120
    9220:	d8802745 	stb	r2,157(sp)
    9224:	d8002785 	stb	zero,158(sp)
    9228:	20c00104 	addi	r3,r4,4
    922c:	25000017 	ldw	r20,0(r4)
    9230:	002d883a 	mov	r22,zero
    9234:	90800094 	ori	r2,r18,2
    9238:	28028616 	blt	r5,zero,9c54 <___svfprintf_internal_r+0xd3c>
    923c:	00bfdfc4 	movi	r2,-129
    9240:	90a4703a 	and	r18,r18,r2
    9244:	d8c02d15 	stw	r3,180(sp)
    9248:	94800094 	ori	r18,r18,2
    924c:	a002731e 	bne	r20,zero,9c1c <___svfprintf_internal_r+0xd04>
    9250:	00820034 	movhi	r2,2048
    9254:	10810c04 	addi	r2,r2,1072
    9258:	d8803a15 	stw	r2,232(sp)
    925c:	04401e04 	movi	r17,120
    9260:	d8c02917 	ldw	r3,164(sp)
    9264:	0039883a 	mov	fp,zero
    9268:	1801d526 	beq	r3,zero,99c0 <___svfprintf_internal_r+0xaa8>
    926c:	0029883a 	mov	r20,zero
    9270:	002d883a 	mov	r22,zero
    9274:	0001f106 	br	9a3c <___svfprintf_internal_r+0xb24>
    9278:	d9402c17 	ldw	r5,176(sp)
    927c:	d9801e04 	addi	r6,sp,120
    9280:	9809883a 	mov	r4,r19
    9284:	00123800 	call	12380 <__ssprint_r>
    9288:	1000081e 	bne	r2,zero,92ac <___svfprintf_internal_r+0x394>
    928c:	da000404 	addi	r8,sp,16
    9290:	003f6306 	br	9020 <__alt_data_end+0xf0009020>
    9294:	d8802017 	ldw	r2,128(sp)
    9298:	10000426 	beq	r2,zero,92ac <___svfprintf_internal_r+0x394>
    929c:	d9402c17 	ldw	r5,176(sp)
    92a0:	d9003917 	ldw	r4,228(sp)
    92a4:	d9801e04 	addi	r6,sp,120
    92a8:	00123800 	call	12380 <__ssprint_r>
    92ac:	d8802c17 	ldw	r2,176(sp)
    92b0:	10c0030b 	ldhu	r3,12(r2)
    92b4:	d8802f17 	ldw	r2,188(sp)
    92b8:	18c0100c 	andi	r3,r3,64
    92bc:	1805f51e 	bne	r3,zero,aa94 <___svfprintf_internal_r+0x1b7c>
    92c0:	dfc04817 	ldw	ra,288(sp)
    92c4:	df004717 	ldw	fp,284(sp)
    92c8:	ddc04617 	ldw	r23,280(sp)
    92cc:	dd804517 	ldw	r22,276(sp)
    92d0:	dd404417 	ldw	r21,272(sp)
    92d4:	dd004317 	ldw	r20,268(sp)
    92d8:	dcc04217 	ldw	r19,264(sp)
    92dc:	dc804117 	ldw	r18,260(sp)
    92e0:	dc404017 	ldw	r17,256(sp)
    92e4:	dc003f17 	ldw	r16,252(sp)
    92e8:	dec04904 	addi	sp,sp,292
    92ec:	f800283a 	ret
    92f0:	d8802d17 	ldw	r2,180(sp)
    92f4:	d9002d17 	ldw	r4,180(sp)
    92f8:	10800017 	ldw	r2,0(r2)
    92fc:	d8803115 	stw	r2,196(sp)
    9300:	20800104 	addi	r2,r4,4
    9304:	d9003117 	ldw	r4,196(sp)
    9308:	203fb916 	blt	r4,zero,91f0 <__alt_data_end+0xf00091f0>
    930c:	d8802d15 	stw	r2,180(sp)
    9310:	bc400007 	ldb	r17,0(r23)
    9314:	003f5406 	br	9068 <__alt_data_end+0xf0009068>
    9318:	bc400007 	ldb	r17,0(r23)
    931c:	bac00044 	addi	r11,r23,1
    9320:	8a873926 	beq	r17,r10,b008 <___svfprintf_internal_r+0x20f0>
    9324:	88bff404 	addi	r2,r17,-48
    9328:	0009883a 	mov	r4,zero
    932c:	30868836 	bltu	r6,r2,ad50 <___svfprintf_internal_r+0x1e38>
    9330:	5c400007 	ldb	r17,0(r11)
    9334:	210002a4 	muli	r4,r4,10
    9338:	5dc00044 	addi	r23,r11,1
    933c:	b817883a 	mov	r11,r23
    9340:	2089883a 	add	r4,r4,r2
    9344:	88bff404 	addi	r2,r17,-48
    9348:	30bff92e 	bgeu	r6,r2,9330 <__alt_data_end+0xf0009330>
    934c:	2005d716 	blt	r4,zero,aaac <___svfprintf_internal_r+0x1b94>
    9350:	d9002915 	stw	r4,164(sp)
    9354:	003f4506 	br	906c <__alt_data_end+0xf000906c>
    9358:	b809883a 	mov	r4,r23
    935c:	d8003115 	stw	zero,196(sp)
    9360:	88bff404 	addi	r2,r17,-48
    9364:	0017883a 	mov	r11,zero
    9368:	24400007 	ldb	r17,0(r4)
    936c:	5ac002a4 	muli	r11,r11,10
    9370:	bdc00044 	addi	r23,r23,1
    9374:	b809883a 	mov	r4,r23
    9378:	12d7883a 	add	r11,r2,r11
    937c:	88bff404 	addi	r2,r17,-48
    9380:	30bff92e 	bgeu	r6,r2,9368 <__alt_data_end+0xf0009368>
    9384:	dac03115 	stw	r11,196(sp)
    9388:	003f3806 	br	906c <__alt_data_end+0xf000906c>
    938c:	94802014 	ori	r18,r18,128
    9390:	bc400007 	ldb	r17,0(r23)
    9394:	003f3406 	br	9068 <__alt_data_end+0xf0009068>
    9398:	18c03fcc 	andi	r3,r3,255
    939c:	1807471e 	bne	r3,zero,b0bc <___svfprintf_internal_r+0x21a4>
    93a0:	9080020c 	andi	r2,r18,8
    93a4:	10047d26 	beq	r2,zero,a59c <___svfprintf_internal_r+0x1684>
    93a8:	d8c02d17 	ldw	r3,180(sp)
    93ac:	d9002d17 	ldw	r4,180(sp)
    93b0:	d9402d17 	ldw	r5,180(sp)
    93b4:	18c00017 	ldw	r3,0(r3)
    93b8:	21000117 	ldw	r4,4(r4)
    93bc:	29400204 	addi	r5,r5,8
    93c0:	d8c03615 	stw	r3,216(sp)
    93c4:	d9003715 	stw	r4,220(sp)
    93c8:	d9402d15 	stw	r5,180(sp)
    93cc:	d9003617 	ldw	r4,216(sp)
    93d0:	d9403717 	ldw	r5,220(sp)
    93d4:	da003e15 	stw	r8,248(sp)
    93d8:	04000044 	movi	r16,1
    93dc:	00120a00 	call	120a0 <__fpclassifyd>
    93e0:	da003e17 	ldw	r8,248(sp)
    93e4:	14044b1e 	bne	r2,r16,a514 <___svfprintf_internal_r+0x15fc>
    93e8:	d9003617 	ldw	r4,216(sp)
    93ec:	d9403717 	ldw	r5,220(sp)
    93f0:	000d883a 	mov	r6,zero
    93f4:	000f883a 	mov	r7,zero
    93f8:	00074980 	call	7498 <__ledf2>
    93fc:	da003e17 	ldw	r8,248(sp)
    9400:	1005f316 	blt	r2,zero,abd0 <___svfprintf_internal_r+0x1cb8>
    9404:	df002783 	ldbu	fp,158(sp)
    9408:	008011c4 	movi	r2,71
    940c:	1445590e 	bge	r2,r17,a974 <___svfprintf_internal_r+0x1a5c>
    9410:	04020034 	movhi	r16,2048
    9414:	84010404 	addi	r16,r16,1040
    9418:	00c000c4 	movi	r3,3
    941c:	00bfdfc4 	movi	r2,-129
    9420:	d8c02a15 	stw	r3,168(sp)
    9424:	90a4703a 	and	r18,r18,r2
    9428:	d8c02e15 	stw	r3,184(sp)
    942c:	d8002915 	stw	zero,164(sp)
    9430:	d8003215 	stw	zero,200(sp)
    9434:	00006606 	br	95d0 <___svfprintf_internal_r+0x6b8>
    9438:	94800214 	ori	r18,r18,8
    943c:	bc400007 	ldb	r17,0(r23)
    9440:	003f0906 	br	9068 <__alt_data_end+0xf0009068>
    9444:	18c03fcc 	andi	r3,r3,255
    9448:	1807181e 	bne	r3,zero,b0ac <___svfprintf_internal_r+0x2194>
    944c:	94800414 	ori	r18,r18,16
    9450:	9080080c 	andi	r2,r18,32
    9454:	10039626 	beq	r2,zero,a2b0 <___svfprintf_internal_r+0x1398>
    9458:	d9402d17 	ldw	r5,180(sp)
    945c:	28800117 	ldw	r2,4(r5)
    9460:	2d000017 	ldw	r20,0(r5)
    9464:	29400204 	addi	r5,r5,8
    9468:	d9402d15 	stw	r5,180(sp)
    946c:	102d883a 	mov	r22,r2
    9470:	10039816 	blt	r2,zero,a2d4 <___svfprintf_internal_r+0x13bc>
    9474:	d9402917 	ldw	r5,164(sp)
    9478:	df002783 	ldbu	fp,158(sp)
    947c:	2803ab16 	blt	r5,zero,a32c <___svfprintf_internal_r+0x1414>
    9480:	00ffdfc4 	movi	r3,-129
    9484:	a584b03a 	or	r2,r20,r22
    9488:	90e4703a 	and	r18,r18,r3
    948c:	10014a26 	beq	r2,zero,99b8 <___svfprintf_internal_r+0xaa0>
    9490:	b0034b26 	beq	r22,zero,a1c0 <___svfprintf_internal_r+0x12a8>
    9494:	dc402a15 	stw	r17,168(sp)
    9498:	dc001e04 	addi	r16,sp,120
    949c:	b023883a 	mov	r17,r22
    94a0:	402d883a 	mov	r22,r8
    94a4:	a009883a 	mov	r4,r20
    94a8:	880b883a 	mov	r5,r17
    94ac:	01800284 	movi	r6,10
    94b0:	000f883a 	mov	r7,zero
    94b4:	0015ce00 	call	15ce0 <__umoddi3>
    94b8:	10800c04 	addi	r2,r2,48
    94bc:	843fffc4 	addi	r16,r16,-1
    94c0:	a009883a 	mov	r4,r20
    94c4:	880b883a 	mov	r5,r17
    94c8:	80800005 	stb	r2,0(r16)
    94cc:	01800284 	movi	r6,10
    94d0:	000f883a 	mov	r7,zero
    94d4:	00157680 	call	15768 <__udivdi3>
    94d8:	1029883a 	mov	r20,r2
    94dc:	10c4b03a 	or	r2,r2,r3
    94e0:	1823883a 	mov	r17,r3
    94e4:	103fef1e 	bne	r2,zero,94a4 <__alt_data_end+0xf00094a4>
    94e8:	d8c02817 	ldw	r3,160(sp)
    94ec:	dc402a17 	ldw	r17,168(sp)
    94f0:	b011883a 	mov	r8,r22
    94f4:	1c07c83a 	sub	r3,r3,r16
    94f8:	d8c02e15 	stw	r3,184(sp)
    94fc:	00002e06 	br	95b8 <___svfprintf_internal_r+0x6a0>
    9500:	18c03fcc 	andi	r3,r3,255
    9504:	1806e71e 	bne	r3,zero,b0a4 <___svfprintf_internal_r+0x218c>
    9508:	94800414 	ori	r18,r18,16
    950c:	9080080c 	andi	r2,r18,32
    9510:	1002d426 	beq	r2,zero,a064 <___svfprintf_internal_r+0x114c>
    9514:	d9402d17 	ldw	r5,180(sp)
    9518:	d8c02917 	ldw	r3,164(sp)
    951c:	d8002785 	stb	zero,158(sp)
    9520:	28800204 	addi	r2,r5,8
    9524:	2d000017 	ldw	r20,0(r5)
    9528:	2d800117 	ldw	r22,4(r5)
    952c:	18041516 	blt	r3,zero,a584 <___svfprintf_internal_r+0x166c>
    9530:	013fdfc4 	movi	r4,-129
    9534:	a586b03a 	or	r3,r20,r22
    9538:	d8802d15 	stw	r2,180(sp)
    953c:	9124703a 	and	r18,r18,r4
    9540:	1802d51e 	bne	r3,zero,a098 <___svfprintf_internal_r+0x1180>
    9544:	d9402917 	ldw	r5,164(sp)
    9548:	0039883a 	mov	fp,zero
    954c:	2806be26 	beq	r5,zero,b048 <___svfprintf_internal_r+0x2130>
    9550:	0029883a 	mov	r20,zero
    9554:	002d883a 	mov	r22,zero
    9558:	dc001e04 	addi	r16,sp,120
    955c:	a006d0fa 	srli	r3,r20,3
    9560:	b008977a 	slli	r4,r22,29
    9564:	b02cd0fa 	srli	r22,r22,3
    9568:	a50001cc 	andi	r20,r20,7
    956c:	a0800c04 	addi	r2,r20,48
    9570:	843fffc4 	addi	r16,r16,-1
    9574:	20e8b03a 	or	r20,r4,r3
    9578:	80800005 	stb	r2,0(r16)
    957c:	a586b03a 	or	r3,r20,r22
    9580:	183ff61e 	bne	r3,zero,955c <__alt_data_end+0xf000955c>
    9584:	90c0004c 	andi	r3,r18,1
    9588:	18013926 	beq	r3,zero,9a70 <___svfprintf_internal_r+0xb58>
    958c:	10803fcc 	andi	r2,r2,255
    9590:	1080201c 	xori	r2,r2,128
    9594:	10bfe004 	addi	r2,r2,-128
    9598:	00c00c04 	movi	r3,48
    959c:	10c13426 	beq	r2,r3,9a70 <___svfprintf_internal_r+0xb58>
    95a0:	80ffffc5 	stb	r3,-1(r16)
    95a4:	d8c02817 	ldw	r3,160(sp)
    95a8:	80bfffc4 	addi	r2,r16,-1
    95ac:	1021883a 	mov	r16,r2
    95b0:	1887c83a 	sub	r3,r3,r2
    95b4:	d8c02e15 	stw	r3,184(sp)
    95b8:	d8802e17 	ldw	r2,184(sp)
    95bc:	d9002917 	ldw	r4,164(sp)
    95c0:	1100010e 	bge	r2,r4,95c8 <___svfprintf_internal_r+0x6b0>
    95c4:	2005883a 	mov	r2,r4
    95c8:	d8802a15 	stw	r2,168(sp)
    95cc:	d8003215 	stw	zero,200(sp)
    95d0:	e7003fcc 	andi	fp,fp,255
    95d4:	e700201c 	xori	fp,fp,128
    95d8:	e73fe004 	addi	fp,fp,-128
    95dc:	e0000326 	beq	fp,zero,95ec <___svfprintf_internal_r+0x6d4>
    95e0:	d8c02a17 	ldw	r3,168(sp)
    95e4:	18c00044 	addi	r3,r3,1
    95e8:	d8c02a15 	stw	r3,168(sp)
    95ec:	90c0008c 	andi	r3,r18,2
    95f0:	d8c02b15 	stw	r3,172(sp)
    95f4:	18000326 	beq	r3,zero,9604 <___svfprintf_internal_r+0x6ec>
    95f8:	d8c02a17 	ldw	r3,168(sp)
    95fc:	18c00084 	addi	r3,r3,2
    9600:	d8c02a15 	stw	r3,168(sp)
    9604:	90c0210c 	andi	r3,r18,132
    9608:	d8c03015 	stw	r3,192(sp)
    960c:	1801a11e 	bne	r3,zero,9c94 <___svfprintf_internal_r+0xd7c>
    9610:	d9003117 	ldw	r4,196(sp)
    9614:	d8c02a17 	ldw	r3,168(sp)
    9618:	20e9c83a 	sub	r20,r4,r3
    961c:	05019d0e 	bge	zero,r20,9c94 <___svfprintf_internal_r+0xd7c>
    9620:	02400404 	movi	r9,16
    9624:	d8c02017 	ldw	r3,128(sp)
    9628:	d8801f17 	ldw	r2,124(sp)
    962c:	4d051b0e 	bge	r9,r20,aa9c <___svfprintf_internal_r+0x1b84>
    9630:	01420034 	movhi	r5,2048
    9634:	29411784 	addi	r5,r5,1118
    9638:	dc403c15 	stw	r17,240(sp)
    963c:	d9403515 	stw	r5,212(sp)
    9640:	a023883a 	mov	r17,r20
    9644:	482d883a 	mov	r22,r9
    9648:	9029883a 	mov	r20,r18
    964c:	070001c4 	movi	fp,7
    9650:	8025883a 	mov	r18,r16
    9654:	dc002c17 	ldw	r16,176(sp)
    9658:	00000306 	br	9668 <___svfprintf_internal_r+0x750>
    965c:	8c7ffc04 	addi	r17,r17,-16
    9660:	42000204 	addi	r8,r8,8
    9664:	b440130e 	bge	r22,r17,96b4 <___svfprintf_internal_r+0x79c>
    9668:	01020034 	movhi	r4,2048
    966c:	18c00404 	addi	r3,r3,16
    9670:	10800044 	addi	r2,r2,1
    9674:	21011784 	addi	r4,r4,1118
    9678:	41000015 	stw	r4,0(r8)
    967c:	45800115 	stw	r22,4(r8)
    9680:	d8c02015 	stw	r3,128(sp)
    9684:	d8801f15 	stw	r2,124(sp)
    9688:	e0bff40e 	bge	fp,r2,965c <__alt_data_end+0xf000965c>
    968c:	d9801e04 	addi	r6,sp,120
    9690:	800b883a 	mov	r5,r16
    9694:	9809883a 	mov	r4,r19
    9698:	00123800 	call	12380 <__ssprint_r>
    969c:	103f031e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    96a0:	8c7ffc04 	addi	r17,r17,-16
    96a4:	d8c02017 	ldw	r3,128(sp)
    96a8:	d8801f17 	ldw	r2,124(sp)
    96ac:	da000404 	addi	r8,sp,16
    96b0:	b47fed16 	blt	r22,r17,9668 <__alt_data_end+0xf0009668>
    96b4:	9021883a 	mov	r16,r18
    96b8:	a025883a 	mov	r18,r20
    96bc:	8829883a 	mov	r20,r17
    96c0:	dc403c17 	ldw	r17,240(sp)
    96c4:	d9403517 	ldw	r5,212(sp)
    96c8:	a0c7883a 	add	r3,r20,r3
    96cc:	10800044 	addi	r2,r2,1
    96d0:	41400015 	stw	r5,0(r8)
    96d4:	45000115 	stw	r20,4(r8)
    96d8:	d8c02015 	stw	r3,128(sp)
    96dc:	d8801f15 	stw	r2,124(sp)
    96e0:	010001c4 	movi	r4,7
    96e4:	20829f16 	blt	r4,r2,a164 <___svfprintf_internal_r+0x124c>
    96e8:	df002787 	ldb	fp,158(sp)
    96ec:	42000204 	addi	r8,r8,8
    96f0:	e0000c26 	beq	fp,zero,9724 <___svfprintf_internal_r+0x80c>
    96f4:	d8801f17 	ldw	r2,124(sp)
    96f8:	d9002784 	addi	r4,sp,158
    96fc:	18c00044 	addi	r3,r3,1
    9700:	10800044 	addi	r2,r2,1
    9704:	41000015 	stw	r4,0(r8)
    9708:	01000044 	movi	r4,1
    970c:	41000115 	stw	r4,4(r8)
    9710:	d8c02015 	stw	r3,128(sp)
    9714:	d8801f15 	stw	r2,124(sp)
    9718:	010001c4 	movi	r4,7
    971c:	20823816 	blt	r4,r2,a000 <___svfprintf_internal_r+0x10e8>
    9720:	42000204 	addi	r8,r8,8
    9724:	d8802b17 	ldw	r2,172(sp)
    9728:	10000c26 	beq	r2,zero,975c <___svfprintf_internal_r+0x844>
    972c:	d8801f17 	ldw	r2,124(sp)
    9730:	d9002704 	addi	r4,sp,156
    9734:	18c00084 	addi	r3,r3,2
    9738:	10800044 	addi	r2,r2,1
    973c:	41000015 	stw	r4,0(r8)
    9740:	01000084 	movi	r4,2
    9744:	41000115 	stw	r4,4(r8)
    9748:	d8c02015 	stw	r3,128(sp)
    974c:	d8801f15 	stw	r2,124(sp)
    9750:	010001c4 	movi	r4,7
    9754:	20823216 	blt	r4,r2,a020 <___svfprintf_internal_r+0x1108>
    9758:	42000204 	addi	r8,r8,8
    975c:	d9003017 	ldw	r4,192(sp)
    9760:	00802004 	movi	r2,128
    9764:	20819726 	beq	r4,r2,9dc4 <___svfprintf_internal_r+0xeac>
    9768:	d9402917 	ldw	r5,164(sp)
    976c:	d8802e17 	ldw	r2,184(sp)
    9770:	28adc83a 	sub	r22,r5,r2
    9774:	05802f0e 	bge	zero,r22,9834 <___svfprintf_internal_r+0x91c>
    9778:	07000404 	movi	fp,16
    977c:	d8801f17 	ldw	r2,124(sp)
    9780:	e583c00e 	bge	fp,r22,a684 <___svfprintf_internal_r+0x176c>
    9784:	01420034 	movhi	r5,2048
    9788:	29411384 	addi	r5,r5,1102
    978c:	dc402915 	stw	r17,164(sp)
    9790:	d9402b15 	stw	r5,172(sp)
    9794:	b023883a 	mov	r17,r22
    9798:	050001c4 	movi	r20,7
    979c:	902d883a 	mov	r22,r18
    97a0:	8025883a 	mov	r18,r16
    97a4:	dc002c17 	ldw	r16,176(sp)
    97a8:	00000306 	br	97b8 <___svfprintf_internal_r+0x8a0>
    97ac:	8c7ffc04 	addi	r17,r17,-16
    97b0:	42000204 	addi	r8,r8,8
    97b4:	e440110e 	bge	fp,r17,97fc <___svfprintf_internal_r+0x8e4>
    97b8:	18c00404 	addi	r3,r3,16
    97bc:	10800044 	addi	r2,r2,1
    97c0:	45400015 	stw	r21,0(r8)
    97c4:	47000115 	stw	fp,4(r8)
    97c8:	d8c02015 	stw	r3,128(sp)
    97cc:	d8801f15 	stw	r2,124(sp)
    97d0:	a0bff60e 	bge	r20,r2,97ac <__alt_data_end+0xf00097ac>
    97d4:	d9801e04 	addi	r6,sp,120
    97d8:	800b883a 	mov	r5,r16
    97dc:	9809883a 	mov	r4,r19
    97e0:	00123800 	call	12380 <__ssprint_r>
    97e4:	103eb11e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    97e8:	8c7ffc04 	addi	r17,r17,-16
    97ec:	d8c02017 	ldw	r3,128(sp)
    97f0:	d8801f17 	ldw	r2,124(sp)
    97f4:	da000404 	addi	r8,sp,16
    97f8:	e47fef16 	blt	fp,r17,97b8 <__alt_data_end+0xf00097b8>
    97fc:	9021883a 	mov	r16,r18
    9800:	b025883a 	mov	r18,r22
    9804:	882d883a 	mov	r22,r17
    9808:	dc402917 	ldw	r17,164(sp)
    980c:	d9002b17 	ldw	r4,172(sp)
    9810:	1d87883a 	add	r3,r3,r22
    9814:	10800044 	addi	r2,r2,1
    9818:	41000015 	stw	r4,0(r8)
    981c:	45800115 	stw	r22,4(r8)
    9820:	d8c02015 	stw	r3,128(sp)
    9824:	d8801f15 	stw	r2,124(sp)
    9828:	010001c4 	movi	r4,7
    982c:	2081ec16 	blt	r4,r2,9fe0 <___svfprintf_internal_r+0x10c8>
    9830:	42000204 	addi	r8,r8,8
    9834:	9080400c 	andi	r2,r18,256
    9838:	1001181e 	bne	r2,zero,9c9c <___svfprintf_internal_r+0xd84>
    983c:	d9402e17 	ldw	r5,184(sp)
    9840:	d8801f17 	ldw	r2,124(sp)
    9844:	44000015 	stw	r16,0(r8)
    9848:	1947883a 	add	r3,r3,r5
    984c:	10800044 	addi	r2,r2,1
    9850:	41400115 	stw	r5,4(r8)
    9854:	d8c02015 	stw	r3,128(sp)
    9858:	d8801f15 	stw	r2,124(sp)
    985c:	010001c4 	movi	r4,7
    9860:	2081d116 	blt	r4,r2,9fa8 <___svfprintf_internal_r+0x1090>
    9864:	42000204 	addi	r8,r8,8
    9868:	9480010c 	andi	r18,r18,4
    986c:	90003226 	beq	r18,zero,9938 <___svfprintf_internal_r+0xa20>
    9870:	d9403117 	ldw	r5,196(sp)
    9874:	d8802a17 	ldw	r2,168(sp)
    9878:	28a1c83a 	sub	r16,r5,r2
    987c:	04002e0e 	bge	zero,r16,9938 <___svfprintf_internal_r+0xa20>
    9880:	04400404 	movi	r17,16
    9884:	d8801f17 	ldw	r2,124(sp)
    9888:	8c04b90e 	bge	r17,r16,ab70 <___svfprintf_internal_r+0x1c58>
    988c:	01420034 	movhi	r5,2048
    9890:	29411784 	addi	r5,r5,1118
    9894:	d9403515 	stw	r5,212(sp)
    9898:	048001c4 	movi	r18,7
    989c:	dd002c17 	ldw	r20,176(sp)
    98a0:	00000306 	br	98b0 <___svfprintf_internal_r+0x998>
    98a4:	843ffc04 	addi	r16,r16,-16
    98a8:	42000204 	addi	r8,r8,8
    98ac:	8c00130e 	bge	r17,r16,98fc <___svfprintf_internal_r+0x9e4>
    98b0:	01020034 	movhi	r4,2048
    98b4:	18c00404 	addi	r3,r3,16
    98b8:	10800044 	addi	r2,r2,1
    98bc:	21011784 	addi	r4,r4,1118
    98c0:	41000015 	stw	r4,0(r8)
    98c4:	44400115 	stw	r17,4(r8)
    98c8:	d8c02015 	stw	r3,128(sp)
    98cc:	d8801f15 	stw	r2,124(sp)
    98d0:	90bff40e 	bge	r18,r2,98a4 <__alt_data_end+0xf00098a4>
    98d4:	d9801e04 	addi	r6,sp,120
    98d8:	a00b883a 	mov	r5,r20
    98dc:	9809883a 	mov	r4,r19
    98e0:	00123800 	call	12380 <__ssprint_r>
    98e4:	103e711e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    98e8:	843ffc04 	addi	r16,r16,-16
    98ec:	d8c02017 	ldw	r3,128(sp)
    98f0:	d8801f17 	ldw	r2,124(sp)
    98f4:	da000404 	addi	r8,sp,16
    98f8:	8c3fed16 	blt	r17,r16,98b0 <__alt_data_end+0xf00098b0>
    98fc:	d9403517 	ldw	r5,212(sp)
    9900:	1c07883a 	add	r3,r3,r16
    9904:	10800044 	addi	r2,r2,1
    9908:	41400015 	stw	r5,0(r8)
    990c:	44000115 	stw	r16,4(r8)
    9910:	d8c02015 	stw	r3,128(sp)
    9914:	d8801f15 	stw	r2,124(sp)
    9918:	010001c4 	movi	r4,7
    991c:	2080060e 	bge	r4,r2,9938 <___svfprintf_internal_r+0xa20>
    9920:	d9402c17 	ldw	r5,176(sp)
    9924:	d9801e04 	addi	r6,sp,120
    9928:	9809883a 	mov	r4,r19
    992c:	00123800 	call	12380 <__ssprint_r>
    9930:	103e5e1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    9934:	d8c02017 	ldw	r3,128(sp)
    9938:	d8803117 	ldw	r2,196(sp)
    993c:	d9002a17 	ldw	r4,168(sp)
    9940:	1100010e 	bge	r2,r4,9948 <___svfprintf_internal_r+0xa30>
    9944:	2005883a 	mov	r2,r4
    9948:	d9402f17 	ldw	r5,188(sp)
    994c:	288b883a 	add	r5,r5,r2
    9950:	d9402f15 	stw	r5,188(sp)
    9954:	18019c1e 	bne	r3,zero,9fc8 <___svfprintf_internal_r+0x10b0>
    9958:	b8800007 	ldb	r2,0(r23)
    995c:	d8001f15 	stw	zero,124(sp)
    9960:	da000404 	addi	r8,sp,16
    9964:	103d991e 	bne	r2,zero,8fcc <__alt_data_end+0xf0008fcc>
    9968:	b821883a 	mov	r16,r23
    996c:	003daf06 	br	902c <__alt_data_end+0xf000902c>
    9970:	18c03fcc 	andi	r3,r3,255
    9974:	1805c71e 	bne	r3,zero,b094 <___svfprintf_internal_r+0x217c>
    9978:	94800414 	ori	r18,r18,16
    997c:	9080080c 	andi	r2,r18,32
    9980:	10020126 	beq	r2,zero,a188 <___svfprintf_internal_r+0x1270>
    9984:	d8802d17 	ldw	r2,180(sp)
    9988:	d9002917 	ldw	r4,164(sp)
    998c:	d8002785 	stb	zero,158(sp)
    9990:	10c00204 	addi	r3,r2,8
    9994:	15000017 	ldw	r20,0(r2)
    9998:	15800117 	ldw	r22,4(r2)
    999c:	20038e16 	blt	r4,zero,a7d8 <___svfprintf_internal_r+0x18c0>
    99a0:	013fdfc4 	movi	r4,-129
    99a4:	a584b03a 	or	r2,r20,r22
    99a8:	d8c02d15 	stw	r3,180(sp)
    99ac:	9124703a 	and	r18,r18,r4
    99b0:	0039883a 	mov	fp,zero
    99b4:	103eb61e 	bne	r2,zero,9490 <__alt_data_end+0xf0009490>
    99b8:	d8802917 	ldw	r2,164(sp)
    99bc:	1002c81e 	bne	r2,zero,a4e0 <___svfprintf_internal_r+0x15c8>
    99c0:	d8002915 	stw	zero,164(sp)
    99c4:	d8002e15 	stw	zero,184(sp)
    99c8:	dc001e04 	addi	r16,sp,120
    99cc:	003efa06 	br	95b8 <__alt_data_end+0xf00095b8>
    99d0:	18c03fcc 	andi	r3,r3,255
    99d4:	1805ad1e 	bne	r3,zero,b08c <___svfprintf_internal_r+0x2174>
    99d8:	01420034 	movhi	r5,2048
    99dc:	29410704 	addi	r5,r5,1052
    99e0:	d9403a15 	stw	r5,232(sp)
    99e4:	9080080c 	andi	r2,r18,32
    99e8:	10006126 	beq	r2,zero,9b70 <___svfprintf_internal_r+0xc58>
    99ec:	d8802d17 	ldw	r2,180(sp)
    99f0:	15000017 	ldw	r20,0(r2)
    99f4:	15800117 	ldw	r22,4(r2)
    99f8:	10800204 	addi	r2,r2,8
    99fc:	d8802d15 	stw	r2,180(sp)
    9a00:	9080004c 	andi	r2,r18,1
    9a04:	10018e26 	beq	r2,zero,a040 <___svfprintf_internal_r+0x1128>
    9a08:	a584b03a 	or	r2,r20,r22
    9a0c:	10030926 	beq	r2,zero,a634 <___svfprintf_internal_r+0x171c>
    9a10:	d8c02917 	ldw	r3,164(sp)
    9a14:	00800c04 	movi	r2,48
    9a18:	d8802705 	stb	r2,156(sp)
    9a1c:	dc402745 	stb	r17,157(sp)
    9a20:	d8002785 	stb	zero,158(sp)
    9a24:	90800094 	ori	r2,r18,2
    9a28:	18048716 	blt	r3,zero,ac48 <___svfprintf_internal_r+0x1d30>
    9a2c:	00bfdfc4 	movi	r2,-129
    9a30:	90a4703a 	and	r18,r18,r2
    9a34:	94800094 	ori	r18,r18,2
    9a38:	0039883a 	mov	fp,zero
    9a3c:	d9003a17 	ldw	r4,232(sp)
    9a40:	dc001e04 	addi	r16,sp,120
    9a44:	a08003cc 	andi	r2,r20,15
    9a48:	b006973a 	slli	r3,r22,28
    9a4c:	2085883a 	add	r2,r4,r2
    9a50:	a028d13a 	srli	r20,r20,4
    9a54:	10800003 	ldbu	r2,0(r2)
    9a58:	b02cd13a 	srli	r22,r22,4
    9a5c:	843fffc4 	addi	r16,r16,-1
    9a60:	1d28b03a 	or	r20,r3,r20
    9a64:	80800005 	stb	r2,0(r16)
    9a68:	a584b03a 	or	r2,r20,r22
    9a6c:	103ff51e 	bne	r2,zero,9a44 <__alt_data_end+0xf0009a44>
    9a70:	d8c02817 	ldw	r3,160(sp)
    9a74:	1c07c83a 	sub	r3,r3,r16
    9a78:	d8c02e15 	stw	r3,184(sp)
    9a7c:	003ece06 	br	95b8 <__alt_data_end+0xf00095b8>
    9a80:	d8c02d17 	ldw	r3,180(sp)
    9a84:	d9002d17 	ldw	r4,180(sp)
    9a88:	d8002785 	stb	zero,158(sp)
    9a8c:	18800017 	ldw	r2,0(r3)
    9a90:	21000104 	addi	r4,r4,4
    9a94:	00c00044 	movi	r3,1
    9a98:	d8c02a15 	stw	r3,168(sp)
    9a9c:	d8801405 	stb	r2,80(sp)
    9aa0:	d9002d15 	stw	r4,180(sp)
    9aa4:	d8c02e15 	stw	r3,184(sp)
    9aa8:	d8002915 	stw	zero,164(sp)
    9aac:	d8003215 	stw	zero,200(sp)
    9ab0:	dc001404 	addi	r16,sp,80
    9ab4:	0039883a 	mov	fp,zero
    9ab8:	003ecc06 	br	95ec <__alt_data_end+0xf00095ec>
    9abc:	18c03fcc 	andi	r3,r3,255
    9ac0:	183e9226 	beq	r3,zero,950c <__alt_data_end+0xf000950c>
    9ac4:	d9c02785 	stb	r7,158(sp)
    9ac8:	003e9006 	br	950c <__alt_data_end+0xf000950c>
    9acc:	00c00044 	movi	r3,1
    9ad0:	01c00ac4 	movi	r7,43
    9ad4:	bc400007 	ldb	r17,0(r23)
    9ad8:	003d6306 	br	9068 <__alt_data_end+0xf0009068>
    9adc:	94800814 	ori	r18,r18,32
    9ae0:	bc400007 	ldb	r17,0(r23)
    9ae4:	003d6006 	br	9068 <__alt_data_end+0xf0009068>
    9ae8:	d8c02d17 	ldw	r3,180(sp)
    9aec:	d8002785 	stb	zero,158(sp)
    9af0:	1c000017 	ldw	r16,0(r3)
    9af4:	1d000104 	addi	r20,r3,4
    9af8:	80040f26 	beq	r16,zero,ab38 <___svfprintf_internal_r+0x1c20>
    9afc:	d9002917 	ldw	r4,164(sp)
    9b00:	2003dc16 	blt	r4,zero,aa74 <___svfprintf_internal_r+0x1b5c>
    9b04:	200d883a 	mov	r6,r4
    9b08:	000b883a 	mov	r5,zero
    9b0c:	8009883a 	mov	r4,r16
    9b10:	da003e15 	stw	r8,248(sp)
    9b14:	00109000 	call	10900 <memchr>
    9b18:	da003e17 	ldw	r8,248(sp)
    9b1c:	10045826 	beq	r2,zero,ac80 <___svfprintf_internal_r+0x1d68>
    9b20:	1405c83a 	sub	r2,r2,r16
    9b24:	d8802e15 	stw	r2,184(sp)
    9b28:	1003d816 	blt	r2,zero,aa8c <___svfprintf_internal_r+0x1b74>
    9b2c:	df002783 	ldbu	fp,158(sp)
    9b30:	d8802a15 	stw	r2,168(sp)
    9b34:	dd002d15 	stw	r20,180(sp)
    9b38:	d8002915 	stw	zero,164(sp)
    9b3c:	d8003215 	stw	zero,200(sp)
    9b40:	003ea306 	br	95d0 <__alt_data_end+0xf00095d0>
    9b44:	18c03fcc 	andi	r3,r3,255
    9b48:	183f8c26 	beq	r3,zero,997c <__alt_data_end+0xf000997c>
    9b4c:	d9c02785 	stb	r7,158(sp)
    9b50:	003f8a06 	br	997c <__alt_data_end+0xf000997c>
    9b54:	18c03fcc 	andi	r3,r3,255
    9b58:	1805631e 	bne	r3,zero,b0e8 <___svfprintf_internal_r+0x21d0>
    9b5c:	01420034 	movhi	r5,2048
    9b60:	29410c04 	addi	r5,r5,1072
    9b64:	d9403a15 	stw	r5,232(sp)
    9b68:	9080080c 	andi	r2,r18,32
    9b6c:	103f9f1e 	bne	r2,zero,99ec <__alt_data_end+0xf00099ec>
    9b70:	9080040c 	andi	r2,r18,16
    9b74:	10029c26 	beq	r2,zero,a5e8 <___svfprintf_internal_r+0x16d0>
    9b78:	d8c02d17 	ldw	r3,180(sp)
    9b7c:	002d883a 	mov	r22,zero
    9b80:	1d000017 	ldw	r20,0(r3)
    9b84:	18c00104 	addi	r3,r3,4
    9b88:	d8c02d15 	stw	r3,180(sp)
    9b8c:	003f9c06 	br	9a00 <__alt_data_end+0xf0009a00>
    9b90:	94800054 	ori	r18,r18,1
    9b94:	bc400007 	ldb	r17,0(r23)
    9b98:	003d3306 	br	9068 <__alt_data_end+0xf0009068>
    9b9c:	38803fcc 	andi	r2,r7,255
    9ba0:	1080201c 	xori	r2,r2,128
    9ba4:	10bfe004 	addi	r2,r2,-128
    9ba8:	1002971e 	bne	r2,zero,a608 <___svfprintf_internal_r+0x16f0>
    9bac:	00c00044 	movi	r3,1
    9bb0:	01c00804 	movi	r7,32
    9bb4:	bc400007 	ldb	r17,0(r23)
    9bb8:	003d2b06 	br	9068 <__alt_data_end+0xf0009068>
    9bbc:	18c03fcc 	andi	r3,r3,255
    9bc0:	183e2326 	beq	r3,zero,9450 <__alt_data_end+0xf0009450>
    9bc4:	d9c02785 	stb	r7,158(sp)
    9bc8:	003e2106 	br	9450 <__alt_data_end+0xf0009450>
    9bcc:	bc400007 	ldb	r17,0(r23)
    9bd0:	8a430426 	beq	r17,r9,a7e4 <___svfprintf_internal_r+0x18cc>
    9bd4:	94800414 	ori	r18,r18,16
    9bd8:	003d2306 	br	9068 <__alt_data_end+0xf0009068>
    9bdc:	18c03fcc 	andi	r3,r3,255
    9be0:	18053f1e 	bne	r3,zero,b0e0 <___svfprintf_internal_r+0x21c8>
    9be4:	9080080c 	andi	r2,r18,32
    9be8:	10028926 	beq	r2,zero,a610 <___svfprintf_internal_r+0x16f8>
    9bec:	d9402d17 	ldw	r5,180(sp)
    9bf0:	d9002f17 	ldw	r4,188(sp)
    9bf4:	28800017 	ldw	r2,0(r5)
    9bf8:	2007d7fa 	srai	r3,r4,31
    9bfc:	29400104 	addi	r5,r5,4
    9c00:	d9402d15 	stw	r5,180(sp)
    9c04:	11000015 	stw	r4,0(r2)
    9c08:	10c00115 	stw	r3,4(r2)
    9c0c:	003ced06 	br	8fc4 <__alt_data_end+0xf0008fc4>
    9c10:	94801014 	ori	r18,r18,64
    9c14:	bc400007 	ldb	r17,0(r23)
    9c18:	003d1306 	br	9068 <__alt_data_end+0xf0009068>
    9c1c:	01020034 	movhi	r4,2048
    9c20:	21010c04 	addi	r4,r4,1072
    9c24:	0039883a 	mov	fp,zero
    9c28:	d9003a15 	stw	r4,232(sp)
    9c2c:	04401e04 	movi	r17,120
    9c30:	003f8206 	br	9a3c <__alt_data_end+0xf0009a3c>
    9c34:	18c03fcc 	andi	r3,r3,255
    9c38:	1805221e 	bne	r3,zero,b0c4 <___svfprintf_internal_r+0x21ac>
    9c3c:	883d9526 	beq	r17,zero,9294 <__alt_data_end+0xf0009294>
    9c40:	00c00044 	movi	r3,1
    9c44:	d8c02a15 	stw	r3,168(sp)
    9c48:	dc401405 	stb	r17,80(sp)
    9c4c:	d8002785 	stb	zero,158(sp)
    9c50:	003f9406 	br	9aa4 <__alt_data_end+0xf0009aa4>
    9c54:	01020034 	movhi	r4,2048
    9c58:	21010c04 	addi	r4,r4,1072
    9c5c:	d9003a15 	stw	r4,232(sp)
    9c60:	d8c02d15 	stw	r3,180(sp)
    9c64:	1025883a 	mov	r18,r2
    9c68:	04401e04 	movi	r17,120
    9c6c:	a584b03a 	or	r2,r20,r22
    9c70:	1000fa1e 	bne	r2,zero,a05c <___svfprintf_internal_r+0x1144>
    9c74:	0039883a 	mov	fp,zero
    9c78:	00800084 	movi	r2,2
    9c7c:	10803fcc 	andi	r2,r2,255
    9c80:	00c00044 	movi	r3,1
    9c84:	10c21626 	beq	r2,r3,a4e0 <___svfprintf_internal_r+0x15c8>
    9c88:	00c00084 	movi	r3,2
    9c8c:	10fe301e 	bne	r2,r3,9550 <__alt_data_end+0xf0009550>
    9c90:	003d7606 	br	926c <__alt_data_end+0xf000926c>
    9c94:	d8c02017 	ldw	r3,128(sp)
    9c98:	003e9506 	br	96f0 <__alt_data_end+0xf00096f0>
    9c9c:	00801944 	movi	r2,101
    9ca0:	14407c0e 	bge	r2,r17,9e94 <___svfprintf_internal_r+0xf7c>
    9ca4:	d9003617 	ldw	r4,216(sp)
    9ca8:	d9403717 	ldw	r5,220(sp)
    9cac:	000d883a 	mov	r6,zero
    9cb0:	000f883a 	mov	r7,zero
    9cb4:	d8c03d15 	stw	r3,244(sp)
    9cb8:	da003e15 	stw	r8,248(sp)
    9cbc:	0016ac40 	call	16ac4 <__eqdf2>
    9cc0:	d8c03d17 	ldw	r3,244(sp)
    9cc4:	da003e17 	ldw	r8,248(sp)
    9cc8:	1000f51e 	bne	r2,zero,a0a0 <___svfprintf_internal_r+0x1188>
    9ccc:	d8801f17 	ldw	r2,124(sp)
    9cd0:	01020034 	movhi	r4,2048
    9cd4:	21011304 	addi	r4,r4,1100
    9cd8:	18c00044 	addi	r3,r3,1
    9cdc:	10800044 	addi	r2,r2,1
    9ce0:	41000015 	stw	r4,0(r8)
    9ce4:	01000044 	movi	r4,1
    9ce8:	41000115 	stw	r4,4(r8)
    9cec:	d8c02015 	stw	r3,128(sp)
    9cf0:	d8801f15 	stw	r2,124(sp)
    9cf4:	010001c4 	movi	r4,7
    9cf8:	20826616 	blt	r4,r2,a694 <___svfprintf_internal_r+0x177c>
    9cfc:	42000204 	addi	r8,r8,8
    9d00:	d8802617 	ldw	r2,152(sp)
    9d04:	d9403317 	ldw	r5,204(sp)
    9d08:	11400216 	blt	r2,r5,9d14 <___svfprintf_internal_r+0xdfc>
    9d0c:	9080004c 	andi	r2,r18,1
    9d10:	103ed526 	beq	r2,zero,9868 <__alt_data_end+0xf0009868>
    9d14:	d8803817 	ldw	r2,224(sp)
    9d18:	d9003417 	ldw	r4,208(sp)
    9d1c:	d9403817 	ldw	r5,224(sp)
    9d20:	1887883a 	add	r3,r3,r2
    9d24:	d8801f17 	ldw	r2,124(sp)
    9d28:	41000015 	stw	r4,0(r8)
    9d2c:	41400115 	stw	r5,4(r8)
    9d30:	10800044 	addi	r2,r2,1
    9d34:	d8c02015 	stw	r3,128(sp)
    9d38:	d8801f15 	stw	r2,124(sp)
    9d3c:	010001c4 	movi	r4,7
    9d40:	2082af16 	blt	r4,r2,a800 <___svfprintf_internal_r+0x18e8>
    9d44:	42000204 	addi	r8,r8,8
    9d48:	d8803317 	ldw	r2,204(sp)
    9d4c:	143fffc4 	addi	r16,r2,-1
    9d50:	043ec50e 	bge	zero,r16,9868 <__alt_data_end+0xf0009868>
    9d54:	04400404 	movi	r17,16
    9d58:	d8801f17 	ldw	r2,124(sp)
    9d5c:	8c00860e 	bge	r17,r16,9f78 <___svfprintf_internal_r+0x1060>
    9d60:	01420034 	movhi	r5,2048
    9d64:	29411384 	addi	r5,r5,1102
    9d68:	d9402b15 	stw	r5,172(sp)
    9d6c:	058001c4 	movi	r22,7
    9d70:	dd002c17 	ldw	r20,176(sp)
    9d74:	00000306 	br	9d84 <___svfprintf_internal_r+0xe6c>
    9d78:	42000204 	addi	r8,r8,8
    9d7c:	843ffc04 	addi	r16,r16,-16
    9d80:	8c00800e 	bge	r17,r16,9f84 <___svfprintf_internal_r+0x106c>
    9d84:	18c00404 	addi	r3,r3,16
    9d88:	10800044 	addi	r2,r2,1
    9d8c:	45400015 	stw	r21,0(r8)
    9d90:	44400115 	stw	r17,4(r8)
    9d94:	d8c02015 	stw	r3,128(sp)
    9d98:	d8801f15 	stw	r2,124(sp)
    9d9c:	b0bff60e 	bge	r22,r2,9d78 <__alt_data_end+0xf0009d78>
    9da0:	d9801e04 	addi	r6,sp,120
    9da4:	a00b883a 	mov	r5,r20
    9da8:	9809883a 	mov	r4,r19
    9dac:	00123800 	call	12380 <__ssprint_r>
    9db0:	103d3e1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    9db4:	d8c02017 	ldw	r3,128(sp)
    9db8:	d8801f17 	ldw	r2,124(sp)
    9dbc:	da000404 	addi	r8,sp,16
    9dc0:	003fee06 	br	9d7c <__alt_data_end+0xf0009d7c>
    9dc4:	d9403117 	ldw	r5,196(sp)
    9dc8:	d8802a17 	ldw	r2,168(sp)
    9dcc:	28adc83a 	sub	r22,r5,r2
    9dd0:	05be650e 	bge	zero,r22,9768 <__alt_data_end+0xf0009768>
    9dd4:	07000404 	movi	fp,16
    9dd8:	d8801f17 	ldw	r2,124(sp)
    9ddc:	e583a20e 	bge	fp,r22,ac68 <___svfprintf_internal_r+0x1d50>
    9de0:	01420034 	movhi	r5,2048
    9de4:	29411384 	addi	r5,r5,1102
    9de8:	dc403015 	stw	r17,192(sp)
    9dec:	d9402b15 	stw	r5,172(sp)
    9df0:	b023883a 	mov	r17,r22
    9df4:	050001c4 	movi	r20,7
    9df8:	902d883a 	mov	r22,r18
    9dfc:	8025883a 	mov	r18,r16
    9e00:	dc002c17 	ldw	r16,176(sp)
    9e04:	00000306 	br	9e14 <___svfprintf_internal_r+0xefc>
    9e08:	8c7ffc04 	addi	r17,r17,-16
    9e0c:	42000204 	addi	r8,r8,8
    9e10:	e440110e 	bge	fp,r17,9e58 <___svfprintf_internal_r+0xf40>
    9e14:	18c00404 	addi	r3,r3,16
    9e18:	10800044 	addi	r2,r2,1
    9e1c:	45400015 	stw	r21,0(r8)
    9e20:	47000115 	stw	fp,4(r8)
    9e24:	d8c02015 	stw	r3,128(sp)
    9e28:	d8801f15 	stw	r2,124(sp)
    9e2c:	a0bff60e 	bge	r20,r2,9e08 <__alt_data_end+0xf0009e08>
    9e30:	d9801e04 	addi	r6,sp,120
    9e34:	800b883a 	mov	r5,r16
    9e38:	9809883a 	mov	r4,r19
    9e3c:	00123800 	call	12380 <__ssprint_r>
    9e40:	103d1a1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    9e44:	8c7ffc04 	addi	r17,r17,-16
    9e48:	d8c02017 	ldw	r3,128(sp)
    9e4c:	d8801f17 	ldw	r2,124(sp)
    9e50:	da000404 	addi	r8,sp,16
    9e54:	e47fef16 	blt	fp,r17,9e14 <__alt_data_end+0xf0009e14>
    9e58:	9021883a 	mov	r16,r18
    9e5c:	b025883a 	mov	r18,r22
    9e60:	882d883a 	mov	r22,r17
    9e64:	dc403017 	ldw	r17,192(sp)
    9e68:	d9002b17 	ldw	r4,172(sp)
    9e6c:	1d87883a 	add	r3,r3,r22
    9e70:	10800044 	addi	r2,r2,1
    9e74:	41000015 	stw	r4,0(r8)
    9e78:	45800115 	stw	r22,4(r8)
    9e7c:	d8c02015 	stw	r3,128(sp)
    9e80:	d8801f15 	stw	r2,124(sp)
    9e84:	010001c4 	movi	r4,7
    9e88:	20819a16 	blt	r4,r2,a4f4 <___svfprintf_internal_r+0x15dc>
    9e8c:	42000204 	addi	r8,r8,8
    9e90:	003e3506 	br	9768 <__alt_data_end+0xf0009768>
    9e94:	d9403317 	ldw	r5,204(sp)
    9e98:	00800044 	movi	r2,1
    9e9c:	18c00044 	addi	r3,r3,1
    9ea0:	1141710e 	bge	r2,r5,a468 <___svfprintf_internal_r+0x1550>
    9ea4:	dc401f17 	ldw	r17,124(sp)
    9ea8:	00800044 	movi	r2,1
    9eac:	40800115 	stw	r2,4(r8)
    9eb0:	8c400044 	addi	r17,r17,1
    9eb4:	44000015 	stw	r16,0(r8)
    9eb8:	d8c02015 	stw	r3,128(sp)
    9ebc:	dc401f15 	stw	r17,124(sp)
    9ec0:	008001c4 	movi	r2,7
    9ec4:	14417416 	blt	r2,r17,a498 <___svfprintf_internal_r+0x1580>
    9ec8:	42000204 	addi	r8,r8,8
    9ecc:	d8803817 	ldw	r2,224(sp)
    9ed0:	d9003417 	ldw	r4,208(sp)
    9ed4:	8c400044 	addi	r17,r17,1
    9ed8:	10c7883a 	add	r3,r2,r3
    9edc:	40800115 	stw	r2,4(r8)
    9ee0:	41000015 	stw	r4,0(r8)
    9ee4:	d8c02015 	stw	r3,128(sp)
    9ee8:	dc401f15 	stw	r17,124(sp)
    9eec:	008001c4 	movi	r2,7
    9ef0:	14417216 	blt	r2,r17,a4bc <___svfprintf_internal_r+0x15a4>
    9ef4:	45800204 	addi	r22,r8,8
    9ef8:	d9003617 	ldw	r4,216(sp)
    9efc:	d9403717 	ldw	r5,220(sp)
    9f00:	000d883a 	mov	r6,zero
    9f04:	000f883a 	mov	r7,zero
    9f08:	d8c03d15 	stw	r3,244(sp)
    9f0c:	0016ac40 	call	16ac4 <__eqdf2>
    9f10:	d8c03d17 	ldw	r3,244(sp)
    9f14:	1000b326 	beq	r2,zero,a1e4 <___svfprintf_internal_r+0x12cc>
    9f18:	d9403317 	ldw	r5,204(sp)
    9f1c:	84000044 	addi	r16,r16,1
    9f20:	8c400044 	addi	r17,r17,1
    9f24:	28bfffc4 	addi	r2,r5,-1
    9f28:	1887883a 	add	r3,r3,r2
    9f2c:	b0800115 	stw	r2,4(r22)
    9f30:	b4000015 	stw	r16,0(r22)
    9f34:	d8c02015 	stw	r3,128(sp)
    9f38:	dc401f15 	stw	r17,124(sp)
    9f3c:	008001c4 	movi	r2,7
    9f40:	1440d216 	blt	r2,r17,a28c <___svfprintf_internal_r+0x1374>
    9f44:	b5800204 	addi	r22,r22,8
    9f48:	d9003b17 	ldw	r4,236(sp)
    9f4c:	df0022c4 	addi	fp,sp,139
    9f50:	8c400044 	addi	r17,r17,1
    9f54:	20c7883a 	add	r3,r4,r3
    9f58:	b7000015 	stw	fp,0(r22)
    9f5c:	b1000115 	stw	r4,4(r22)
    9f60:	d8c02015 	stw	r3,128(sp)
    9f64:	dc401f15 	stw	r17,124(sp)
    9f68:	008001c4 	movi	r2,7
    9f6c:	14400e16 	blt	r2,r17,9fa8 <___svfprintf_internal_r+0x1090>
    9f70:	b2000204 	addi	r8,r22,8
    9f74:	003e3c06 	br	9868 <__alt_data_end+0xf0009868>
    9f78:	01020034 	movhi	r4,2048
    9f7c:	21011384 	addi	r4,r4,1102
    9f80:	d9002b15 	stw	r4,172(sp)
    9f84:	d9002b17 	ldw	r4,172(sp)
    9f88:	1c07883a 	add	r3,r3,r16
    9f8c:	44000115 	stw	r16,4(r8)
    9f90:	41000015 	stw	r4,0(r8)
    9f94:	10800044 	addi	r2,r2,1
    9f98:	d8c02015 	stw	r3,128(sp)
    9f9c:	d8801f15 	stw	r2,124(sp)
    9fa0:	010001c4 	movi	r4,7
    9fa4:	20be2f0e 	bge	r4,r2,9864 <__alt_data_end+0xf0009864>
    9fa8:	d9402c17 	ldw	r5,176(sp)
    9fac:	d9801e04 	addi	r6,sp,120
    9fb0:	9809883a 	mov	r4,r19
    9fb4:	00123800 	call	12380 <__ssprint_r>
    9fb8:	103cbc1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    9fbc:	d8c02017 	ldw	r3,128(sp)
    9fc0:	da000404 	addi	r8,sp,16
    9fc4:	003e2806 	br	9868 <__alt_data_end+0xf0009868>
    9fc8:	d9402c17 	ldw	r5,176(sp)
    9fcc:	d9801e04 	addi	r6,sp,120
    9fd0:	9809883a 	mov	r4,r19
    9fd4:	00123800 	call	12380 <__ssprint_r>
    9fd8:	103e5f26 	beq	r2,zero,9958 <__alt_data_end+0xf0009958>
    9fdc:	003cb306 	br	92ac <__alt_data_end+0xf00092ac>
    9fe0:	d9402c17 	ldw	r5,176(sp)
    9fe4:	d9801e04 	addi	r6,sp,120
    9fe8:	9809883a 	mov	r4,r19
    9fec:	00123800 	call	12380 <__ssprint_r>
    9ff0:	103cae1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    9ff4:	d8c02017 	ldw	r3,128(sp)
    9ff8:	da000404 	addi	r8,sp,16
    9ffc:	003e0d06 	br	9834 <__alt_data_end+0xf0009834>
    a000:	d9402c17 	ldw	r5,176(sp)
    a004:	d9801e04 	addi	r6,sp,120
    a008:	9809883a 	mov	r4,r19
    a00c:	00123800 	call	12380 <__ssprint_r>
    a010:	103ca61e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a014:	d8c02017 	ldw	r3,128(sp)
    a018:	da000404 	addi	r8,sp,16
    a01c:	003dc106 	br	9724 <__alt_data_end+0xf0009724>
    a020:	d9402c17 	ldw	r5,176(sp)
    a024:	d9801e04 	addi	r6,sp,120
    a028:	9809883a 	mov	r4,r19
    a02c:	00123800 	call	12380 <__ssprint_r>
    a030:	103c9e1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a034:	d8c02017 	ldw	r3,128(sp)
    a038:	da000404 	addi	r8,sp,16
    a03c:	003dc706 	br	975c <__alt_data_end+0xf000975c>
    a040:	d8802917 	ldw	r2,164(sp)
    a044:	d8002785 	stb	zero,158(sp)
    a048:	103f0816 	blt	r2,zero,9c6c <__alt_data_end+0xf0009c6c>
    a04c:	00ffdfc4 	movi	r3,-129
    a050:	a584b03a 	or	r2,r20,r22
    a054:	90e4703a 	and	r18,r18,r3
    a058:	103c8126 	beq	r2,zero,9260 <__alt_data_end+0xf0009260>
    a05c:	0039883a 	mov	fp,zero
    a060:	003e7606 	br	9a3c <__alt_data_end+0xf0009a3c>
    a064:	9080040c 	andi	r2,r18,16
    a068:	10013d26 	beq	r2,zero,a560 <___svfprintf_internal_r+0x1648>
    a06c:	d9002d17 	ldw	r4,180(sp)
    a070:	d9402917 	ldw	r5,164(sp)
    a074:	d8002785 	stb	zero,158(sp)
    a078:	20800104 	addi	r2,r4,4
    a07c:	25000017 	ldw	r20,0(r4)
    a080:	002d883a 	mov	r22,zero
    a084:	28013f16 	blt	r5,zero,a584 <___svfprintf_internal_r+0x166c>
    a088:	00ffdfc4 	movi	r3,-129
    a08c:	d8802d15 	stw	r2,180(sp)
    a090:	90e4703a 	and	r18,r18,r3
    a094:	a03d2b26 	beq	r20,zero,9544 <__alt_data_end+0xf0009544>
    a098:	0039883a 	mov	fp,zero
    a09c:	003d2e06 	br	9558 <__alt_data_end+0xf0009558>
    a0a0:	dc402617 	ldw	r17,152(sp)
    a0a4:	0441830e 	bge	zero,r17,a6b4 <___svfprintf_internal_r+0x179c>
    a0a8:	dc403217 	ldw	r17,200(sp)
    a0ac:	d8803317 	ldw	r2,204(sp)
    a0b0:	1440010e 	bge	r2,r17,a0b8 <___svfprintf_internal_r+0x11a0>
    a0b4:	1023883a 	mov	r17,r2
    a0b8:	04400a0e 	bge	zero,r17,a0e4 <___svfprintf_internal_r+0x11cc>
    a0bc:	d8801f17 	ldw	r2,124(sp)
    a0c0:	1c47883a 	add	r3,r3,r17
    a0c4:	44000015 	stw	r16,0(r8)
    a0c8:	10800044 	addi	r2,r2,1
    a0cc:	44400115 	stw	r17,4(r8)
    a0d0:	d8c02015 	stw	r3,128(sp)
    a0d4:	d8801f15 	stw	r2,124(sp)
    a0d8:	010001c4 	movi	r4,7
    a0dc:	20827516 	blt	r4,r2,aab4 <___svfprintf_internal_r+0x1b9c>
    a0e0:	42000204 	addi	r8,r8,8
    a0e4:	88027b16 	blt	r17,zero,aad4 <___svfprintf_internal_r+0x1bbc>
    a0e8:	d9003217 	ldw	r4,200(sp)
    a0ec:	2463c83a 	sub	r17,r4,r17
    a0f0:	0440990e 	bge	zero,r17,a358 <___svfprintf_internal_r+0x1440>
    a0f4:	05800404 	movi	r22,16
    a0f8:	d8801f17 	ldw	r2,124(sp)
    a0fc:	b441530e 	bge	r22,r17,a64c <___svfprintf_internal_r+0x1734>
    a100:	01020034 	movhi	r4,2048
    a104:	21011384 	addi	r4,r4,1102
    a108:	d9002b15 	stw	r4,172(sp)
    a10c:	070001c4 	movi	fp,7
    a110:	dd002c17 	ldw	r20,176(sp)
    a114:	00000306 	br	a124 <___svfprintf_internal_r+0x120c>
    a118:	42000204 	addi	r8,r8,8
    a11c:	8c7ffc04 	addi	r17,r17,-16
    a120:	b4414d0e 	bge	r22,r17,a658 <___svfprintf_internal_r+0x1740>
    a124:	18c00404 	addi	r3,r3,16
    a128:	10800044 	addi	r2,r2,1
    a12c:	45400015 	stw	r21,0(r8)
    a130:	45800115 	stw	r22,4(r8)
    a134:	d8c02015 	stw	r3,128(sp)
    a138:	d8801f15 	stw	r2,124(sp)
    a13c:	e0bff60e 	bge	fp,r2,a118 <__alt_data_end+0xf000a118>
    a140:	d9801e04 	addi	r6,sp,120
    a144:	a00b883a 	mov	r5,r20
    a148:	9809883a 	mov	r4,r19
    a14c:	00123800 	call	12380 <__ssprint_r>
    a150:	103c561e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a154:	d8c02017 	ldw	r3,128(sp)
    a158:	d8801f17 	ldw	r2,124(sp)
    a15c:	da000404 	addi	r8,sp,16
    a160:	003fee06 	br	a11c <__alt_data_end+0xf000a11c>
    a164:	d9402c17 	ldw	r5,176(sp)
    a168:	d9801e04 	addi	r6,sp,120
    a16c:	9809883a 	mov	r4,r19
    a170:	00123800 	call	12380 <__ssprint_r>
    a174:	103c4d1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a178:	d8c02017 	ldw	r3,128(sp)
    a17c:	df002787 	ldb	fp,158(sp)
    a180:	da000404 	addi	r8,sp,16
    a184:	003d5a06 	br	96f0 <__alt_data_end+0xf00096f0>
    a188:	9080040c 	andi	r2,r18,16
    a18c:	10005c26 	beq	r2,zero,a300 <___svfprintf_internal_r+0x13e8>
    a190:	d9402d17 	ldw	r5,180(sp)
    a194:	d8c02917 	ldw	r3,164(sp)
    a198:	d8002785 	stb	zero,158(sp)
    a19c:	28800104 	addi	r2,r5,4
    a1a0:	2d000017 	ldw	r20,0(r5)
    a1a4:	002d883a 	mov	r22,zero
    a1a8:	18005e16 	blt	r3,zero,a324 <___svfprintf_internal_r+0x140c>
    a1ac:	00ffdfc4 	movi	r3,-129
    a1b0:	d8802d15 	stw	r2,180(sp)
    a1b4:	90e4703a 	and	r18,r18,r3
    a1b8:	0039883a 	mov	fp,zero
    a1bc:	a03dfe26 	beq	r20,zero,99b8 <__alt_data_end+0xf00099b8>
    a1c0:	00800244 	movi	r2,9
    a1c4:	153cb336 	bltu	r2,r20,9494 <__alt_data_end+0xf0009494>
    a1c8:	a5000c04 	addi	r20,r20,48
    a1cc:	dc001dc4 	addi	r16,sp,119
    a1d0:	dd001dc5 	stb	r20,119(sp)
    a1d4:	d8c02817 	ldw	r3,160(sp)
    a1d8:	1c07c83a 	sub	r3,r3,r16
    a1dc:	d8c02e15 	stw	r3,184(sp)
    a1e0:	003cf506 	br	95b8 <__alt_data_end+0xf00095b8>
    a1e4:	d8803317 	ldw	r2,204(sp)
    a1e8:	143fffc4 	addi	r16,r2,-1
    a1ec:	043f560e 	bge	zero,r16,9f48 <__alt_data_end+0xf0009f48>
    a1f0:	07000404 	movi	fp,16
    a1f4:	e403530e 	bge	fp,r16,af44 <___svfprintf_internal_r+0x202c>
    a1f8:	01420034 	movhi	r5,2048
    a1fc:	29411384 	addi	r5,r5,1102
    a200:	d9402b15 	stw	r5,172(sp)
    a204:	01c001c4 	movi	r7,7
    a208:	dd002c17 	ldw	r20,176(sp)
    a20c:	00000306 	br	a21c <___svfprintf_internal_r+0x1304>
    a210:	843ffc04 	addi	r16,r16,-16
    a214:	b5800204 	addi	r22,r22,8
    a218:	e400130e 	bge	fp,r16,a268 <___svfprintf_internal_r+0x1350>
    a21c:	18c00404 	addi	r3,r3,16
    a220:	8c400044 	addi	r17,r17,1
    a224:	b5400015 	stw	r21,0(r22)
    a228:	b7000115 	stw	fp,4(r22)
    a22c:	d8c02015 	stw	r3,128(sp)
    a230:	dc401f15 	stw	r17,124(sp)
    a234:	3c7ff60e 	bge	r7,r17,a210 <__alt_data_end+0xf000a210>
    a238:	d9801e04 	addi	r6,sp,120
    a23c:	a00b883a 	mov	r5,r20
    a240:	9809883a 	mov	r4,r19
    a244:	d9c03d15 	stw	r7,244(sp)
    a248:	00123800 	call	12380 <__ssprint_r>
    a24c:	d9c03d17 	ldw	r7,244(sp)
    a250:	103c161e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a254:	843ffc04 	addi	r16,r16,-16
    a258:	d8c02017 	ldw	r3,128(sp)
    a25c:	dc401f17 	ldw	r17,124(sp)
    a260:	dd800404 	addi	r22,sp,16
    a264:	e43fed16 	blt	fp,r16,a21c <__alt_data_end+0xf000a21c>
    a268:	d8802b17 	ldw	r2,172(sp)
    a26c:	1c07883a 	add	r3,r3,r16
    a270:	8c400044 	addi	r17,r17,1
    a274:	b0800015 	stw	r2,0(r22)
    a278:	b4000115 	stw	r16,4(r22)
    a27c:	d8c02015 	stw	r3,128(sp)
    a280:	dc401f15 	stw	r17,124(sp)
    a284:	008001c4 	movi	r2,7
    a288:	147f2e0e 	bge	r2,r17,9f44 <__alt_data_end+0xf0009f44>
    a28c:	d9402c17 	ldw	r5,176(sp)
    a290:	d9801e04 	addi	r6,sp,120
    a294:	9809883a 	mov	r4,r19
    a298:	00123800 	call	12380 <__ssprint_r>
    a29c:	103c031e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a2a0:	d8c02017 	ldw	r3,128(sp)
    a2a4:	dc401f17 	ldw	r17,124(sp)
    a2a8:	dd800404 	addi	r22,sp,16
    a2ac:	003f2606 	br	9f48 <__alt_data_end+0xf0009f48>
    a2b0:	9080040c 	andi	r2,r18,16
    a2b4:	1000c326 	beq	r2,zero,a5c4 <___svfprintf_internal_r+0x16ac>
    a2b8:	d8802d17 	ldw	r2,180(sp)
    a2bc:	15000017 	ldw	r20,0(r2)
    a2c0:	10800104 	addi	r2,r2,4
    a2c4:	d8802d15 	stw	r2,180(sp)
    a2c8:	a02dd7fa 	srai	r22,r20,31
    a2cc:	b005883a 	mov	r2,r22
    a2d0:	103c680e 	bge	r2,zero,9474 <__alt_data_end+0xf0009474>
    a2d4:	0529c83a 	sub	r20,zero,r20
    a2d8:	a004c03a 	cmpne	r2,r20,zero
    a2dc:	05adc83a 	sub	r22,zero,r22
    a2e0:	b0adc83a 	sub	r22,r22,r2
    a2e4:	d8802917 	ldw	r2,164(sp)
    a2e8:	07000b44 	movi	fp,45
    a2ec:	df002785 	stb	fp,158(sp)
    a2f0:	10022e16 	blt	r2,zero,abac <___svfprintf_internal_r+0x1c94>
    a2f4:	00bfdfc4 	movi	r2,-129
    a2f8:	90a4703a 	and	r18,r18,r2
    a2fc:	003c6406 	br	9490 <__alt_data_end+0xf0009490>
    a300:	9080100c 	andi	r2,r18,64
    a304:	d8002785 	stb	zero,158(sp)
    a308:	10012526 	beq	r2,zero,a7a0 <___svfprintf_internal_r+0x1888>
    a30c:	d9002d17 	ldw	r4,180(sp)
    a310:	d9402917 	ldw	r5,164(sp)
    a314:	002d883a 	mov	r22,zero
    a318:	20800104 	addi	r2,r4,4
    a31c:	2500000b 	ldhu	r20,0(r4)
    a320:	283fa20e 	bge	r5,zero,a1ac <__alt_data_end+0xf000a1ac>
    a324:	d8802d15 	stw	r2,180(sp)
    a328:	0039883a 	mov	fp,zero
    a32c:	a584b03a 	or	r2,r20,r22
    a330:	103c571e 	bne	r2,zero,9490 <__alt_data_end+0xf0009490>
    a334:	00800044 	movi	r2,1
    a338:	003e5006 	br	9c7c <__alt_data_end+0xf0009c7c>
    a33c:	d9402c17 	ldw	r5,176(sp)
    a340:	d9801e04 	addi	r6,sp,120
    a344:	9809883a 	mov	r4,r19
    a348:	00123800 	call	12380 <__ssprint_r>
    a34c:	103bd71e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a350:	d8c02017 	ldw	r3,128(sp)
    a354:	da000404 	addi	r8,sp,16
    a358:	d9003217 	ldw	r4,200(sp)
    a35c:	d8802617 	ldw	r2,152(sp)
    a360:	d9403317 	ldw	r5,204(sp)
    a364:	8123883a 	add	r17,r16,r4
    a368:	11400216 	blt	r2,r5,a374 <___svfprintf_internal_r+0x145c>
    a36c:	9100004c 	andi	r4,r18,1
    a370:	20000d26 	beq	r4,zero,a3a8 <___svfprintf_internal_r+0x1490>
    a374:	d9003817 	ldw	r4,224(sp)
    a378:	d9403417 	ldw	r5,208(sp)
    a37c:	1907883a 	add	r3,r3,r4
    a380:	d9001f17 	ldw	r4,124(sp)
    a384:	41400015 	stw	r5,0(r8)
    a388:	d9403817 	ldw	r5,224(sp)
    a38c:	21000044 	addi	r4,r4,1
    a390:	d8c02015 	stw	r3,128(sp)
    a394:	41400115 	stw	r5,4(r8)
    a398:	d9001f15 	stw	r4,124(sp)
    a39c:	014001c4 	movi	r5,7
    a3a0:	2901dc16 	blt	r5,r4,ab14 <___svfprintf_internal_r+0x1bfc>
    a3a4:	42000204 	addi	r8,r8,8
    a3a8:	d9003317 	ldw	r4,204(sp)
    a3ac:	8121883a 	add	r16,r16,r4
    a3b0:	2085c83a 	sub	r2,r4,r2
    a3b4:	8461c83a 	sub	r16,r16,r17
    a3b8:	1400010e 	bge	r2,r16,a3c0 <___svfprintf_internal_r+0x14a8>
    a3bc:	1021883a 	mov	r16,r2
    a3c0:	04000a0e 	bge	zero,r16,a3ec <___svfprintf_internal_r+0x14d4>
    a3c4:	d9001f17 	ldw	r4,124(sp)
    a3c8:	1c07883a 	add	r3,r3,r16
    a3cc:	44400015 	stw	r17,0(r8)
    a3d0:	21000044 	addi	r4,r4,1
    a3d4:	44000115 	stw	r16,4(r8)
    a3d8:	d8c02015 	stw	r3,128(sp)
    a3dc:	d9001f15 	stw	r4,124(sp)
    a3e0:	014001c4 	movi	r5,7
    a3e4:	2901e616 	blt	r5,r4,ab80 <___svfprintf_internal_r+0x1c68>
    a3e8:	42000204 	addi	r8,r8,8
    a3ec:	8001f616 	blt	r16,zero,abc8 <___svfprintf_internal_r+0x1cb0>
    a3f0:	1421c83a 	sub	r16,r2,r16
    a3f4:	043d1c0e 	bge	zero,r16,9868 <__alt_data_end+0xf0009868>
    a3f8:	04400404 	movi	r17,16
    a3fc:	d8801f17 	ldw	r2,124(sp)
    a400:	8c3edd0e 	bge	r17,r16,9f78 <__alt_data_end+0xf0009f78>
    a404:	01420034 	movhi	r5,2048
    a408:	29411384 	addi	r5,r5,1102
    a40c:	d9402b15 	stw	r5,172(sp)
    a410:	058001c4 	movi	r22,7
    a414:	dd002c17 	ldw	r20,176(sp)
    a418:	00000306 	br	a428 <___svfprintf_internal_r+0x1510>
    a41c:	42000204 	addi	r8,r8,8
    a420:	843ffc04 	addi	r16,r16,-16
    a424:	8c3ed70e 	bge	r17,r16,9f84 <__alt_data_end+0xf0009f84>
    a428:	18c00404 	addi	r3,r3,16
    a42c:	10800044 	addi	r2,r2,1
    a430:	45400015 	stw	r21,0(r8)
    a434:	44400115 	stw	r17,4(r8)
    a438:	d8c02015 	stw	r3,128(sp)
    a43c:	d8801f15 	stw	r2,124(sp)
    a440:	b0bff60e 	bge	r22,r2,a41c <__alt_data_end+0xf000a41c>
    a444:	d9801e04 	addi	r6,sp,120
    a448:	a00b883a 	mov	r5,r20
    a44c:	9809883a 	mov	r4,r19
    a450:	00123800 	call	12380 <__ssprint_r>
    a454:	103b951e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a458:	d8c02017 	ldw	r3,128(sp)
    a45c:	d8801f17 	ldw	r2,124(sp)
    a460:	da000404 	addi	r8,sp,16
    a464:	003fee06 	br	a420 <__alt_data_end+0xf000a420>
    a468:	9088703a 	and	r4,r18,r2
    a46c:	203e8d1e 	bne	r4,zero,9ea4 <__alt_data_end+0xf0009ea4>
    a470:	dc401f17 	ldw	r17,124(sp)
    a474:	40800115 	stw	r2,4(r8)
    a478:	44000015 	stw	r16,0(r8)
    a47c:	8c400044 	addi	r17,r17,1
    a480:	d8c02015 	stw	r3,128(sp)
    a484:	dc401f15 	stw	r17,124(sp)
    a488:	008001c4 	movi	r2,7
    a48c:	147f7f16 	blt	r2,r17,a28c <__alt_data_end+0xf000a28c>
    a490:	45800204 	addi	r22,r8,8
    a494:	003eac06 	br	9f48 <__alt_data_end+0xf0009f48>
    a498:	d9402c17 	ldw	r5,176(sp)
    a49c:	d9801e04 	addi	r6,sp,120
    a4a0:	9809883a 	mov	r4,r19
    a4a4:	00123800 	call	12380 <__ssprint_r>
    a4a8:	103b801e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a4ac:	d8c02017 	ldw	r3,128(sp)
    a4b0:	dc401f17 	ldw	r17,124(sp)
    a4b4:	da000404 	addi	r8,sp,16
    a4b8:	003e8406 	br	9ecc <__alt_data_end+0xf0009ecc>
    a4bc:	d9402c17 	ldw	r5,176(sp)
    a4c0:	d9801e04 	addi	r6,sp,120
    a4c4:	9809883a 	mov	r4,r19
    a4c8:	00123800 	call	12380 <__ssprint_r>
    a4cc:	103b771e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a4d0:	d8c02017 	ldw	r3,128(sp)
    a4d4:	dc401f17 	ldw	r17,124(sp)
    a4d8:	dd800404 	addi	r22,sp,16
    a4dc:	003e8606 	br	9ef8 <__alt_data_end+0xf0009ef8>
    a4e0:	0029883a 	mov	r20,zero
    a4e4:	a5000c04 	addi	r20,r20,48
    a4e8:	dc001dc4 	addi	r16,sp,119
    a4ec:	dd001dc5 	stb	r20,119(sp)
    a4f0:	003f3806 	br	a1d4 <__alt_data_end+0xf000a1d4>
    a4f4:	d9402c17 	ldw	r5,176(sp)
    a4f8:	d9801e04 	addi	r6,sp,120
    a4fc:	9809883a 	mov	r4,r19
    a500:	00123800 	call	12380 <__ssprint_r>
    a504:	103b691e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a508:	d8c02017 	ldw	r3,128(sp)
    a50c:	da000404 	addi	r8,sp,16
    a510:	003c9506 	br	9768 <__alt_data_end+0xf0009768>
    a514:	d9003617 	ldw	r4,216(sp)
    a518:	d9403717 	ldw	r5,220(sp)
    a51c:	da003e15 	stw	r8,248(sp)
    a520:	00120a00 	call	120a0 <__fpclassifyd>
    a524:	da003e17 	ldw	r8,248(sp)
    a528:	1000bd1e 	bne	r2,zero,a820 <___svfprintf_internal_r+0x1908>
    a52c:	008011c4 	movi	r2,71
    a530:	14411e0e 	bge	r2,r17,a9ac <___svfprintf_internal_r+0x1a94>
    a534:	04020034 	movhi	r16,2048
    a538:	84010604 	addi	r16,r16,1048
    a53c:	00c000c4 	movi	r3,3
    a540:	00bfdfc4 	movi	r2,-129
    a544:	d8c02a15 	stw	r3,168(sp)
    a548:	90a4703a 	and	r18,r18,r2
    a54c:	df002783 	ldbu	fp,158(sp)
    a550:	d8c02e15 	stw	r3,184(sp)
    a554:	d8002915 	stw	zero,164(sp)
    a558:	d8003215 	stw	zero,200(sp)
    a55c:	003c1c06 	br	95d0 <__alt_data_end+0xf00095d0>
    a560:	9080100c 	andi	r2,r18,64
    a564:	d8002785 	stb	zero,158(sp)
    a568:	10009426 	beq	r2,zero,a7bc <___svfprintf_internal_r+0x18a4>
    a56c:	d8c02d17 	ldw	r3,180(sp)
    a570:	d9002917 	ldw	r4,164(sp)
    a574:	002d883a 	mov	r22,zero
    a578:	18800104 	addi	r2,r3,4
    a57c:	1d00000b 	ldhu	r20,0(r3)
    a580:	203ec10e 	bge	r4,zero,a088 <__alt_data_end+0xf000a088>
    a584:	a586b03a 	or	r3,r20,r22
    a588:	d8802d15 	stw	r2,180(sp)
    a58c:	183ec21e 	bne	r3,zero,a098 <__alt_data_end+0xf000a098>
    a590:	0039883a 	mov	fp,zero
    a594:	0005883a 	mov	r2,zero
    a598:	003db806 	br	9c7c <__alt_data_end+0xf0009c7c>
    a59c:	d8802d17 	ldw	r2,180(sp)
    a5a0:	d8c02d17 	ldw	r3,180(sp)
    a5a4:	d9002d17 	ldw	r4,180(sp)
    a5a8:	10800017 	ldw	r2,0(r2)
    a5ac:	18c00117 	ldw	r3,4(r3)
    a5b0:	21000204 	addi	r4,r4,8
    a5b4:	d8803615 	stw	r2,216(sp)
    a5b8:	d8c03715 	stw	r3,220(sp)
    a5bc:	d9002d15 	stw	r4,180(sp)
    a5c0:	003b8206 	br	93cc <__alt_data_end+0xf00093cc>
    a5c4:	9080100c 	andi	r2,r18,64
    a5c8:	10010726 	beq	r2,zero,a9e8 <___svfprintf_internal_r+0x1ad0>
    a5cc:	d8c02d17 	ldw	r3,180(sp)
    a5d0:	1d00000f 	ldh	r20,0(r3)
    a5d4:	18c00104 	addi	r3,r3,4
    a5d8:	d8c02d15 	stw	r3,180(sp)
    a5dc:	a02dd7fa 	srai	r22,r20,31
    a5e0:	b005883a 	mov	r2,r22
    a5e4:	003ba206 	br	9470 <__alt_data_end+0xf0009470>
    a5e8:	9080100c 	andi	r2,r18,64
    a5ec:	10010526 	beq	r2,zero,aa04 <___svfprintf_internal_r+0x1aec>
    a5f0:	d9002d17 	ldw	r4,180(sp)
    a5f4:	002d883a 	mov	r22,zero
    a5f8:	2500000b 	ldhu	r20,0(r4)
    a5fc:	21000104 	addi	r4,r4,4
    a600:	d9002d15 	stw	r4,180(sp)
    a604:	003cfe06 	br	9a00 <__alt_data_end+0xf0009a00>
    a608:	bc400007 	ldb	r17,0(r23)
    a60c:	003a9606 	br	9068 <__alt_data_end+0xf0009068>
    a610:	9080040c 	andi	r2,r18,16
    a614:	10010126 	beq	r2,zero,aa1c <___svfprintf_internal_r+0x1b04>
    a618:	d9402d17 	ldw	r5,180(sp)
    a61c:	d8c02f17 	ldw	r3,188(sp)
    a620:	28800017 	ldw	r2,0(r5)
    a624:	29400104 	addi	r5,r5,4
    a628:	d9402d15 	stw	r5,180(sp)
    a62c:	10c00015 	stw	r3,0(r2)
    a630:	003a6406 	br	8fc4 <__alt_data_end+0xf0008fc4>
    a634:	d9002917 	ldw	r4,164(sp)
    a638:	d8002785 	stb	zero,158(sp)
    a63c:	203d8d16 	blt	r4,zero,9c74 <__alt_data_end+0xf0009c74>
    a640:	00bfdfc4 	movi	r2,-129
    a644:	90a4703a 	and	r18,r18,r2
    a648:	003b0506 	br	9260 <__alt_data_end+0xf0009260>
    a64c:	01420034 	movhi	r5,2048
    a650:	29411384 	addi	r5,r5,1102
    a654:	d9402b15 	stw	r5,172(sp)
    a658:	d9402b17 	ldw	r5,172(sp)
    a65c:	1c47883a 	add	r3,r3,r17
    a660:	10800044 	addi	r2,r2,1
    a664:	41400015 	stw	r5,0(r8)
    a668:	44400115 	stw	r17,4(r8)
    a66c:	d8c02015 	stw	r3,128(sp)
    a670:	d8801f15 	stw	r2,124(sp)
    a674:	010001c4 	movi	r4,7
    a678:	20bf3016 	blt	r4,r2,a33c <__alt_data_end+0xf000a33c>
    a67c:	42000204 	addi	r8,r8,8
    a680:	003f3506 	br	a358 <__alt_data_end+0xf000a358>
    a684:	01020034 	movhi	r4,2048
    a688:	21011384 	addi	r4,r4,1102
    a68c:	d9002b15 	stw	r4,172(sp)
    a690:	003c5e06 	br	980c <__alt_data_end+0xf000980c>
    a694:	d9402c17 	ldw	r5,176(sp)
    a698:	d9801e04 	addi	r6,sp,120
    a69c:	9809883a 	mov	r4,r19
    a6a0:	00123800 	call	12380 <__ssprint_r>
    a6a4:	103b011e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a6a8:	d8c02017 	ldw	r3,128(sp)
    a6ac:	da000404 	addi	r8,sp,16
    a6b0:	003d9306 	br	9d00 <__alt_data_end+0xf0009d00>
    a6b4:	d8801f17 	ldw	r2,124(sp)
    a6b8:	01420034 	movhi	r5,2048
    a6bc:	01000044 	movi	r4,1
    a6c0:	18c00044 	addi	r3,r3,1
    a6c4:	10800044 	addi	r2,r2,1
    a6c8:	29411304 	addi	r5,r5,1100
    a6cc:	41000115 	stw	r4,4(r8)
    a6d0:	41400015 	stw	r5,0(r8)
    a6d4:	d8c02015 	stw	r3,128(sp)
    a6d8:	d8801f15 	stw	r2,124(sp)
    a6dc:	010001c4 	movi	r4,7
    a6e0:	2080b516 	blt	r4,r2,a9b8 <___svfprintf_internal_r+0x1aa0>
    a6e4:	42000204 	addi	r8,r8,8
    a6e8:	8800041e 	bne	r17,zero,a6fc <___svfprintf_internal_r+0x17e4>
    a6ec:	d8803317 	ldw	r2,204(sp)
    a6f0:	1000021e 	bne	r2,zero,a6fc <___svfprintf_internal_r+0x17e4>
    a6f4:	9080004c 	andi	r2,r18,1
    a6f8:	103c5b26 	beq	r2,zero,9868 <__alt_data_end+0xf0009868>
    a6fc:	d9003817 	ldw	r4,224(sp)
    a700:	d8801f17 	ldw	r2,124(sp)
    a704:	d9403417 	ldw	r5,208(sp)
    a708:	20c7883a 	add	r3,r4,r3
    a70c:	10800044 	addi	r2,r2,1
    a710:	41000115 	stw	r4,4(r8)
    a714:	41400015 	stw	r5,0(r8)
    a718:	d8c02015 	stw	r3,128(sp)
    a71c:	d8801f15 	stw	r2,124(sp)
    a720:	010001c4 	movi	r4,7
    a724:	20818016 	blt	r4,r2,ad28 <___svfprintf_internal_r+0x1e10>
    a728:	42000204 	addi	r8,r8,8
    a72c:	0463c83a 	sub	r17,zero,r17
    a730:	0440cb0e 	bge	zero,r17,aa60 <___svfprintf_internal_r+0x1b48>
    a734:	05800404 	movi	r22,16
    a738:	b440e80e 	bge	r22,r17,aadc <___svfprintf_internal_r+0x1bc4>
    a73c:	01420034 	movhi	r5,2048
    a740:	29411384 	addi	r5,r5,1102
    a744:	d9402b15 	stw	r5,172(sp)
    a748:	070001c4 	movi	fp,7
    a74c:	dd002c17 	ldw	r20,176(sp)
    a750:	00000306 	br	a760 <___svfprintf_internal_r+0x1848>
    a754:	42000204 	addi	r8,r8,8
    a758:	8c7ffc04 	addi	r17,r17,-16
    a75c:	b440e20e 	bge	r22,r17,aae8 <___svfprintf_internal_r+0x1bd0>
    a760:	18c00404 	addi	r3,r3,16
    a764:	10800044 	addi	r2,r2,1
    a768:	45400015 	stw	r21,0(r8)
    a76c:	45800115 	stw	r22,4(r8)
    a770:	d8c02015 	stw	r3,128(sp)
    a774:	d8801f15 	stw	r2,124(sp)
    a778:	e0bff60e 	bge	fp,r2,a754 <__alt_data_end+0xf000a754>
    a77c:	d9801e04 	addi	r6,sp,120
    a780:	a00b883a 	mov	r5,r20
    a784:	9809883a 	mov	r4,r19
    a788:	00123800 	call	12380 <__ssprint_r>
    a78c:	103ac71e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a790:	d8c02017 	ldw	r3,128(sp)
    a794:	d8801f17 	ldw	r2,124(sp)
    a798:	da000404 	addi	r8,sp,16
    a79c:	003fee06 	br	a758 <__alt_data_end+0xf000a758>
    a7a0:	d8c02d17 	ldw	r3,180(sp)
    a7a4:	d9002917 	ldw	r4,164(sp)
    a7a8:	002d883a 	mov	r22,zero
    a7ac:	18800104 	addi	r2,r3,4
    a7b0:	1d000017 	ldw	r20,0(r3)
    a7b4:	203e7d0e 	bge	r4,zero,a1ac <__alt_data_end+0xf000a1ac>
    a7b8:	003eda06 	br	a324 <__alt_data_end+0xf000a324>
    a7bc:	d9402d17 	ldw	r5,180(sp)
    a7c0:	d8c02917 	ldw	r3,164(sp)
    a7c4:	002d883a 	mov	r22,zero
    a7c8:	28800104 	addi	r2,r5,4
    a7cc:	2d000017 	ldw	r20,0(r5)
    a7d0:	183e2d0e 	bge	r3,zero,a088 <__alt_data_end+0xf000a088>
    a7d4:	003f6b06 	br	a584 <__alt_data_end+0xf000a584>
    a7d8:	d8c02d15 	stw	r3,180(sp)
    a7dc:	0039883a 	mov	fp,zero
    a7e0:	003ed206 	br	a32c <__alt_data_end+0xf000a32c>
    a7e4:	bc400043 	ldbu	r17,1(r23)
    a7e8:	94800814 	ori	r18,r18,32
    a7ec:	bdc00044 	addi	r23,r23,1
    a7f0:	8c403fcc 	andi	r17,r17,255
    a7f4:	8c40201c 	xori	r17,r17,128
    a7f8:	8c7fe004 	addi	r17,r17,-128
    a7fc:	003a1a06 	br	9068 <__alt_data_end+0xf0009068>
    a800:	d9402c17 	ldw	r5,176(sp)
    a804:	d9801e04 	addi	r6,sp,120
    a808:	9809883a 	mov	r4,r19
    a80c:	00123800 	call	12380 <__ssprint_r>
    a810:	103aa61e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a814:	d8c02017 	ldw	r3,128(sp)
    a818:	da000404 	addi	r8,sp,16
    a81c:	003d4a06 	br	9d48 <__alt_data_end+0xf0009d48>
    a820:	d9002917 	ldw	r4,164(sp)
    a824:	05bff7c4 	movi	r22,-33
    a828:	00bfffc4 	movi	r2,-1
    a82c:	8dac703a 	and	r22,r17,r22
    a830:	20806a26 	beq	r4,r2,a9dc <___svfprintf_internal_r+0x1ac4>
    a834:	008011c4 	movi	r2,71
    a838:	b0813726 	beq	r22,r2,ad18 <___svfprintf_internal_r+0x1e00>
    a83c:	d9003717 	ldw	r4,220(sp)
    a840:	90c04014 	ori	r3,r18,256
    a844:	d8c02b15 	stw	r3,172(sp)
    a848:	20015d16 	blt	r4,zero,adc0 <___svfprintf_internal_r+0x1ea8>
    a84c:	dd003717 	ldw	r20,220(sp)
    a850:	d8002a05 	stb	zero,168(sp)
    a854:	00801984 	movi	r2,102
    a858:	88814026 	beq	r17,r2,ad5c <___svfprintf_internal_r+0x1e44>
    a85c:	00801184 	movi	r2,70
    a860:	88817126 	beq	r17,r2,ae28 <___svfprintf_internal_r+0x1f10>
    a864:	00801144 	movi	r2,69
    a868:	b0816226 	beq	r22,r2,adf4 <___svfprintf_internal_r+0x1edc>
    a86c:	d8c02917 	ldw	r3,164(sp)
    a870:	d8802104 	addi	r2,sp,132
    a874:	d8800315 	stw	r2,12(sp)
    a878:	d9403617 	ldw	r5,216(sp)
    a87c:	d8802504 	addi	r2,sp,148
    a880:	d8800215 	stw	r2,8(sp)
    a884:	d8802604 	addi	r2,sp,152
    a888:	d8c00015 	stw	r3,0(sp)
    a88c:	d8800115 	stw	r2,4(sp)
    a890:	01c00084 	movi	r7,2
    a894:	a00d883a 	mov	r6,r20
    a898:	9809883a 	mov	r4,r19
    a89c:	d8c03d15 	stw	r3,244(sp)
    a8a0:	da003e15 	stw	r8,248(sp)
    a8a4:	000d7140 	call	d714 <_dtoa_r>
    a8a8:	1021883a 	mov	r16,r2
    a8ac:	008019c4 	movi	r2,103
    a8b0:	d8c03d17 	ldw	r3,244(sp)
    a8b4:	da003e17 	ldw	r8,248(sp)
    a8b8:	8880e726 	beq	r17,r2,ac58 <___svfprintf_internal_r+0x1d40>
    a8bc:	008011c4 	movi	r2,71
    a8c0:	8880d426 	beq	r17,r2,ac14 <___svfprintf_internal_r+0x1cfc>
    a8c4:	80f9883a 	add	fp,r16,r3
    a8c8:	d9003617 	ldw	r4,216(sp)
    a8cc:	000d883a 	mov	r6,zero
    a8d0:	000f883a 	mov	r7,zero
    a8d4:	a00b883a 	mov	r5,r20
    a8d8:	da003e15 	stw	r8,248(sp)
    a8dc:	0016ac40 	call	16ac4 <__eqdf2>
    a8e0:	da003e17 	ldw	r8,248(sp)
    a8e4:	1000e426 	beq	r2,zero,ac78 <___svfprintf_internal_r+0x1d60>
    a8e8:	d8802117 	ldw	r2,132(sp)
    a8ec:	1700062e 	bgeu	r2,fp,a908 <___svfprintf_internal_r+0x19f0>
    a8f0:	01000c04 	movi	r4,48
    a8f4:	10c00044 	addi	r3,r2,1
    a8f8:	d8c02115 	stw	r3,132(sp)
    a8fc:	11000005 	stb	r4,0(r2)
    a900:	d8802117 	ldw	r2,132(sp)
    a904:	173ffb36 	bltu	r2,fp,a8f4 <__alt_data_end+0xf000a8f4>
    a908:	1405c83a 	sub	r2,r2,r16
    a90c:	d8803315 	stw	r2,204(sp)
    a910:	008011c4 	movi	r2,71
    a914:	b080c526 	beq	r22,r2,ac2c <___svfprintf_internal_r+0x1d14>
    a918:	00801944 	movi	r2,101
    a91c:	1441d90e 	bge	r2,r17,b084 <___svfprintf_internal_r+0x216c>
    a920:	d8c02617 	ldw	r3,152(sp)
    a924:	00801984 	movi	r2,102
    a928:	d8c03215 	stw	r3,200(sp)
    a92c:	88813426 	beq	r17,r2,ae00 <___svfprintf_internal_r+0x1ee8>
    a930:	d8c03217 	ldw	r3,200(sp)
    a934:	d9003317 	ldw	r4,204(sp)
    a938:	19012516 	blt	r3,r4,add0 <___svfprintf_internal_r+0x1eb8>
    a93c:	9480004c 	andi	r18,r18,1
    a940:	9001841e 	bne	r18,zero,af54 <___svfprintf_internal_r+0x203c>
    a944:	1805883a 	mov	r2,r3
    a948:	1801cc16 	blt	r3,zero,b07c <___svfprintf_internal_r+0x2164>
    a94c:	d8c03217 	ldw	r3,200(sp)
    a950:	044019c4 	movi	r17,103
    a954:	d8c02e15 	stw	r3,184(sp)
    a958:	df002a07 	ldb	fp,168(sp)
    a95c:	e000a61e 	bne	fp,zero,abf8 <___svfprintf_internal_r+0x1ce0>
    a960:	df002783 	ldbu	fp,158(sp)
    a964:	d8802a15 	stw	r2,168(sp)
    a968:	dc802b17 	ldw	r18,172(sp)
    a96c:	d8002915 	stw	zero,164(sp)
    a970:	003b1706 	br	95d0 <__alt_data_end+0xf00095d0>
    a974:	04020034 	movhi	r16,2048
    a978:	84010304 	addi	r16,r16,1036
    a97c:	003aa606 	br	9418 <__alt_data_end+0xf0009418>
    a980:	d9003917 	ldw	r4,228(sp)
    a984:	04001004 	movi	r16,64
    a988:	800b883a 	mov	r5,r16
    a98c:	00100f40 	call	100f4 <_malloc_r>
    a990:	d9002c17 	ldw	r4,176(sp)
    a994:	20800015 	stw	r2,0(r4)
    a998:	20800415 	stw	r2,16(r4)
    a99c:	1001cb26 	beq	r2,zero,b0cc <___svfprintf_internal_r+0x21b4>
    a9a0:	d8802c17 	ldw	r2,176(sp)
    a9a4:	14000515 	stw	r16,20(r2)
    a9a8:	00397606 	br	8f84 <__alt_data_end+0xf0008f84>
    a9ac:	04020034 	movhi	r16,2048
    a9b0:	84010504 	addi	r16,r16,1044
    a9b4:	003ee106 	br	a53c <__alt_data_end+0xf000a53c>
    a9b8:	d9402c17 	ldw	r5,176(sp)
    a9bc:	d9801e04 	addi	r6,sp,120
    a9c0:	9809883a 	mov	r4,r19
    a9c4:	00123800 	call	12380 <__ssprint_r>
    a9c8:	103a381e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    a9cc:	dc402617 	ldw	r17,152(sp)
    a9d0:	d8c02017 	ldw	r3,128(sp)
    a9d4:	da000404 	addi	r8,sp,16
    a9d8:	003f4306 	br	a6e8 <__alt_data_end+0xf000a6e8>
    a9dc:	01400184 	movi	r5,6
    a9e0:	d9402915 	stw	r5,164(sp)
    a9e4:	003f9506 	br	a83c <__alt_data_end+0xf000a83c>
    a9e8:	d9002d17 	ldw	r4,180(sp)
    a9ec:	25000017 	ldw	r20,0(r4)
    a9f0:	21000104 	addi	r4,r4,4
    a9f4:	d9002d15 	stw	r4,180(sp)
    a9f8:	a02dd7fa 	srai	r22,r20,31
    a9fc:	b005883a 	mov	r2,r22
    aa00:	003a9b06 	br	9470 <__alt_data_end+0xf0009470>
    aa04:	d9402d17 	ldw	r5,180(sp)
    aa08:	002d883a 	mov	r22,zero
    aa0c:	2d000017 	ldw	r20,0(r5)
    aa10:	29400104 	addi	r5,r5,4
    aa14:	d9402d15 	stw	r5,180(sp)
    aa18:	003bf906 	br	9a00 <__alt_data_end+0xf0009a00>
    aa1c:	9480100c 	andi	r18,r18,64
    aa20:	90006e26 	beq	r18,zero,abdc <___svfprintf_internal_r+0x1cc4>
    aa24:	d9002d17 	ldw	r4,180(sp)
    aa28:	d9402f17 	ldw	r5,188(sp)
    aa2c:	20800017 	ldw	r2,0(r4)
    aa30:	21000104 	addi	r4,r4,4
    aa34:	d9002d15 	stw	r4,180(sp)
    aa38:	1140000d 	sth	r5,0(r2)
    aa3c:	00396106 	br	8fc4 <__alt_data_end+0xf0008fc4>
    aa40:	d9402c17 	ldw	r5,176(sp)
    aa44:	d9801e04 	addi	r6,sp,120
    aa48:	9809883a 	mov	r4,r19
    aa4c:	00123800 	call	12380 <__ssprint_r>
    aa50:	103a161e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    aa54:	d8c02017 	ldw	r3,128(sp)
    aa58:	d8801f17 	ldw	r2,124(sp)
    aa5c:	da000404 	addi	r8,sp,16
    aa60:	d9403317 	ldw	r5,204(sp)
    aa64:	10800044 	addi	r2,r2,1
    aa68:	44000015 	stw	r16,0(r8)
    aa6c:	28c7883a 	add	r3,r5,r3
    aa70:	003b7706 	br	9850 <__alt_data_end+0xf0009850>
    aa74:	8009883a 	mov	r4,r16
    aa78:	da003e15 	stw	r8,248(sp)
    aa7c:	0008e800 	call	8e80 <strlen>
    aa80:	d8802e15 	stw	r2,184(sp)
    aa84:	da003e17 	ldw	r8,248(sp)
    aa88:	103c280e 	bge	r2,zero,9b2c <__alt_data_end+0xf0009b2c>
    aa8c:	0005883a 	mov	r2,zero
    aa90:	003c2606 	br	9b2c <__alt_data_end+0xf0009b2c>
    aa94:	00bfffc4 	movi	r2,-1
    aa98:	003a0906 	br	92c0 <__alt_data_end+0xf00092c0>
    aa9c:	01020034 	movhi	r4,2048
    aaa0:	21011784 	addi	r4,r4,1118
    aaa4:	d9003515 	stw	r4,212(sp)
    aaa8:	003b0606 	br	96c4 <__alt_data_end+0xf00096c4>
    aaac:	013fffc4 	movi	r4,-1
    aab0:	003a2706 	br	9350 <__alt_data_end+0xf0009350>
    aab4:	d9402c17 	ldw	r5,176(sp)
    aab8:	d9801e04 	addi	r6,sp,120
    aabc:	9809883a 	mov	r4,r19
    aac0:	00123800 	call	12380 <__ssprint_r>
    aac4:	1039f91e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    aac8:	d8c02017 	ldw	r3,128(sp)
    aacc:	da000404 	addi	r8,sp,16
    aad0:	003d8406 	br	a0e4 <__alt_data_end+0xf000a0e4>
    aad4:	0023883a 	mov	r17,zero
    aad8:	003d8306 	br	a0e8 <__alt_data_end+0xf000a0e8>
    aadc:	01020034 	movhi	r4,2048
    aae0:	21011384 	addi	r4,r4,1102
    aae4:	d9002b15 	stw	r4,172(sp)
    aae8:	d9002b17 	ldw	r4,172(sp)
    aaec:	1c47883a 	add	r3,r3,r17
    aaf0:	10800044 	addi	r2,r2,1
    aaf4:	41000015 	stw	r4,0(r8)
    aaf8:	44400115 	stw	r17,4(r8)
    aafc:	d8c02015 	stw	r3,128(sp)
    ab00:	d8801f15 	stw	r2,124(sp)
    ab04:	010001c4 	movi	r4,7
    ab08:	20bfcd16 	blt	r4,r2,aa40 <__alt_data_end+0xf000aa40>
    ab0c:	42000204 	addi	r8,r8,8
    ab10:	003fd306 	br	aa60 <__alt_data_end+0xf000aa60>
    ab14:	d9402c17 	ldw	r5,176(sp)
    ab18:	d9801e04 	addi	r6,sp,120
    ab1c:	9809883a 	mov	r4,r19
    ab20:	00123800 	call	12380 <__ssprint_r>
    ab24:	1039e11e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    ab28:	d8802617 	ldw	r2,152(sp)
    ab2c:	d8c02017 	ldw	r3,128(sp)
    ab30:	da000404 	addi	r8,sp,16
    ab34:	003e1c06 	br	a3a8 <__alt_data_end+0xf000a3a8>
    ab38:	d8802917 	ldw	r2,164(sp)
    ab3c:	00c00184 	movi	r3,6
    ab40:	1880012e 	bgeu	r3,r2,ab48 <___svfprintf_internal_r+0x1c30>
    ab44:	1805883a 	mov	r2,r3
    ab48:	d8802e15 	stw	r2,184(sp)
    ab4c:	1000f316 	blt	r2,zero,af1c <___svfprintf_internal_r+0x2004>
    ab50:	04020034 	movhi	r16,2048
    ab54:	d8802a15 	stw	r2,168(sp)
    ab58:	dd002d15 	stw	r20,180(sp)
    ab5c:	d8002915 	stw	zero,164(sp)
    ab60:	d8003215 	stw	zero,200(sp)
    ab64:	84011104 	addi	r16,r16,1092
    ab68:	0039883a 	mov	fp,zero
    ab6c:	003a9f06 	br	95ec <__alt_data_end+0xf00095ec>
    ab70:	01020034 	movhi	r4,2048
    ab74:	21011784 	addi	r4,r4,1118
    ab78:	d9003515 	stw	r4,212(sp)
    ab7c:	003b5f06 	br	98fc <__alt_data_end+0xf00098fc>
    ab80:	d9402c17 	ldw	r5,176(sp)
    ab84:	d9801e04 	addi	r6,sp,120
    ab88:	9809883a 	mov	r4,r19
    ab8c:	00123800 	call	12380 <__ssprint_r>
    ab90:	1039c61e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    ab94:	d8802617 	ldw	r2,152(sp)
    ab98:	d9403317 	ldw	r5,204(sp)
    ab9c:	d8c02017 	ldw	r3,128(sp)
    aba0:	da000404 	addi	r8,sp,16
    aba4:	2885c83a 	sub	r2,r5,r2
    aba8:	003e1006 	br	a3ec <__alt_data_end+0xf000a3ec>
    abac:	00800044 	movi	r2,1
    abb0:	10803fcc 	andi	r2,r2,255
    abb4:	00c00044 	movi	r3,1
    abb8:	10fa3526 	beq	r2,r3,9490 <__alt_data_end+0xf0009490>
    abbc:	00c00084 	movi	r3,2
    abc0:	10fb9e26 	beq	r2,r3,9a3c <__alt_data_end+0xf0009a3c>
    abc4:	003a6406 	br	9558 <__alt_data_end+0xf0009558>
    abc8:	0021883a 	mov	r16,zero
    abcc:	003e0806 	br	a3f0 <__alt_data_end+0xf000a3f0>
    abd0:	07000b44 	movi	fp,45
    abd4:	df002785 	stb	fp,158(sp)
    abd8:	003a0b06 	br	9408 <__alt_data_end+0xf0009408>
    abdc:	d8c02d17 	ldw	r3,180(sp)
    abe0:	d9002f17 	ldw	r4,188(sp)
    abe4:	18800017 	ldw	r2,0(r3)
    abe8:	18c00104 	addi	r3,r3,4
    abec:	d8c02d15 	stw	r3,180(sp)
    abf0:	11000015 	stw	r4,0(r2)
    abf4:	0038f306 	br	8fc4 <__alt_data_end+0xf0008fc4>
    abf8:	00c00b44 	movi	r3,45
    abfc:	d8c02785 	stb	r3,158(sp)
    ac00:	d8802a15 	stw	r2,168(sp)
    ac04:	dc802b17 	ldw	r18,172(sp)
    ac08:	d8002915 	stw	zero,164(sp)
    ac0c:	07000b44 	movi	fp,45
    ac10:	003a7306 	br	95e0 <__alt_data_end+0xf00095e0>
    ac14:	9080004c 	andi	r2,r18,1
    ac18:	1000941e 	bne	r2,zero,ae6c <___svfprintf_internal_r+0x1f54>
    ac1c:	d8802117 	ldw	r2,132(sp)
    ac20:	1405c83a 	sub	r2,r2,r16
    ac24:	d8803315 	stw	r2,204(sp)
    ac28:	b441161e 	bne	r22,r17,b084 <___svfprintf_internal_r+0x216c>
    ac2c:	dd802617 	ldw	r22,152(sp)
    ac30:	00bfff44 	movi	r2,-3
    ac34:	b0801a16 	blt	r22,r2,aca0 <___svfprintf_internal_r+0x1d88>
    ac38:	d9402917 	ldw	r5,164(sp)
    ac3c:	2d801816 	blt	r5,r22,aca0 <___svfprintf_internal_r+0x1d88>
    ac40:	dd803215 	stw	r22,200(sp)
    ac44:	003f3a06 	br	a930 <__alt_data_end+0xf000a930>
    ac48:	1025883a 	mov	r18,r2
    ac4c:	0039883a 	mov	fp,zero
    ac50:	00800084 	movi	r2,2
    ac54:	003fd606 	br	abb0 <__alt_data_end+0xf000abb0>
    ac58:	9080004c 	andi	r2,r18,1
    ac5c:	103f191e 	bne	r2,zero,a8c4 <__alt_data_end+0xf000a8c4>
    ac60:	d8802117 	ldw	r2,132(sp)
    ac64:	003f2806 	br	a908 <__alt_data_end+0xf000a908>
    ac68:	01020034 	movhi	r4,2048
    ac6c:	21011384 	addi	r4,r4,1102
    ac70:	d9002b15 	stw	r4,172(sp)
    ac74:	003c7c06 	br	9e68 <__alt_data_end+0xf0009e68>
    ac78:	e005883a 	mov	r2,fp
    ac7c:	003f2206 	br	a908 <__alt_data_end+0xf000a908>
    ac80:	d9402917 	ldw	r5,164(sp)
    ac84:	df002783 	ldbu	fp,158(sp)
    ac88:	dd002d15 	stw	r20,180(sp)
    ac8c:	d9402a15 	stw	r5,168(sp)
    ac90:	d9402e15 	stw	r5,184(sp)
    ac94:	d8002915 	stw	zero,164(sp)
    ac98:	d8003215 	stw	zero,200(sp)
    ac9c:	003a4c06 	br	95d0 <__alt_data_end+0xf00095d0>
    aca0:	8c7fff84 	addi	r17,r17,-2
    aca4:	b5bfffc4 	addi	r22,r22,-1
    aca8:	dd802615 	stw	r22,152(sp)
    acac:	dc4022c5 	stb	r17,139(sp)
    acb0:	b000c316 	blt	r22,zero,afc0 <___svfprintf_internal_r+0x20a8>
    acb4:	00800ac4 	movi	r2,43
    acb8:	d8802305 	stb	r2,140(sp)
    acbc:	00800244 	movi	r2,9
    acc0:	15806e16 	blt	r2,r22,ae7c <___svfprintf_internal_r+0x1f64>
    acc4:	00800c04 	movi	r2,48
    acc8:	b5800c04 	addi	r22,r22,48
    accc:	d8802345 	stb	r2,141(sp)
    acd0:	dd802385 	stb	r22,142(sp)
    acd4:	d88023c4 	addi	r2,sp,143
    acd8:	df0022c4 	addi	fp,sp,139
    acdc:	d8c03317 	ldw	r3,204(sp)
    ace0:	1739c83a 	sub	fp,r2,fp
    ace4:	d9003317 	ldw	r4,204(sp)
    ace8:	e0c7883a 	add	r3,fp,r3
    acec:	df003b15 	stw	fp,236(sp)
    acf0:	d8c02e15 	stw	r3,184(sp)
    acf4:	00800044 	movi	r2,1
    acf8:	1100b70e 	bge	r2,r4,afd8 <___svfprintf_internal_r+0x20c0>
    acfc:	d8c02e17 	ldw	r3,184(sp)
    ad00:	18c00044 	addi	r3,r3,1
    ad04:	d8c02e15 	stw	r3,184(sp)
    ad08:	1805883a 	mov	r2,r3
    ad0c:	1800b016 	blt	r3,zero,afd0 <___svfprintf_internal_r+0x20b8>
    ad10:	d8003215 	stw	zero,200(sp)
    ad14:	003f1006 	br	a958 <__alt_data_end+0xf000a958>
    ad18:	d8802917 	ldw	r2,164(sp)
    ad1c:	103ec71e 	bne	r2,zero,a83c <__alt_data_end+0xf000a83c>
    ad20:	dc002915 	stw	r16,164(sp)
    ad24:	003ec506 	br	a83c <__alt_data_end+0xf000a83c>
    ad28:	d9402c17 	ldw	r5,176(sp)
    ad2c:	d9801e04 	addi	r6,sp,120
    ad30:	9809883a 	mov	r4,r19
    ad34:	00123800 	call	12380 <__ssprint_r>
    ad38:	10395c1e 	bne	r2,zero,92ac <__alt_data_end+0xf00092ac>
    ad3c:	dc402617 	ldw	r17,152(sp)
    ad40:	d8c02017 	ldw	r3,128(sp)
    ad44:	d8801f17 	ldw	r2,124(sp)
    ad48:	da000404 	addi	r8,sp,16
    ad4c:	003e7706 	br	a72c <__alt_data_end+0xf000a72c>
    ad50:	582f883a 	mov	r23,r11
    ad54:	d8002915 	stw	zero,164(sp)
    ad58:	0038c406 	br	906c <__alt_data_end+0xf000906c>
    ad5c:	d8c02917 	ldw	r3,164(sp)
    ad60:	d8802104 	addi	r2,sp,132
    ad64:	d8800315 	stw	r2,12(sp)
    ad68:	d9403617 	ldw	r5,216(sp)
    ad6c:	d8802504 	addi	r2,sp,148
    ad70:	d8800215 	stw	r2,8(sp)
    ad74:	d8802604 	addi	r2,sp,152
    ad78:	d8c00015 	stw	r3,0(sp)
    ad7c:	9809883a 	mov	r4,r19
    ad80:	d8800115 	stw	r2,4(sp)
    ad84:	01c000c4 	movi	r7,3
    ad88:	a00d883a 	mov	r6,r20
    ad8c:	da003e15 	stw	r8,248(sp)
    ad90:	000d7140 	call	d714 <_dtoa_r>
    ad94:	d9002917 	ldw	r4,164(sp)
    ad98:	da003e17 	ldw	r8,248(sp)
    ad9c:	1021883a 	mov	r16,r2
    ada0:	1139883a 	add	fp,r2,r4
    ada4:	2007883a 	mov	r3,r4
    ada8:	81000007 	ldb	r4,0(r16)
    adac:	00800c04 	movi	r2,48
    adb0:	20806f26 	beq	r4,r2,af70 <___svfprintf_internal_r+0x2058>
    adb4:	d8c02617 	ldw	r3,152(sp)
    adb8:	e0f9883a 	add	fp,fp,r3
    adbc:	003ec206 	br	a8c8 <__alt_data_end+0xf000a8c8>
    adc0:	00c00b44 	movi	r3,45
    adc4:	2520003c 	xorhi	r20,r4,32768
    adc8:	d8c02a05 	stb	r3,168(sp)
    adcc:	003ea106 	br	a854 <__alt_data_end+0xf000a854>
    add0:	d8c03217 	ldw	r3,200(sp)
    add4:	00c0890e 	bge	zero,r3,affc <___svfprintf_internal_r+0x20e4>
    add8:	00800044 	movi	r2,1
    addc:	d9003317 	ldw	r4,204(sp)
    ade0:	1105883a 	add	r2,r2,r4
    ade4:	d8802e15 	stw	r2,184(sp)
    ade8:	10005f16 	blt	r2,zero,af68 <___svfprintf_internal_r+0x2050>
    adec:	044019c4 	movi	r17,103
    adf0:	003ed906 	br	a958 <__alt_data_end+0xf000a958>
    adf4:	d9002917 	ldw	r4,164(sp)
    adf8:	20c00044 	addi	r3,r4,1
    adfc:	003e9c06 	br	a870 <__alt_data_end+0xf000a870>
    ae00:	d9002917 	ldw	r4,164(sp)
    ae04:	00c0680e 	bge	zero,r3,afa8 <___svfprintf_internal_r+0x2090>
    ae08:	2000461e 	bne	r4,zero,af24 <___svfprintf_internal_r+0x200c>
    ae0c:	9480004c 	andi	r18,r18,1
    ae10:	9000441e 	bne	r18,zero,af24 <___svfprintf_internal_r+0x200c>
    ae14:	1805883a 	mov	r2,r3
    ae18:	1800a016 	blt	r3,zero,b09c <___svfprintf_internal_r+0x2184>
    ae1c:	d8c03217 	ldw	r3,200(sp)
    ae20:	d8c02e15 	stw	r3,184(sp)
    ae24:	003ecc06 	br	a958 <__alt_data_end+0xf000a958>
    ae28:	d9402917 	ldw	r5,164(sp)
    ae2c:	d8802104 	addi	r2,sp,132
    ae30:	d8800315 	stw	r2,12(sp)
    ae34:	d9400015 	stw	r5,0(sp)
    ae38:	d8802504 	addi	r2,sp,148
    ae3c:	d9403617 	ldw	r5,216(sp)
    ae40:	d8800215 	stw	r2,8(sp)
    ae44:	d8802604 	addi	r2,sp,152
    ae48:	d8800115 	stw	r2,4(sp)
    ae4c:	01c000c4 	movi	r7,3
    ae50:	a00d883a 	mov	r6,r20
    ae54:	9809883a 	mov	r4,r19
    ae58:	da003e15 	stw	r8,248(sp)
    ae5c:	000d7140 	call	d714 <_dtoa_r>
    ae60:	d8c02917 	ldw	r3,164(sp)
    ae64:	da003e17 	ldw	r8,248(sp)
    ae68:	1021883a 	mov	r16,r2
    ae6c:	00801184 	movi	r2,70
    ae70:	80f9883a 	add	fp,r16,r3
    ae74:	88bfcc26 	beq	r17,r2,ada8 <__alt_data_end+0xf000ada8>
    ae78:	003e9306 	br	a8c8 <__alt_data_end+0xf000a8c8>
    ae7c:	df0022c4 	addi	fp,sp,139
    ae80:	dc002915 	stw	r16,164(sp)
    ae84:	9829883a 	mov	r20,r19
    ae88:	e021883a 	mov	r16,fp
    ae8c:	4027883a 	mov	r19,r8
    ae90:	b009883a 	mov	r4,r22
    ae94:	01400284 	movi	r5,10
    ae98:	00087e40 	call	87e4 <__modsi3>
    ae9c:	10800c04 	addi	r2,r2,48
    aea0:	843fffc4 	addi	r16,r16,-1
    aea4:	b009883a 	mov	r4,r22
    aea8:	01400284 	movi	r5,10
    aeac:	80800005 	stb	r2,0(r16)
    aeb0:	00087600 	call	8760 <__divsi3>
    aeb4:	102d883a 	mov	r22,r2
    aeb8:	00800244 	movi	r2,9
    aebc:	15bff416 	blt	r2,r22,ae90 <__alt_data_end+0xf000ae90>
    aec0:	9811883a 	mov	r8,r19
    aec4:	b0800c04 	addi	r2,r22,48
    aec8:	a027883a 	mov	r19,r20
    aecc:	8029883a 	mov	r20,r16
    aed0:	a17fffc4 	addi	r5,r20,-1
    aed4:	a0bfffc5 	stb	r2,-1(r20)
    aed8:	dc002917 	ldw	r16,164(sp)
    aedc:	2f00752e 	bgeu	r5,fp,b0b4 <___svfprintf_internal_r+0x219c>
    aee0:	d9c02384 	addi	r7,sp,142
    aee4:	3d0fc83a 	sub	r7,r7,r20
    aee8:	d9002344 	addi	r4,sp,141
    aeec:	e1cf883a 	add	r7,fp,r7
    aef0:	00000106 	br	aef8 <___svfprintf_internal_r+0x1fe0>
    aef4:	28800003 	ldbu	r2,0(r5)
    aef8:	20800005 	stb	r2,0(r4)
    aefc:	21000044 	addi	r4,r4,1
    af00:	29400044 	addi	r5,r5,1
    af04:	21fffb1e 	bne	r4,r7,aef4 <__alt_data_end+0xf000aef4>
    af08:	d8802304 	addi	r2,sp,140
    af0c:	1505c83a 	sub	r2,r2,r20
    af10:	d8c02344 	addi	r3,sp,141
    af14:	1885883a 	add	r2,r3,r2
    af18:	003f7006 	br	acdc <__alt_data_end+0xf000acdc>
    af1c:	0005883a 	mov	r2,zero
    af20:	003f0b06 	br	ab50 <__alt_data_end+0xf000ab50>
    af24:	d9002917 	ldw	r4,164(sp)
    af28:	d8c03217 	ldw	r3,200(sp)
    af2c:	20800044 	addi	r2,r4,1
    af30:	1885883a 	add	r2,r3,r2
    af34:	d8802e15 	stw	r2,184(sp)
    af38:	103e870e 	bge	r2,zero,a958 <__alt_data_end+0xf000a958>
    af3c:	0005883a 	mov	r2,zero
    af40:	003e8506 	br	a958 <__alt_data_end+0xf000a958>
    af44:	01020034 	movhi	r4,2048
    af48:	21011384 	addi	r4,r4,1102
    af4c:	d9002b15 	stw	r4,172(sp)
    af50:	003cc506 	br	a268 <__alt_data_end+0xf000a268>
    af54:	d8c03217 	ldw	r3,200(sp)
    af58:	18c00044 	addi	r3,r3,1
    af5c:	d8c02e15 	stw	r3,184(sp)
    af60:	1805883a 	mov	r2,r3
    af64:	183fa10e 	bge	r3,zero,adec <__alt_data_end+0xf000adec>
    af68:	0005883a 	mov	r2,zero
    af6c:	003f9f06 	br	adec <__alt_data_end+0xf000adec>
    af70:	d9003617 	ldw	r4,216(sp)
    af74:	000d883a 	mov	r6,zero
    af78:	000f883a 	mov	r7,zero
    af7c:	a00b883a 	mov	r5,r20
    af80:	d8c03d15 	stw	r3,244(sp)
    af84:	da003e15 	stw	r8,248(sp)
    af88:	0016ac40 	call	16ac4 <__eqdf2>
    af8c:	d8c03d17 	ldw	r3,244(sp)
    af90:	da003e17 	ldw	r8,248(sp)
    af94:	103f8726 	beq	r2,zero,adb4 <__alt_data_end+0xf000adb4>
    af98:	00800044 	movi	r2,1
    af9c:	10c7c83a 	sub	r3,r2,r3
    afa0:	d8c02615 	stw	r3,152(sp)
    afa4:	003f8406 	br	adb8 <__alt_data_end+0xf000adb8>
    afa8:	20000e1e 	bne	r4,zero,afe4 <___svfprintf_internal_r+0x20cc>
    afac:	9480004c 	andi	r18,r18,1
    afb0:	90000c1e 	bne	r18,zero,afe4 <___svfprintf_internal_r+0x20cc>
    afb4:	00800044 	movi	r2,1
    afb8:	d8802e15 	stw	r2,184(sp)
    afbc:	003e6606 	br	a958 <__alt_data_end+0xf000a958>
    afc0:	00800b44 	movi	r2,45
    afc4:	05adc83a 	sub	r22,zero,r22
    afc8:	d8802305 	stb	r2,140(sp)
    afcc:	003f3b06 	br	acbc <__alt_data_end+0xf000acbc>
    afd0:	0005883a 	mov	r2,zero
    afd4:	003f4e06 	br	ad10 <__alt_data_end+0xf000ad10>
    afd8:	90a4703a 	and	r18,r18,r2
    afdc:	903f4a26 	beq	r18,zero,ad08 <__alt_data_end+0xf000ad08>
    afe0:	003f4606 	br	acfc <__alt_data_end+0xf000acfc>
    afe4:	d8c02917 	ldw	r3,164(sp)
    afe8:	18c00084 	addi	r3,r3,2
    afec:	d8c02e15 	stw	r3,184(sp)
    aff0:	1805883a 	mov	r2,r3
    aff4:	183e580e 	bge	r3,zero,a958 <__alt_data_end+0xf000a958>
    aff8:	003fd006 	br	af3c <__alt_data_end+0xf000af3c>
    affc:	00800084 	movi	r2,2
    b000:	10c5c83a 	sub	r2,r2,r3
    b004:	003f7506 	br	addc <__alt_data_end+0xf000addc>
    b008:	d8802d17 	ldw	r2,180(sp)
    b00c:	d9002d17 	ldw	r4,180(sp)
    b010:	bc400043 	ldbu	r17,1(r23)
    b014:	10800017 	ldw	r2,0(r2)
    b018:	582f883a 	mov	r23,r11
    b01c:	d8802915 	stw	r2,164(sp)
    b020:	20800104 	addi	r2,r4,4
    b024:	d9002917 	ldw	r4,164(sp)
    b028:	d8802d15 	stw	r2,180(sp)
    b02c:	203df00e 	bge	r4,zero,a7f0 <__alt_data_end+0xf000a7f0>
    b030:	8c403fcc 	andi	r17,r17,255
    b034:	00bfffc4 	movi	r2,-1
    b038:	8c40201c 	xori	r17,r17,128
    b03c:	d8802915 	stw	r2,164(sp)
    b040:	8c7fe004 	addi	r17,r17,-128
    b044:	00380806 	br	9068 <__alt_data_end+0xf0009068>
    b048:	9080004c 	andi	r2,r18,1
    b04c:	0039883a 	mov	fp,zero
    b050:	10000726 	beq	r2,zero,b070 <___svfprintf_internal_r+0x2158>
    b054:	d8c02817 	ldw	r3,160(sp)
    b058:	dc001dc4 	addi	r16,sp,119
    b05c:	00800c04 	movi	r2,48
    b060:	1c07c83a 	sub	r3,r3,r16
    b064:	d8801dc5 	stb	r2,119(sp)
    b068:	d8c02e15 	stw	r3,184(sp)
    b06c:	00395206 	br	95b8 <__alt_data_end+0xf00095b8>
    b070:	d8002e15 	stw	zero,184(sp)
    b074:	dc001e04 	addi	r16,sp,120
    b078:	00394f06 	br	95b8 <__alt_data_end+0xf00095b8>
    b07c:	0005883a 	mov	r2,zero
    b080:	003e3206 	br	a94c <__alt_data_end+0xf000a94c>
    b084:	dd802617 	ldw	r22,152(sp)
    b088:	003f0606 	br	aca4 <__alt_data_end+0xf000aca4>
    b08c:	d9c02785 	stb	r7,158(sp)
    b090:	003a5106 	br	99d8 <__alt_data_end+0xf00099d8>
    b094:	d9c02785 	stb	r7,158(sp)
    b098:	003a3706 	br	9978 <__alt_data_end+0xf0009978>
    b09c:	0005883a 	mov	r2,zero
    b0a0:	003f5e06 	br	ae1c <__alt_data_end+0xf000ae1c>
    b0a4:	d9c02785 	stb	r7,158(sp)
    b0a8:	00391706 	br	9508 <__alt_data_end+0xf0009508>
    b0ac:	d9c02785 	stb	r7,158(sp)
    b0b0:	0038e606 	br	944c <__alt_data_end+0xf000944c>
    b0b4:	d8802344 	addi	r2,sp,141
    b0b8:	003f0806 	br	acdc <__alt_data_end+0xf000acdc>
    b0bc:	d9c02785 	stb	r7,158(sp)
    b0c0:	0038b706 	br	93a0 <__alt_data_end+0xf00093a0>
    b0c4:	d9c02785 	stb	r7,158(sp)
    b0c8:	003adc06 	br	9c3c <__alt_data_end+0xf0009c3c>
    b0cc:	d9403917 	ldw	r5,228(sp)
    b0d0:	00800304 	movi	r2,12
    b0d4:	28800015 	stw	r2,0(r5)
    b0d8:	00bfffc4 	movi	r2,-1
    b0dc:	00387806 	br	92c0 <__alt_data_end+0xf00092c0>
    b0e0:	d9c02785 	stb	r7,158(sp)
    b0e4:	003abf06 	br	9be4 <__alt_data_end+0xf0009be4>
    b0e8:	d9c02785 	stb	r7,158(sp)
    b0ec:	003a9b06 	br	9b5c <__alt_data_end+0xf0009b5c>

0000b0f0 <___vfprintf_internal_r>:
    b0f0:	deffb804 	addi	sp,sp,-288
    b0f4:	dfc04715 	stw	ra,284(sp)
    b0f8:	ddc04515 	stw	r23,276(sp)
    b0fc:	dd404315 	stw	r21,268(sp)
    b100:	d9002c15 	stw	r4,176(sp)
    b104:	282f883a 	mov	r23,r5
    b108:	302b883a 	mov	r21,r6
    b10c:	d9c02d15 	stw	r7,180(sp)
    b110:	df004615 	stw	fp,280(sp)
    b114:	dd804415 	stw	r22,272(sp)
    b118:	dd004215 	stw	r20,264(sp)
    b11c:	dcc04115 	stw	r19,260(sp)
    b120:	dc804015 	stw	r18,256(sp)
    b124:	dc403f15 	stw	r17,252(sp)
    b128:	dc003e15 	stw	r16,248(sp)
    b12c:	000ff080 	call	ff08 <_localeconv_r>
    b130:	10800017 	ldw	r2,0(r2)
    b134:	1009883a 	mov	r4,r2
    b138:	d8803415 	stw	r2,208(sp)
    b13c:	0008e800 	call	8e80 <strlen>
    b140:	d8803715 	stw	r2,220(sp)
    b144:	d8802c17 	ldw	r2,176(sp)
    b148:	10000226 	beq	r2,zero,b154 <___vfprintf_internal_r+0x64>
    b14c:	10800e17 	ldw	r2,56(r2)
    b150:	1000f926 	beq	r2,zero,b538 <___vfprintf_internal_r+0x448>
    b154:	b880030b 	ldhu	r2,12(r23)
    b158:	10c8000c 	andi	r3,r2,8192
    b15c:	1800061e 	bne	r3,zero,b178 <___vfprintf_internal_r+0x88>
    b160:	b9001917 	ldw	r4,100(r23)
    b164:	00f7ffc4 	movi	r3,-8193
    b168:	10880014 	ori	r2,r2,8192
    b16c:	20c6703a 	and	r3,r4,r3
    b170:	b880030d 	sth	r2,12(r23)
    b174:	b8c01915 	stw	r3,100(r23)
    b178:	10c0020c 	andi	r3,r2,8
    b17c:	1800c126 	beq	r3,zero,b484 <___vfprintf_internal_r+0x394>
    b180:	b8c00417 	ldw	r3,16(r23)
    b184:	1800bf26 	beq	r3,zero,b484 <___vfprintf_internal_r+0x394>
    b188:	1080068c 	andi	r2,r2,26
    b18c:	00c00284 	movi	r3,10
    b190:	10c0c426 	beq	r2,r3,b4a4 <___vfprintf_internal_r+0x3b4>
    b194:	d8c00404 	addi	r3,sp,16
    b198:	05020034 	movhi	r20,2048
    b19c:	d9001e04 	addi	r4,sp,120
    b1a0:	a5011b84 	addi	r20,r20,1134
    b1a4:	d8c01e15 	stw	r3,120(sp)
    b1a8:	d8002015 	stw	zero,128(sp)
    b1ac:	d8001f15 	stw	zero,124(sp)
    b1b0:	d8003315 	stw	zero,204(sp)
    b1b4:	d8003615 	stw	zero,216(sp)
    b1b8:	d8003815 	stw	zero,224(sp)
    b1bc:	1811883a 	mov	r8,r3
    b1c0:	d8003915 	stw	zero,228(sp)
    b1c4:	d8003a15 	stw	zero,232(sp)
    b1c8:	d8002f15 	stw	zero,188(sp)
    b1cc:	d9002815 	stw	r4,160(sp)
    b1d0:	a8800007 	ldb	r2,0(r21)
    b1d4:	10027b26 	beq	r2,zero,bbc4 <___vfprintf_internal_r+0xad4>
    b1d8:	00c00944 	movi	r3,37
    b1dc:	a821883a 	mov	r16,r21
    b1e0:	10c0021e 	bne	r2,r3,b1ec <___vfprintf_internal_r+0xfc>
    b1e4:	00001406 	br	b238 <___vfprintf_internal_r+0x148>
    b1e8:	10c00326 	beq	r2,r3,b1f8 <___vfprintf_internal_r+0x108>
    b1ec:	84000044 	addi	r16,r16,1
    b1f0:	80800007 	ldb	r2,0(r16)
    b1f4:	103ffc1e 	bne	r2,zero,b1e8 <__alt_data_end+0xf000b1e8>
    b1f8:	8563c83a 	sub	r17,r16,r21
    b1fc:	88000e26 	beq	r17,zero,b238 <___vfprintf_internal_r+0x148>
    b200:	d8c02017 	ldw	r3,128(sp)
    b204:	d8801f17 	ldw	r2,124(sp)
    b208:	45400015 	stw	r21,0(r8)
    b20c:	1c47883a 	add	r3,r3,r17
    b210:	10800044 	addi	r2,r2,1
    b214:	d8c02015 	stw	r3,128(sp)
    b218:	44400115 	stw	r17,4(r8)
    b21c:	d8801f15 	stw	r2,124(sp)
    b220:	00c001c4 	movi	r3,7
    b224:	1880a716 	blt	r3,r2,b4c4 <___vfprintf_internal_r+0x3d4>
    b228:	42000204 	addi	r8,r8,8
    b22c:	d9402f17 	ldw	r5,188(sp)
    b230:	2c4b883a 	add	r5,r5,r17
    b234:	d9402f15 	stw	r5,188(sp)
    b238:	80800007 	ldb	r2,0(r16)
    b23c:	1000a826 	beq	r2,zero,b4e0 <___vfprintf_internal_r+0x3f0>
    b240:	84400047 	ldb	r17,1(r16)
    b244:	00bfffc4 	movi	r2,-1
    b248:	85400044 	addi	r21,r16,1
    b24c:	d8002785 	stb	zero,158(sp)
    b250:	0007883a 	mov	r3,zero
    b254:	000f883a 	mov	r7,zero
    b258:	d8802915 	stw	r2,164(sp)
    b25c:	d8003115 	stw	zero,196(sp)
    b260:	0025883a 	mov	r18,zero
    b264:	01401604 	movi	r5,88
    b268:	01800244 	movi	r6,9
    b26c:	02800a84 	movi	r10,42
    b270:	02401b04 	movi	r9,108
    b274:	ad400044 	addi	r21,r21,1
    b278:	88bff804 	addi	r2,r17,-32
    b27c:	28830436 	bltu	r5,r2,be90 <___vfprintf_internal_r+0xda0>
    b280:	100490ba 	slli	r2,r2,2
    b284:	01000074 	movhi	r4,1
    b288:	212ca604 	addi	r4,r4,-19816
    b28c:	1105883a 	add	r2,r2,r4
    b290:	10800017 	ldw	r2,0(r2)
    b294:	1000683a 	jmp	r2
    b298:	0000bdb0 	cmpltui	zero,zero,758
    b29c:	0000be90 	cmplti	zero,zero,762
    b2a0:	0000be90 	cmplti	zero,zero,762
    b2a4:	0000bdd0 	cmplti	zero,zero,759
    b2a8:	0000be90 	cmplti	zero,zero,762
    b2ac:	0000be90 	cmplti	zero,zero,762
    b2b0:	0000be90 	cmplti	zero,zero,762
    b2b4:	0000be90 	cmplti	zero,zero,762
    b2b8:	0000be90 	cmplti	zero,zero,762
    b2bc:	0000be90 	cmplti	zero,zero,762
    b2c0:	0000b544 	movi	zero,725
    b2c4:	0000bcec 	andhi	zero,zero,755
    b2c8:	0000be90 	cmplti	zero,zero,762
    b2cc:	0000b40c 	andi	zero,zero,720
    b2d0:	0000b56c 	andhi	zero,zero,725
    b2d4:	0000be90 	cmplti	zero,zero,762
    b2d8:	0000b5ac 	andhi	zero,zero,726
    b2dc:	0000b5b8 	rdprs	zero,zero,726
    b2e0:	0000b5b8 	rdprs	zero,zero,726
    b2e4:	0000b5b8 	rdprs	zero,zero,726
    b2e8:	0000b5b8 	rdprs	zero,zero,726
    b2ec:	0000b5b8 	rdprs	zero,zero,726
    b2f0:	0000b5b8 	rdprs	zero,zero,726
    b2f4:	0000b5b8 	rdprs	zero,zero,726
    b2f8:	0000b5b8 	rdprs	zero,zero,726
    b2fc:	0000b5b8 	rdprs	zero,zero,726
    b300:	0000be90 	cmplti	zero,zero,762
    b304:	0000be90 	cmplti	zero,zero,762
    b308:	0000be90 	cmplti	zero,zero,762
    b30c:	0000be90 	cmplti	zero,zero,762
    b310:	0000be90 	cmplti	zero,zero,762
    b314:	0000be90 	cmplti	zero,zero,762
    b318:	0000be90 	cmplti	zero,zero,762
    b31c:	0000be90 	cmplti	zero,zero,762
    b320:	0000be90 	cmplti	zero,zero,762
    b324:	0000be90 	cmplti	zero,zero,762
    b328:	0000b5ec 	andhi	zero,zero,727
    b32c:	0000b6a8 	cmpgeui	zero,zero,730
    b330:	0000be90 	cmplti	zero,zero,762
    b334:	0000b6a8 	cmpgeui	zero,zero,730
    b338:	0000be90 	cmplti	zero,zero,762
    b33c:	0000be90 	cmplti	zero,zero,762
    b340:	0000be90 	cmplti	zero,zero,762
    b344:	0000be90 	cmplti	zero,zero,762
    b348:	0000b748 	cmpgei	zero,zero,733
    b34c:	0000be90 	cmplti	zero,zero,762
    b350:	0000be90 	cmplti	zero,zero,762
    b354:	0000b754 	movui	zero,733
    b358:	0000be90 	cmplti	zero,zero,762
    b35c:	0000be90 	cmplti	zero,zero,762
    b360:	0000be90 	cmplti	zero,zero,762
    b364:	0000be90 	cmplti	zero,zero,762
    b368:	0000be90 	cmplti	zero,zero,762
    b36c:	0000bbcc 	andi	zero,zero,751
    b370:	0000be90 	cmplti	zero,zero,762
    b374:	0000be90 	cmplti	zero,zero,762
    b378:	0000bc2c 	andhi	zero,zero,752
    b37c:	0000be90 	cmplti	zero,zero,762
    b380:	0000be90 	cmplti	zero,zero,762
    b384:	0000be90 	cmplti	zero,zero,762
    b388:	0000be90 	cmplti	zero,zero,762
    b38c:	0000be90 	cmplti	zero,zero,762
    b390:	0000be90 	cmplti	zero,zero,762
    b394:	0000be90 	cmplti	zero,zero,762
    b398:	0000be90 	cmplti	zero,zero,762
    b39c:	0000be90 	cmplti	zero,zero,762
    b3a0:	0000be90 	cmplti	zero,zero,762
    b3a4:	0000be3c 	xorhi	zero,zero,760
    b3a8:	0000bddc 	xori	zero,zero,759
    b3ac:	0000b6a8 	cmpgeui	zero,zero,730
    b3b0:	0000b6a8 	cmpgeui	zero,zero,730
    b3b4:	0000b6a8 	cmpgeui	zero,zero,730
    b3b8:	0000bdec 	andhi	zero,zero,759
    b3bc:	0000bddc 	xori	zero,zero,759
    b3c0:	0000be90 	cmplti	zero,zero,762
    b3c4:	0000be90 	cmplti	zero,zero,762
    b3c8:	0000bdf8 	rdprs	zero,zero,759
    b3cc:	0000be90 	cmplti	zero,zero,762
    b3d0:	0000be08 	cmpgei	zero,zero,760
    b3d4:	0000bcdc 	xori	zero,zero,755
    b3d8:	0000b418 	cmpnei	zero,zero,720
    b3dc:	0000bcfc 	xorhi	zero,zero,755
    b3e0:	0000be90 	cmplti	zero,zero,762
    b3e4:	0000bd08 	cmpgei	zero,zero,756
    b3e8:	0000be90 	cmplti	zero,zero,762
    b3ec:	0000bd64 	muli	zero,zero,757
    b3f0:	0000be90 	cmplti	zero,zero,762
    b3f4:	0000be90 	cmplti	zero,zero,762
    b3f8:	0000bd74 	movhi	zero,757
    b3fc:	d9003117 	ldw	r4,196(sp)
    b400:	d8802d15 	stw	r2,180(sp)
    b404:	0109c83a 	sub	r4,zero,r4
    b408:	d9003115 	stw	r4,196(sp)
    b40c:	94800114 	ori	r18,r18,4
    b410:	ac400007 	ldb	r17,0(r21)
    b414:	003f9706 	br	b274 <__alt_data_end+0xf000b274>
    b418:	00800c04 	movi	r2,48
    b41c:	d9002d17 	ldw	r4,180(sp)
    b420:	d9402917 	ldw	r5,164(sp)
    b424:	d8802705 	stb	r2,156(sp)
    b428:	00801e04 	movi	r2,120
    b42c:	d8802745 	stb	r2,157(sp)
    b430:	d8002785 	stb	zero,158(sp)
    b434:	20c00104 	addi	r3,r4,4
    b438:	24c00017 	ldw	r19,0(r4)
    b43c:	002d883a 	mov	r22,zero
    b440:	90800094 	ori	r2,r18,2
    b444:	28029a16 	blt	r5,zero,beb0 <___vfprintf_internal_r+0xdc0>
    b448:	00bfdfc4 	movi	r2,-129
    b44c:	90a4703a 	and	r18,r18,r2
    b450:	d8c02d15 	stw	r3,180(sp)
    b454:	94800094 	ori	r18,r18,2
    b458:	9802871e 	bne	r19,zero,be78 <___vfprintf_internal_r+0xd88>
    b45c:	00820034 	movhi	r2,2048
    b460:	10810c04 	addi	r2,r2,1072
    b464:	d8803915 	stw	r2,228(sp)
    b468:	04401e04 	movi	r17,120
    b46c:	d8802917 	ldw	r2,164(sp)
    b470:	0039883a 	mov	fp,zero
    b474:	1001e926 	beq	r2,zero,bc1c <___vfprintf_internal_r+0xb2c>
    b478:	0027883a 	mov	r19,zero
    b47c:	002d883a 	mov	r22,zero
    b480:	00020506 	br	bc98 <___vfprintf_internal_r+0xba8>
    b484:	d9002c17 	ldw	r4,176(sp)
    b488:	b80b883a 	mov	r5,r23
    b48c:	000d3c00 	call	d3c0 <__swsetup_r>
    b490:	1005ac1e 	bne	r2,zero,cb44 <___vfprintf_internal_r+0x1a54>
    b494:	b880030b 	ldhu	r2,12(r23)
    b498:	00c00284 	movi	r3,10
    b49c:	1080068c 	andi	r2,r2,26
    b4a0:	10ff3c1e 	bne	r2,r3,b194 <__alt_data_end+0xf000b194>
    b4a4:	b880038f 	ldh	r2,14(r23)
    b4a8:	103f3a16 	blt	r2,zero,b194 <__alt_data_end+0xf000b194>
    b4ac:	d9c02d17 	ldw	r7,180(sp)
    b4b0:	d9002c17 	ldw	r4,176(sp)
    b4b4:	a80d883a 	mov	r6,r21
    b4b8:	b80b883a 	mov	r5,r23
    b4bc:	000d3040 	call	d304 <__sbprintf>
    b4c0:	00001106 	br	b508 <___vfprintf_internal_r+0x418>
    b4c4:	d9002c17 	ldw	r4,176(sp)
    b4c8:	d9801e04 	addi	r6,sp,120
    b4cc:	b80b883a 	mov	r5,r23
    b4d0:	00138880 	call	13888 <__sprint_r>
    b4d4:	1000081e 	bne	r2,zero,b4f8 <___vfprintf_internal_r+0x408>
    b4d8:	da000404 	addi	r8,sp,16
    b4dc:	003f5306 	br	b22c <__alt_data_end+0xf000b22c>
    b4e0:	d8802017 	ldw	r2,128(sp)
    b4e4:	10000426 	beq	r2,zero,b4f8 <___vfprintf_internal_r+0x408>
    b4e8:	d9002c17 	ldw	r4,176(sp)
    b4ec:	d9801e04 	addi	r6,sp,120
    b4f0:	b80b883a 	mov	r5,r23
    b4f4:	00138880 	call	13888 <__sprint_r>
    b4f8:	b880030b 	ldhu	r2,12(r23)
    b4fc:	1080100c 	andi	r2,r2,64
    b500:	1005901e 	bne	r2,zero,cb44 <___vfprintf_internal_r+0x1a54>
    b504:	d8802f17 	ldw	r2,188(sp)
    b508:	dfc04717 	ldw	ra,284(sp)
    b50c:	df004617 	ldw	fp,280(sp)
    b510:	ddc04517 	ldw	r23,276(sp)
    b514:	dd804417 	ldw	r22,272(sp)
    b518:	dd404317 	ldw	r21,268(sp)
    b51c:	dd004217 	ldw	r20,264(sp)
    b520:	dcc04117 	ldw	r19,260(sp)
    b524:	dc804017 	ldw	r18,256(sp)
    b528:	dc403f17 	ldw	r17,252(sp)
    b52c:	dc003e17 	ldw	r16,248(sp)
    b530:	dec04804 	addi	sp,sp,288
    b534:	f800283a 	ret
    b538:	d9002c17 	ldw	r4,176(sp)
    b53c:	000f3940 	call	f394 <__sinit>
    b540:	003f0406 	br	b154 <__alt_data_end+0xf000b154>
    b544:	d8802d17 	ldw	r2,180(sp)
    b548:	d9002d17 	ldw	r4,180(sp)
    b54c:	10800017 	ldw	r2,0(r2)
    b550:	d8803115 	stw	r2,196(sp)
    b554:	20800104 	addi	r2,r4,4
    b558:	d9003117 	ldw	r4,196(sp)
    b55c:	203fa716 	blt	r4,zero,b3fc <__alt_data_end+0xf000b3fc>
    b560:	d8802d15 	stw	r2,180(sp)
    b564:	ac400007 	ldb	r17,0(r21)
    b568:	003f4206 	br	b274 <__alt_data_end+0xf000b274>
    b56c:	ac400007 	ldb	r17,0(r21)
    b570:	aac00044 	addi	r11,r21,1
    b574:	8a872826 	beq	r17,r10,d218 <___vfprintf_internal_r+0x2128>
    b578:	88bff404 	addi	r2,r17,-48
    b57c:	0009883a 	mov	r4,zero
    b580:	30867d36 	bltu	r6,r2,cf78 <___vfprintf_internal_r+0x1e88>
    b584:	5c400007 	ldb	r17,0(r11)
    b588:	210002a4 	muli	r4,r4,10
    b58c:	5d400044 	addi	r21,r11,1
    b590:	a817883a 	mov	r11,r21
    b594:	2089883a 	add	r4,r4,r2
    b598:	88bff404 	addi	r2,r17,-48
    b59c:	30bff92e 	bgeu	r6,r2,b584 <__alt_data_end+0xf000b584>
    b5a0:	2005c916 	blt	r4,zero,ccc8 <___vfprintf_internal_r+0x1bd8>
    b5a4:	d9002915 	stw	r4,164(sp)
    b5a8:	003f3306 	br	b278 <__alt_data_end+0xf000b278>
    b5ac:	94802014 	ori	r18,r18,128
    b5b0:	ac400007 	ldb	r17,0(r21)
    b5b4:	003f2f06 	br	b274 <__alt_data_end+0xf000b274>
    b5b8:	a809883a 	mov	r4,r21
    b5bc:	d8003115 	stw	zero,196(sp)
    b5c0:	88bff404 	addi	r2,r17,-48
    b5c4:	0017883a 	mov	r11,zero
    b5c8:	24400007 	ldb	r17,0(r4)
    b5cc:	5ac002a4 	muli	r11,r11,10
    b5d0:	ad400044 	addi	r21,r21,1
    b5d4:	a809883a 	mov	r4,r21
    b5d8:	12d7883a 	add	r11,r2,r11
    b5dc:	88bff404 	addi	r2,r17,-48
    b5e0:	30bff92e 	bgeu	r6,r2,b5c8 <__alt_data_end+0xf000b5c8>
    b5e4:	dac03115 	stw	r11,196(sp)
    b5e8:	003f2306 	br	b278 <__alt_data_end+0xf000b278>
    b5ec:	18c03fcc 	andi	r3,r3,255
    b5f0:	18072b1e 	bne	r3,zero,d2a0 <___vfprintf_internal_r+0x21b0>
    b5f4:	94800414 	ori	r18,r18,16
    b5f8:	9080080c 	andi	r2,r18,32
    b5fc:	10037b26 	beq	r2,zero,c3ec <___vfprintf_internal_r+0x12fc>
    b600:	d9402d17 	ldw	r5,180(sp)
    b604:	28800117 	ldw	r2,4(r5)
    b608:	2cc00017 	ldw	r19,0(r5)
    b60c:	29400204 	addi	r5,r5,8
    b610:	d9402d15 	stw	r5,180(sp)
    b614:	102d883a 	mov	r22,r2
    b618:	10044b16 	blt	r2,zero,c748 <___vfprintf_internal_r+0x1658>
    b61c:	d9402917 	ldw	r5,164(sp)
    b620:	df002783 	ldbu	fp,158(sp)
    b624:	2803bc16 	blt	r5,zero,c518 <___vfprintf_internal_r+0x1428>
    b628:	00ffdfc4 	movi	r3,-129
    b62c:	9d84b03a 	or	r2,r19,r22
    b630:	90e4703a 	and	r18,r18,r3
    b634:	10017726 	beq	r2,zero,bc14 <___vfprintf_internal_r+0xb24>
    b638:	b0038326 	beq	r22,zero,c448 <___vfprintf_internal_r+0x1358>
    b63c:	dc402a15 	stw	r17,168(sp)
    b640:	dc001e04 	addi	r16,sp,120
    b644:	b023883a 	mov	r17,r22
    b648:	402d883a 	mov	r22,r8
    b64c:	9809883a 	mov	r4,r19
    b650:	880b883a 	mov	r5,r17
    b654:	01800284 	movi	r6,10
    b658:	000f883a 	mov	r7,zero
    b65c:	0015ce00 	call	15ce0 <__umoddi3>
    b660:	10800c04 	addi	r2,r2,48
    b664:	843fffc4 	addi	r16,r16,-1
    b668:	9809883a 	mov	r4,r19
    b66c:	880b883a 	mov	r5,r17
    b670:	80800005 	stb	r2,0(r16)
    b674:	01800284 	movi	r6,10
    b678:	000f883a 	mov	r7,zero
    b67c:	00157680 	call	15768 <__udivdi3>
    b680:	1027883a 	mov	r19,r2
    b684:	10c4b03a 	or	r2,r2,r3
    b688:	1823883a 	mov	r17,r3
    b68c:	103fef1e 	bne	r2,zero,b64c <__alt_data_end+0xf000b64c>
    b690:	d8c02817 	ldw	r3,160(sp)
    b694:	dc402a17 	ldw	r17,168(sp)
    b698:	b011883a 	mov	r8,r22
    b69c:	1c07c83a 	sub	r3,r3,r16
    b6a0:	d8c02e15 	stw	r3,184(sp)
    b6a4:	00005906 	br	b80c <___vfprintf_internal_r+0x71c>
    b6a8:	18c03fcc 	andi	r3,r3,255
    b6ac:	1806fa1e 	bne	r3,zero,d298 <___vfprintf_internal_r+0x21a8>
    b6b0:	9080020c 	andi	r2,r18,8
    b6b4:	10048a26 	beq	r2,zero,c8e0 <___vfprintf_internal_r+0x17f0>
    b6b8:	d8c02d17 	ldw	r3,180(sp)
    b6bc:	d9002d17 	ldw	r4,180(sp)
    b6c0:	d9402d17 	ldw	r5,180(sp)
    b6c4:	18c00017 	ldw	r3,0(r3)
    b6c8:	21000117 	ldw	r4,4(r4)
    b6cc:	29400204 	addi	r5,r5,8
    b6d0:	d8c03615 	stw	r3,216(sp)
    b6d4:	d9003815 	stw	r4,224(sp)
    b6d8:	d9402d15 	stw	r5,180(sp)
    b6dc:	d9003617 	ldw	r4,216(sp)
    b6e0:	d9403817 	ldw	r5,224(sp)
    b6e4:	da003d15 	stw	r8,244(sp)
    b6e8:	04000044 	movi	r16,1
    b6ec:	00120a00 	call	120a0 <__fpclassifyd>
    b6f0:	da003d17 	ldw	r8,244(sp)
    b6f4:	14041f1e 	bne	r2,r16,c774 <___vfprintf_internal_r+0x1684>
    b6f8:	d9003617 	ldw	r4,216(sp)
    b6fc:	d9403817 	ldw	r5,224(sp)
    b700:	000d883a 	mov	r6,zero
    b704:	000f883a 	mov	r7,zero
    b708:	00074980 	call	7498 <__ledf2>
    b70c:	da003d17 	ldw	r8,244(sp)
    b710:	1005be16 	blt	r2,zero,ce0c <___vfprintf_internal_r+0x1d1c>
    b714:	df002783 	ldbu	fp,158(sp)
    b718:	008011c4 	movi	r2,71
    b71c:	1445330e 	bge	r2,r17,cbec <___vfprintf_internal_r+0x1afc>
    b720:	04020034 	movhi	r16,2048
    b724:	84010404 	addi	r16,r16,1040
    b728:	00c000c4 	movi	r3,3
    b72c:	00bfdfc4 	movi	r2,-129
    b730:	d8c02a15 	stw	r3,168(sp)
    b734:	90a4703a 	and	r18,r18,r2
    b738:	d8c02e15 	stw	r3,184(sp)
    b73c:	d8002915 	stw	zero,164(sp)
    b740:	d8003215 	stw	zero,200(sp)
    b744:	00003706 	br	b824 <___vfprintf_internal_r+0x734>
    b748:	94800214 	ori	r18,r18,8
    b74c:	ac400007 	ldb	r17,0(r21)
    b750:	003ec806 	br	b274 <__alt_data_end+0xf000b274>
    b754:	18c03fcc 	andi	r3,r3,255
    b758:	1806db1e 	bne	r3,zero,d2c8 <___vfprintf_internal_r+0x21d8>
    b75c:	94800414 	ori	r18,r18,16
    b760:	9080080c 	andi	r2,r18,32
    b764:	1002d826 	beq	r2,zero,c2c8 <___vfprintf_internal_r+0x11d8>
    b768:	d9402d17 	ldw	r5,180(sp)
    b76c:	d8c02917 	ldw	r3,164(sp)
    b770:	d8002785 	stb	zero,158(sp)
    b774:	28800204 	addi	r2,r5,8
    b778:	2cc00017 	ldw	r19,0(r5)
    b77c:	2d800117 	ldw	r22,4(r5)
    b780:	18048f16 	blt	r3,zero,c9c0 <___vfprintf_internal_r+0x18d0>
    b784:	013fdfc4 	movi	r4,-129
    b788:	9d86b03a 	or	r3,r19,r22
    b78c:	d8802d15 	stw	r2,180(sp)
    b790:	9124703a 	and	r18,r18,r4
    b794:	1802d91e 	bne	r3,zero,c2fc <___vfprintf_internal_r+0x120c>
    b798:	d8c02917 	ldw	r3,164(sp)
    b79c:	0039883a 	mov	fp,zero
    b7a0:	1805c326 	beq	r3,zero,ceb0 <___vfprintf_internal_r+0x1dc0>
    b7a4:	0027883a 	mov	r19,zero
    b7a8:	002d883a 	mov	r22,zero
    b7ac:	dc001e04 	addi	r16,sp,120
    b7b0:	9806d0fa 	srli	r3,r19,3
    b7b4:	b008977a 	slli	r4,r22,29
    b7b8:	b02cd0fa 	srli	r22,r22,3
    b7bc:	9cc001cc 	andi	r19,r19,7
    b7c0:	98800c04 	addi	r2,r19,48
    b7c4:	843fffc4 	addi	r16,r16,-1
    b7c8:	20e6b03a 	or	r19,r4,r3
    b7cc:	80800005 	stb	r2,0(r16)
    b7d0:	9d86b03a 	or	r3,r19,r22
    b7d4:	183ff61e 	bne	r3,zero,b7b0 <__alt_data_end+0xf000b7b0>
    b7d8:	90c0004c 	andi	r3,r18,1
    b7dc:	18013b26 	beq	r3,zero,bccc <___vfprintf_internal_r+0xbdc>
    b7e0:	10803fcc 	andi	r2,r2,255
    b7e4:	1080201c 	xori	r2,r2,128
    b7e8:	10bfe004 	addi	r2,r2,-128
    b7ec:	00c00c04 	movi	r3,48
    b7f0:	10c13626 	beq	r2,r3,bccc <___vfprintf_internal_r+0xbdc>
    b7f4:	80ffffc5 	stb	r3,-1(r16)
    b7f8:	d8c02817 	ldw	r3,160(sp)
    b7fc:	80bfffc4 	addi	r2,r16,-1
    b800:	1021883a 	mov	r16,r2
    b804:	1887c83a 	sub	r3,r3,r2
    b808:	d8c02e15 	stw	r3,184(sp)
    b80c:	d8802e17 	ldw	r2,184(sp)
    b810:	d9002917 	ldw	r4,164(sp)
    b814:	1100010e 	bge	r2,r4,b81c <___vfprintf_internal_r+0x72c>
    b818:	2005883a 	mov	r2,r4
    b81c:	d8802a15 	stw	r2,168(sp)
    b820:	d8003215 	stw	zero,200(sp)
    b824:	e7003fcc 	andi	fp,fp,255
    b828:	e700201c 	xori	fp,fp,128
    b82c:	e73fe004 	addi	fp,fp,-128
    b830:	e0000326 	beq	fp,zero,b840 <___vfprintf_internal_r+0x750>
    b834:	d8c02a17 	ldw	r3,168(sp)
    b838:	18c00044 	addi	r3,r3,1
    b83c:	d8c02a15 	stw	r3,168(sp)
    b840:	90c0008c 	andi	r3,r18,2
    b844:	d8c02b15 	stw	r3,172(sp)
    b848:	18000326 	beq	r3,zero,b858 <___vfprintf_internal_r+0x768>
    b84c:	d8c02a17 	ldw	r3,168(sp)
    b850:	18c00084 	addi	r3,r3,2
    b854:	d8c02a15 	stw	r3,168(sp)
    b858:	90c0210c 	andi	r3,r18,132
    b85c:	d8c03015 	stw	r3,192(sp)
    b860:	1801a31e 	bne	r3,zero,bef0 <___vfprintf_internal_r+0xe00>
    b864:	d9003117 	ldw	r4,196(sp)
    b868:	d8c02a17 	ldw	r3,168(sp)
    b86c:	20e7c83a 	sub	r19,r4,r3
    b870:	04c19f0e 	bge	zero,r19,bef0 <___vfprintf_internal_r+0xe00>
    b874:	02400404 	movi	r9,16
    b878:	d8c02017 	ldw	r3,128(sp)
    b87c:	d8801f17 	ldw	r2,124(sp)
    b880:	4cc50d0e 	bge	r9,r19,ccb8 <___vfprintf_internal_r+0x1bc8>
    b884:	01420034 	movhi	r5,2048
    b888:	29411f84 	addi	r5,r5,1150
    b88c:	dc403b15 	stw	r17,236(sp)
    b890:	d9403515 	stw	r5,212(sp)
    b894:	9823883a 	mov	r17,r19
    b898:	482d883a 	mov	r22,r9
    b89c:	9027883a 	mov	r19,r18
    b8a0:	070001c4 	movi	fp,7
    b8a4:	8025883a 	mov	r18,r16
    b8a8:	dc002c17 	ldw	r16,176(sp)
    b8ac:	00000306 	br	b8bc <___vfprintf_internal_r+0x7cc>
    b8b0:	8c7ffc04 	addi	r17,r17,-16
    b8b4:	42000204 	addi	r8,r8,8
    b8b8:	b440130e 	bge	r22,r17,b908 <___vfprintf_internal_r+0x818>
    b8bc:	01020034 	movhi	r4,2048
    b8c0:	18c00404 	addi	r3,r3,16
    b8c4:	10800044 	addi	r2,r2,1
    b8c8:	21011f84 	addi	r4,r4,1150
    b8cc:	41000015 	stw	r4,0(r8)
    b8d0:	45800115 	stw	r22,4(r8)
    b8d4:	d8c02015 	stw	r3,128(sp)
    b8d8:	d8801f15 	stw	r2,124(sp)
    b8dc:	e0bff40e 	bge	fp,r2,b8b0 <__alt_data_end+0xf000b8b0>
    b8e0:	d9801e04 	addi	r6,sp,120
    b8e4:	b80b883a 	mov	r5,r23
    b8e8:	8009883a 	mov	r4,r16
    b8ec:	00138880 	call	13888 <__sprint_r>
    b8f0:	103f011e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    b8f4:	8c7ffc04 	addi	r17,r17,-16
    b8f8:	d8c02017 	ldw	r3,128(sp)
    b8fc:	d8801f17 	ldw	r2,124(sp)
    b900:	da000404 	addi	r8,sp,16
    b904:	b47fed16 	blt	r22,r17,b8bc <__alt_data_end+0xf000b8bc>
    b908:	9021883a 	mov	r16,r18
    b90c:	9825883a 	mov	r18,r19
    b910:	8827883a 	mov	r19,r17
    b914:	dc403b17 	ldw	r17,236(sp)
    b918:	d9403517 	ldw	r5,212(sp)
    b91c:	98c7883a 	add	r3,r19,r3
    b920:	10800044 	addi	r2,r2,1
    b924:	41400015 	stw	r5,0(r8)
    b928:	44c00115 	stw	r19,4(r8)
    b92c:	d8c02015 	stw	r3,128(sp)
    b930:	d8801f15 	stw	r2,124(sp)
    b934:	010001c4 	movi	r4,7
    b938:	2082a316 	blt	r4,r2,c3c8 <___vfprintf_internal_r+0x12d8>
    b93c:	df002787 	ldb	fp,158(sp)
    b940:	42000204 	addi	r8,r8,8
    b944:	e0000c26 	beq	fp,zero,b978 <___vfprintf_internal_r+0x888>
    b948:	d8801f17 	ldw	r2,124(sp)
    b94c:	d9002784 	addi	r4,sp,158
    b950:	18c00044 	addi	r3,r3,1
    b954:	10800044 	addi	r2,r2,1
    b958:	41000015 	stw	r4,0(r8)
    b95c:	01000044 	movi	r4,1
    b960:	41000115 	stw	r4,4(r8)
    b964:	d8c02015 	stw	r3,128(sp)
    b968:	d8801f15 	stw	r2,124(sp)
    b96c:	010001c4 	movi	r4,7
    b970:	20823c16 	blt	r4,r2,c264 <___vfprintf_internal_r+0x1174>
    b974:	42000204 	addi	r8,r8,8
    b978:	d8802b17 	ldw	r2,172(sp)
    b97c:	10000c26 	beq	r2,zero,b9b0 <___vfprintf_internal_r+0x8c0>
    b980:	d8801f17 	ldw	r2,124(sp)
    b984:	d9002704 	addi	r4,sp,156
    b988:	18c00084 	addi	r3,r3,2
    b98c:	10800044 	addi	r2,r2,1
    b990:	41000015 	stw	r4,0(r8)
    b994:	01000084 	movi	r4,2
    b998:	41000115 	stw	r4,4(r8)
    b99c:	d8c02015 	stw	r3,128(sp)
    b9a0:	d8801f15 	stw	r2,124(sp)
    b9a4:	010001c4 	movi	r4,7
    b9a8:	20823616 	blt	r4,r2,c284 <___vfprintf_internal_r+0x1194>
    b9ac:	42000204 	addi	r8,r8,8
    b9b0:	d9003017 	ldw	r4,192(sp)
    b9b4:	00802004 	movi	r2,128
    b9b8:	20819926 	beq	r4,r2,c020 <___vfprintf_internal_r+0xf30>
    b9bc:	d9402917 	ldw	r5,164(sp)
    b9c0:	d8802e17 	ldw	r2,184(sp)
    b9c4:	28adc83a 	sub	r22,r5,r2
    b9c8:	0580310e 	bge	zero,r22,ba90 <___vfprintf_internal_r+0x9a0>
    b9cc:	07000404 	movi	fp,16
    b9d0:	d8801f17 	ldw	r2,124(sp)
    b9d4:	e584140e 	bge	fp,r22,ca28 <___vfprintf_internal_r+0x1938>
    b9d8:	01420034 	movhi	r5,2048
    b9dc:	29411b84 	addi	r5,r5,1134
    b9e0:	dc402915 	stw	r17,164(sp)
    b9e4:	d9402b15 	stw	r5,172(sp)
    b9e8:	b023883a 	mov	r17,r22
    b9ec:	04c001c4 	movi	r19,7
    b9f0:	a82d883a 	mov	r22,r21
    b9f4:	902b883a 	mov	r21,r18
    b9f8:	8025883a 	mov	r18,r16
    b9fc:	dc002c17 	ldw	r16,176(sp)
    ba00:	00000306 	br	ba10 <___vfprintf_internal_r+0x920>
    ba04:	8c7ffc04 	addi	r17,r17,-16
    ba08:	42000204 	addi	r8,r8,8
    ba0c:	e440110e 	bge	fp,r17,ba54 <___vfprintf_internal_r+0x964>
    ba10:	18c00404 	addi	r3,r3,16
    ba14:	10800044 	addi	r2,r2,1
    ba18:	45000015 	stw	r20,0(r8)
    ba1c:	47000115 	stw	fp,4(r8)
    ba20:	d8c02015 	stw	r3,128(sp)
    ba24:	d8801f15 	stw	r2,124(sp)
    ba28:	98bff60e 	bge	r19,r2,ba04 <__alt_data_end+0xf000ba04>
    ba2c:	d9801e04 	addi	r6,sp,120
    ba30:	b80b883a 	mov	r5,r23
    ba34:	8009883a 	mov	r4,r16
    ba38:	00138880 	call	13888 <__sprint_r>
    ba3c:	103eae1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    ba40:	8c7ffc04 	addi	r17,r17,-16
    ba44:	d8c02017 	ldw	r3,128(sp)
    ba48:	d8801f17 	ldw	r2,124(sp)
    ba4c:	da000404 	addi	r8,sp,16
    ba50:	e47fef16 	blt	fp,r17,ba10 <__alt_data_end+0xf000ba10>
    ba54:	9021883a 	mov	r16,r18
    ba58:	a825883a 	mov	r18,r21
    ba5c:	b02b883a 	mov	r21,r22
    ba60:	882d883a 	mov	r22,r17
    ba64:	dc402917 	ldw	r17,164(sp)
    ba68:	d9002b17 	ldw	r4,172(sp)
    ba6c:	1d87883a 	add	r3,r3,r22
    ba70:	10800044 	addi	r2,r2,1
    ba74:	41000015 	stw	r4,0(r8)
    ba78:	45800115 	stw	r22,4(r8)
    ba7c:	d8c02015 	stw	r3,128(sp)
    ba80:	d8801f15 	stw	r2,124(sp)
    ba84:	010001c4 	movi	r4,7
    ba88:	2081ee16 	blt	r4,r2,c244 <___vfprintf_internal_r+0x1154>
    ba8c:	42000204 	addi	r8,r8,8
    ba90:	9080400c 	andi	r2,r18,256
    ba94:	1001181e 	bne	r2,zero,bef8 <___vfprintf_internal_r+0xe08>
    ba98:	d9402e17 	ldw	r5,184(sp)
    ba9c:	d8801f17 	ldw	r2,124(sp)
    baa0:	44000015 	stw	r16,0(r8)
    baa4:	1947883a 	add	r3,r3,r5
    baa8:	10800044 	addi	r2,r2,1
    baac:	41400115 	stw	r5,4(r8)
    bab0:	d8c02015 	stw	r3,128(sp)
    bab4:	d8801f15 	stw	r2,124(sp)
    bab8:	010001c4 	movi	r4,7
    babc:	2081d316 	blt	r4,r2,c20c <___vfprintf_internal_r+0x111c>
    bac0:	42000204 	addi	r8,r8,8
    bac4:	9480010c 	andi	r18,r18,4
    bac8:	90003226 	beq	r18,zero,bb94 <___vfprintf_internal_r+0xaa4>
    bacc:	d9403117 	ldw	r5,196(sp)
    bad0:	d8802a17 	ldw	r2,168(sp)
    bad4:	28a1c83a 	sub	r16,r5,r2
    bad8:	04002e0e 	bge	zero,r16,bb94 <___vfprintf_internal_r+0xaa4>
    badc:	04400404 	movi	r17,16
    bae0:	d8801f17 	ldw	r2,124(sp)
    bae4:	8c04a20e 	bge	r17,r16,cd70 <___vfprintf_internal_r+0x1c80>
    bae8:	01420034 	movhi	r5,2048
    baec:	29411f84 	addi	r5,r5,1150
    baf0:	d9403515 	stw	r5,212(sp)
    baf4:	048001c4 	movi	r18,7
    baf8:	dcc02c17 	ldw	r19,176(sp)
    bafc:	00000306 	br	bb0c <___vfprintf_internal_r+0xa1c>
    bb00:	843ffc04 	addi	r16,r16,-16
    bb04:	42000204 	addi	r8,r8,8
    bb08:	8c00130e 	bge	r17,r16,bb58 <___vfprintf_internal_r+0xa68>
    bb0c:	01020034 	movhi	r4,2048
    bb10:	18c00404 	addi	r3,r3,16
    bb14:	10800044 	addi	r2,r2,1
    bb18:	21011f84 	addi	r4,r4,1150
    bb1c:	41000015 	stw	r4,0(r8)
    bb20:	44400115 	stw	r17,4(r8)
    bb24:	d8c02015 	stw	r3,128(sp)
    bb28:	d8801f15 	stw	r2,124(sp)
    bb2c:	90bff40e 	bge	r18,r2,bb00 <__alt_data_end+0xf000bb00>
    bb30:	d9801e04 	addi	r6,sp,120
    bb34:	b80b883a 	mov	r5,r23
    bb38:	9809883a 	mov	r4,r19
    bb3c:	00138880 	call	13888 <__sprint_r>
    bb40:	103e6d1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    bb44:	843ffc04 	addi	r16,r16,-16
    bb48:	d8c02017 	ldw	r3,128(sp)
    bb4c:	d8801f17 	ldw	r2,124(sp)
    bb50:	da000404 	addi	r8,sp,16
    bb54:	8c3fed16 	blt	r17,r16,bb0c <__alt_data_end+0xf000bb0c>
    bb58:	d9403517 	ldw	r5,212(sp)
    bb5c:	1c07883a 	add	r3,r3,r16
    bb60:	10800044 	addi	r2,r2,1
    bb64:	41400015 	stw	r5,0(r8)
    bb68:	44000115 	stw	r16,4(r8)
    bb6c:	d8c02015 	stw	r3,128(sp)
    bb70:	d8801f15 	stw	r2,124(sp)
    bb74:	010001c4 	movi	r4,7
    bb78:	2080060e 	bge	r4,r2,bb94 <___vfprintf_internal_r+0xaa4>
    bb7c:	d9002c17 	ldw	r4,176(sp)
    bb80:	d9801e04 	addi	r6,sp,120
    bb84:	b80b883a 	mov	r5,r23
    bb88:	00138880 	call	13888 <__sprint_r>
    bb8c:	103e5a1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    bb90:	d8c02017 	ldw	r3,128(sp)
    bb94:	d8803117 	ldw	r2,196(sp)
    bb98:	d9002a17 	ldw	r4,168(sp)
    bb9c:	1100010e 	bge	r2,r4,bba4 <___vfprintf_internal_r+0xab4>
    bba0:	2005883a 	mov	r2,r4
    bba4:	d9402f17 	ldw	r5,188(sp)
    bba8:	288b883a 	add	r5,r5,r2
    bbac:	d9402f15 	stw	r5,188(sp)
    bbb0:	18019e1e 	bne	r3,zero,c22c <___vfprintf_internal_r+0x113c>
    bbb4:	a8800007 	ldb	r2,0(r21)
    bbb8:	d8001f15 	stw	zero,124(sp)
    bbbc:	da000404 	addi	r8,sp,16
    bbc0:	103d851e 	bne	r2,zero,b1d8 <__alt_data_end+0xf000b1d8>
    bbc4:	a821883a 	mov	r16,r21
    bbc8:	003d9b06 	br	b238 <__alt_data_end+0xf000b238>
    bbcc:	18c03fcc 	andi	r3,r3,255
    bbd0:	1805c11e 	bne	r3,zero,d2d8 <___vfprintf_internal_r+0x21e8>
    bbd4:	94800414 	ori	r18,r18,16
    bbd8:	9080080c 	andi	r2,r18,32
    bbdc:	10020c26 	beq	r2,zero,c410 <___vfprintf_internal_r+0x1320>
    bbe0:	d8802d17 	ldw	r2,180(sp)
    bbe4:	d9002917 	ldw	r4,164(sp)
    bbe8:	d8002785 	stb	zero,158(sp)
    bbec:	10c00204 	addi	r3,r2,8
    bbf0:	14c00017 	ldw	r19,0(r2)
    bbf4:	15800117 	ldw	r22,4(r2)
    bbf8:	20040f16 	blt	r4,zero,cc38 <___vfprintf_internal_r+0x1b48>
    bbfc:	013fdfc4 	movi	r4,-129
    bc00:	9d84b03a 	or	r2,r19,r22
    bc04:	d8c02d15 	stw	r3,180(sp)
    bc08:	9124703a 	and	r18,r18,r4
    bc0c:	0039883a 	mov	fp,zero
    bc10:	103e891e 	bne	r2,zero,b638 <__alt_data_end+0xf000b638>
    bc14:	d9002917 	ldw	r4,164(sp)
    bc18:	2002c11e 	bne	r4,zero,c720 <___vfprintf_internal_r+0x1630>
    bc1c:	d8002915 	stw	zero,164(sp)
    bc20:	d8002e15 	stw	zero,184(sp)
    bc24:	dc001e04 	addi	r16,sp,120
    bc28:	003ef806 	br	b80c <__alt_data_end+0xf000b80c>
    bc2c:	18c03fcc 	andi	r3,r3,255
    bc30:	18059d1e 	bne	r3,zero,d2a8 <___vfprintf_internal_r+0x21b8>
    bc34:	01420034 	movhi	r5,2048
    bc38:	29410704 	addi	r5,r5,1052
    bc3c:	d9403915 	stw	r5,228(sp)
    bc40:	9080080c 	andi	r2,r18,32
    bc44:	10005226 	beq	r2,zero,bd90 <___vfprintf_internal_r+0xca0>
    bc48:	d8802d17 	ldw	r2,180(sp)
    bc4c:	14c00017 	ldw	r19,0(r2)
    bc50:	15800117 	ldw	r22,4(r2)
    bc54:	10800204 	addi	r2,r2,8
    bc58:	d8802d15 	stw	r2,180(sp)
    bc5c:	9080004c 	andi	r2,r18,1
    bc60:	10019026 	beq	r2,zero,c2a4 <___vfprintf_internal_r+0x11b4>
    bc64:	9d84b03a 	or	r2,r19,r22
    bc68:	10036926 	beq	r2,zero,ca10 <___vfprintf_internal_r+0x1920>
    bc6c:	d8c02917 	ldw	r3,164(sp)
    bc70:	00800c04 	movi	r2,48
    bc74:	d8802705 	stb	r2,156(sp)
    bc78:	dc402745 	stb	r17,157(sp)
    bc7c:	d8002785 	stb	zero,158(sp)
    bc80:	90800094 	ori	r2,r18,2
    bc84:	18045d16 	blt	r3,zero,cdfc <___vfprintf_internal_r+0x1d0c>
    bc88:	00bfdfc4 	movi	r2,-129
    bc8c:	90a4703a 	and	r18,r18,r2
    bc90:	94800094 	ori	r18,r18,2
    bc94:	0039883a 	mov	fp,zero
    bc98:	d9003917 	ldw	r4,228(sp)
    bc9c:	dc001e04 	addi	r16,sp,120
    bca0:	988003cc 	andi	r2,r19,15
    bca4:	b006973a 	slli	r3,r22,28
    bca8:	2085883a 	add	r2,r4,r2
    bcac:	9826d13a 	srli	r19,r19,4
    bcb0:	10800003 	ldbu	r2,0(r2)
    bcb4:	b02cd13a 	srli	r22,r22,4
    bcb8:	843fffc4 	addi	r16,r16,-1
    bcbc:	1ce6b03a 	or	r19,r3,r19
    bcc0:	80800005 	stb	r2,0(r16)
    bcc4:	9d84b03a 	or	r2,r19,r22
    bcc8:	103ff51e 	bne	r2,zero,bca0 <__alt_data_end+0xf000bca0>
    bccc:	d8c02817 	ldw	r3,160(sp)
    bcd0:	1c07c83a 	sub	r3,r3,r16
    bcd4:	d8c02e15 	stw	r3,184(sp)
    bcd8:	003ecc06 	br	b80c <__alt_data_end+0xf000b80c>
    bcdc:	18c03fcc 	andi	r3,r3,255
    bce0:	183e9f26 	beq	r3,zero,b760 <__alt_data_end+0xf000b760>
    bce4:	d9c02785 	stb	r7,158(sp)
    bce8:	003e9d06 	br	b760 <__alt_data_end+0xf000b760>
    bcec:	00c00044 	movi	r3,1
    bcf0:	01c00ac4 	movi	r7,43
    bcf4:	ac400007 	ldb	r17,0(r21)
    bcf8:	003d5e06 	br	b274 <__alt_data_end+0xf000b274>
    bcfc:	94800814 	ori	r18,r18,32
    bd00:	ac400007 	ldb	r17,0(r21)
    bd04:	003d5b06 	br	b274 <__alt_data_end+0xf000b274>
    bd08:	d8c02d17 	ldw	r3,180(sp)
    bd0c:	d8002785 	stb	zero,158(sp)
    bd10:	1c000017 	ldw	r16,0(r3)
    bd14:	1cc00104 	addi	r19,r3,4
    bd18:	80041926 	beq	r16,zero,cd80 <___vfprintf_internal_r+0x1c90>
    bd1c:	d9002917 	ldw	r4,164(sp)
    bd20:	2003d016 	blt	r4,zero,cc64 <___vfprintf_internal_r+0x1b74>
    bd24:	200d883a 	mov	r6,r4
    bd28:	000b883a 	mov	r5,zero
    bd2c:	8009883a 	mov	r4,r16
    bd30:	da003d15 	stw	r8,244(sp)
    bd34:	00109000 	call	10900 <memchr>
    bd38:	da003d17 	ldw	r8,244(sp)
    bd3c:	10045426 	beq	r2,zero,ce90 <___vfprintf_internal_r+0x1da0>
    bd40:	1405c83a 	sub	r2,r2,r16
    bd44:	d8802e15 	stw	r2,184(sp)
    bd48:	1003cc16 	blt	r2,zero,cc7c <___vfprintf_internal_r+0x1b8c>
    bd4c:	df002783 	ldbu	fp,158(sp)
    bd50:	d8802a15 	stw	r2,168(sp)
    bd54:	dcc02d15 	stw	r19,180(sp)
    bd58:	d8002915 	stw	zero,164(sp)
    bd5c:	d8003215 	stw	zero,200(sp)
    bd60:	003eb006 	br	b824 <__alt_data_end+0xf000b824>
    bd64:	18c03fcc 	andi	r3,r3,255
    bd68:	183f9b26 	beq	r3,zero,bbd8 <__alt_data_end+0xf000bbd8>
    bd6c:	d9c02785 	stb	r7,158(sp)
    bd70:	003f9906 	br	bbd8 <__alt_data_end+0xf000bbd8>
    bd74:	18c03fcc 	andi	r3,r3,255
    bd78:	1805551e 	bne	r3,zero,d2d0 <___vfprintf_internal_r+0x21e0>
    bd7c:	01420034 	movhi	r5,2048
    bd80:	29410c04 	addi	r5,r5,1072
    bd84:	d9403915 	stw	r5,228(sp)
    bd88:	9080080c 	andi	r2,r18,32
    bd8c:	103fae1e 	bne	r2,zero,bc48 <__alt_data_end+0xf000bc48>
    bd90:	9080040c 	andi	r2,r18,16
    bd94:	1002de26 	beq	r2,zero,c910 <___vfprintf_internal_r+0x1820>
    bd98:	d8c02d17 	ldw	r3,180(sp)
    bd9c:	002d883a 	mov	r22,zero
    bda0:	1cc00017 	ldw	r19,0(r3)
    bda4:	18c00104 	addi	r3,r3,4
    bda8:	d8c02d15 	stw	r3,180(sp)
    bdac:	003fab06 	br	bc5c <__alt_data_end+0xf000bc5c>
    bdb0:	38803fcc 	andi	r2,r7,255
    bdb4:	1080201c 	xori	r2,r2,128
    bdb8:	10bfe004 	addi	r2,r2,-128
    bdbc:	1002d21e 	bne	r2,zero,c908 <___vfprintf_internal_r+0x1818>
    bdc0:	00c00044 	movi	r3,1
    bdc4:	01c00804 	movi	r7,32
    bdc8:	ac400007 	ldb	r17,0(r21)
    bdcc:	003d2906 	br	b274 <__alt_data_end+0xf000b274>
    bdd0:	94800054 	ori	r18,r18,1
    bdd4:	ac400007 	ldb	r17,0(r21)
    bdd8:	003d2606 	br	b274 <__alt_data_end+0xf000b274>
    bddc:	18c03fcc 	andi	r3,r3,255
    bde0:	183e0526 	beq	r3,zero,b5f8 <__alt_data_end+0xf000b5f8>
    bde4:	d9c02785 	stb	r7,158(sp)
    bde8:	003e0306 	br	b5f8 <__alt_data_end+0xf000b5f8>
    bdec:	94801014 	ori	r18,r18,64
    bdf0:	ac400007 	ldb	r17,0(r21)
    bdf4:	003d1f06 	br	b274 <__alt_data_end+0xf000b274>
    bdf8:	ac400007 	ldb	r17,0(r21)
    bdfc:	8a438726 	beq	r17,r9,cc1c <___vfprintf_internal_r+0x1b2c>
    be00:	94800414 	ori	r18,r18,16
    be04:	003d1b06 	br	b274 <__alt_data_end+0xf000b274>
    be08:	18c03fcc 	andi	r3,r3,255
    be0c:	1805341e 	bne	r3,zero,d2e0 <___vfprintf_internal_r+0x21f0>
    be10:	9080080c 	andi	r2,r18,32
    be14:	1002cd26 	beq	r2,zero,c94c <___vfprintf_internal_r+0x185c>
    be18:	d9402d17 	ldw	r5,180(sp)
    be1c:	d9002f17 	ldw	r4,188(sp)
    be20:	28800017 	ldw	r2,0(r5)
    be24:	2007d7fa 	srai	r3,r4,31
    be28:	29400104 	addi	r5,r5,4
    be2c:	d9402d15 	stw	r5,180(sp)
    be30:	11000015 	stw	r4,0(r2)
    be34:	10c00115 	stw	r3,4(r2)
    be38:	003ce506 	br	b1d0 <__alt_data_end+0xf000b1d0>
    be3c:	d8c02d17 	ldw	r3,180(sp)
    be40:	d9002d17 	ldw	r4,180(sp)
    be44:	d8002785 	stb	zero,158(sp)
    be48:	18800017 	ldw	r2,0(r3)
    be4c:	21000104 	addi	r4,r4,4
    be50:	00c00044 	movi	r3,1
    be54:	d8c02a15 	stw	r3,168(sp)
    be58:	d8801405 	stb	r2,80(sp)
    be5c:	d9002d15 	stw	r4,180(sp)
    be60:	d8c02e15 	stw	r3,184(sp)
    be64:	d8002915 	stw	zero,164(sp)
    be68:	d8003215 	stw	zero,200(sp)
    be6c:	dc001404 	addi	r16,sp,80
    be70:	0039883a 	mov	fp,zero
    be74:	003e7206 	br	b840 <__alt_data_end+0xf000b840>
    be78:	01020034 	movhi	r4,2048
    be7c:	21010c04 	addi	r4,r4,1072
    be80:	0039883a 	mov	fp,zero
    be84:	d9003915 	stw	r4,228(sp)
    be88:	04401e04 	movi	r17,120
    be8c:	003f8206 	br	bc98 <__alt_data_end+0xf000bc98>
    be90:	18c03fcc 	andi	r3,r3,255
    be94:	1805061e 	bne	r3,zero,d2b0 <___vfprintf_internal_r+0x21c0>
    be98:	883d9126 	beq	r17,zero,b4e0 <__alt_data_end+0xf000b4e0>
    be9c:	00c00044 	movi	r3,1
    bea0:	d8c02a15 	stw	r3,168(sp)
    bea4:	dc401405 	stb	r17,80(sp)
    bea8:	d8002785 	stb	zero,158(sp)
    beac:	003fec06 	br	be60 <__alt_data_end+0xf000be60>
    beb0:	01420034 	movhi	r5,2048
    beb4:	29410c04 	addi	r5,r5,1072
    beb8:	d9403915 	stw	r5,228(sp)
    bebc:	d8c02d15 	stw	r3,180(sp)
    bec0:	1025883a 	mov	r18,r2
    bec4:	04401e04 	movi	r17,120
    bec8:	9d84b03a 	or	r2,r19,r22
    becc:	1000fc1e 	bne	r2,zero,c2c0 <___vfprintf_internal_r+0x11d0>
    bed0:	0039883a 	mov	fp,zero
    bed4:	00800084 	movi	r2,2
    bed8:	10803fcc 	andi	r2,r2,255
    bedc:	00c00044 	movi	r3,1
    bee0:	10c20f26 	beq	r2,r3,c720 <___vfprintf_internal_r+0x1630>
    bee4:	00c00084 	movi	r3,2
    bee8:	10fd6326 	beq	r2,r3,b478 <__alt_data_end+0xf000b478>
    beec:	003e2d06 	br	b7a4 <__alt_data_end+0xf000b7a4>
    bef0:	d8c02017 	ldw	r3,128(sp)
    bef4:	003e9306 	br	b944 <__alt_data_end+0xf000b944>
    bef8:	00801944 	movi	r2,101
    befc:	14407e0e 	bge	r2,r17,c0f8 <___vfprintf_internal_r+0x1008>
    bf00:	d9003617 	ldw	r4,216(sp)
    bf04:	d9403817 	ldw	r5,224(sp)
    bf08:	000d883a 	mov	r6,zero
    bf0c:	000f883a 	mov	r7,zero
    bf10:	d8c03c15 	stw	r3,240(sp)
    bf14:	da003d15 	stw	r8,244(sp)
    bf18:	0016ac40 	call	16ac4 <__eqdf2>
    bf1c:	d8c03c17 	ldw	r3,240(sp)
    bf20:	da003d17 	ldw	r8,244(sp)
    bf24:	1000f71e 	bne	r2,zero,c304 <___vfprintf_internal_r+0x1214>
    bf28:	d8801f17 	ldw	r2,124(sp)
    bf2c:	01020034 	movhi	r4,2048
    bf30:	21011304 	addi	r4,r4,1100
    bf34:	18c00044 	addi	r3,r3,1
    bf38:	10800044 	addi	r2,r2,1
    bf3c:	41000015 	stw	r4,0(r8)
    bf40:	01000044 	movi	r4,1
    bf44:	41000115 	stw	r4,4(r8)
    bf48:	d8c02015 	stw	r3,128(sp)
    bf4c:	d8801f15 	stw	r2,124(sp)
    bf50:	010001c4 	movi	r4,7
    bf54:	2082b816 	blt	r4,r2,ca38 <___vfprintf_internal_r+0x1948>
    bf58:	42000204 	addi	r8,r8,8
    bf5c:	d8802617 	ldw	r2,152(sp)
    bf60:	d9403317 	ldw	r5,204(sp)
    bf64:	11400216 	blt	r2,r5,bf70 <___vfprintf_internal_r+0xe80>
    bf68:	9080004c 	andi	r2,r18,1
    bf6c:	103ed526 	beq	r2,zero,bac4 <__alt_data_end+0xf000bac4>
    bf70:	d8803717 	ldw	r2,220(sp)
    bf74:	d9003417 	ldw	r4,208(sp)
    bf78:	d9403717 	ldw	r5,220(sp)
    bf7c:	1887883a 	add	r3,r3,r2
    bf80:	d8801f17 	ldw	r2,124(sp)
    bf84:	41000015 	stw	r4,0(r8)
    bf88:	41400115 	stw	r5,4(r8)
    bf8c:	10800044 	addi	r2,r2,1
    bf90:	d8c02015 	stw	r3,128(sp)
    bf94:	d8801f15 	stw	r2,124(sp)
    bf98:	010001c4 	movi	r4,7
    bf9c:	20832916 	blt	r4,r2,cc44 <___vfprintf_internal_r+0x1b54>
    bfa0:	42000204 	addi	r8,r8,8
    bfa4:	d8803317 	ldw	r2,204(sp)
    bfa8:	143fffc4 	addi	r16,r2,-1
    bfac:	043ec50e 	bge	zero,r16,bac4 <__alt_data_end+0xf000bac4>
    bfb0:	04400404 	movi	r17,16
    bfb4:	d8801f17 	ldw	r2,124(sp)
    bfb8:	8c00880e 	bge	r17,r16,c1dc <___vfprintf_internal_r+0x10ec>
    bfbc:	01420034 	movhi	r5,2048
    bfc0:	29411b84 	addi	r5,r5,1134
    bfc4:	d9402b15 	stw	r5,172(sp)
    bfc8:	058001c4 	movi	r22,7
    bfcc:	dcc02c17 	ldw	r19,176(sp)
    bfd0:	00000306 	br	bfe0 <___vfprintf_internal_r+0xef0>
    bfd4:	42000204 	addi	r8,r8,8
    bfd8:	843ffc04 	addi	r16,r16,-16
    bfdc:	8c00820e 	bge	r17,r16,c1e8 <___vfprintf_internal_r+0x10f8>
    bfe0:	18c00404 	addi	r3,r3,16
    bfe4:	10800044 	addi	r2,r2,1
    bfe8:	45000015 	stw	r20,0(r8)
    bfec:	44400115 	stw	r17,4(r8)
    bff0:	d8c02015 	stw	r3,128(sp)
    bff4:	d8801f15 	stw	r2,124(sp)
    bff8:	b0bff60e 	bge	r22,r2,bfd4 <__alt_data_end+0xf000bfd4>
    bffc:	d9801e04 	addi	r6,sp,120
    c000:	b80b883a 	mov	r5,r23
    c004:	9809883a 	mov	r4,r19
    c008:	00138880 	call	13888 <__sprint_r>
    c00c:	103d3a1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c010:	d8c02017 	ldw	r3,128(sp)
    c014:	d8801f17 	ldw	r2,124(sp)
    c018:	da000404 	addi	r8,sp,16
    c01c:	003fee06 	br	bfd8 <__alt_data_end+0xf000bfd8>
    c020:	d9403117 	ldw	r5,196(sp)
    c024:	d8802a17 	ldw	r2,168(sp)
    c028:	28adc83a 	sub	r22,r5,r2
    c02c:	05be630e 	bge	zero,r22,b9bc <__alt_data_end+0xf000b9bc>
    c030:	07000404 	movi	fp,16
    c034:	d8801f17 	ldw	r2,124(sp)
    c038:	e5838f0e 	bge	fp,r22,ce78 <___vfprintf_internal_r+0x1d88>
    c03c:	01420034 	movhi	r5,2048
    c040:	29411b84 	addi	r5,r5,1134
    c044:	dc403015 	stw	r17,192(sp)
    c048:	d9402b15 	stw	r5,172(sp)
    c04c:	b023883a 	mov	r17,r22
    c050:	04c001c4 	movi	r19,7
    c054:	a82d883a 	mov	r22,r21
    c058:	902b883a 	mov	r21,r18
    c05c:	8025883a 	mov	r18,r16
    c060:	dc002c17 	ldw	r16,176(sp)
    c064:	00000306 	br	c074 <___vfprintf_internal_r+0xf84>
    c068:	8c7ffc04 	addi	r17,r17,-16
    c06c:	42000204 	addi	r8,r8,8
    c070:	e440110e 	bge	fp,r17,c0b8 <___vfprintf_internal_r+0xfc8>
    c074:	18c00404 	addi	r3,r3,16
    c078:	10800044 	addi	r2,r2,1
    c07c:	45000015 	stw	r20,0(r8)
    c080:	47000115 	stw	fp,4(r8)
    c084:	d8c02015 	stw	r3,128(sp)
    c088:	d8801f15 	stw	r2,124(sp)
    c08c:	98bff60e 	bge	r19,r2,c068 <__alt_data_end+0xf000c068>
    c090:	d9801e04 	addi	r6,sp,120
    c094:	b80b883a 	mov	r5,r23
    c098:	8009883a 	mov	r4,r16
    c09c:	00138880 	call	13888 <__sprint_r>
    c0a0:	103d151e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c0a4:	8c7ffc04 	addi	r17,r17,-16
    c0a8:	d8c02017 	ldw	r3,128(sp)
    c0ac:	d8801f17 	ldw	r2,124(sp)
    c0b0:	da000404 	addi	r8,sp,16
    c0b4:	e47fef16 	blt	fp,r17,c074 <__alt_data_end+0xf000c074>
    c0b8:	9021883a 	mov	r16,r18
    c0bc:	a825883a 	mov	r18,r21
    c0c0:	b02b883a 	mov	r21,r22
    c0c4:	882d883a 	mov	r22,r17
    c0c8:	dc403017 	ldw	r17,192(sp)
    c0cc:	d9002b17 	ldw	r4,172(sp)
    c0d0:	1d87883a 	add	r3,r3,r22
    c0d4:	10800044 	addi	r2,r2,1
    c0d8:	41000015 	stw	r4,0(r8)
    c0dc:	45800115 	stw	r22,4(r8)
    c0e0:	d8c02015 	stw	r3,128(sp)
    c0e4:	d8801f15 	stw	r2,124(sp)
    c0e8:	010001c4 	movi	r4,7
    c0ec:	20818e16 	blt	r4,r2,c728 <___vfprintf_internal_r+0x1638>
    c0f0:	42000204 	addi	r8,r8,8
    c0f4:	003e3106 	br	b9bc <__alt_data_end+0xf000b9bc>
    c0f8:	d9403317 	ldw	r5,204(sp)
    c0fc:	00800044 	movi	r2,1
    c100:	18c00044 	addi	r3,r3,1
    c104:	1141530e 	bge	r2,r5,c654 <___vfprintf_internal_r+0x1564>
    c108:	dc401f17 	ldw	r17,124(sp)
    c10c:	00800044 	movi	r2,1
    c110:	40800115 	stw	r2,4(r8)
    c114:	8c400044 	addi	r17,r17,1
    c118:	44000015 	stw	r16,0(r8)
    c11c:	d8c02015 	stw	r3,128(sp)
    c120:	dc401f15 	stw	r17,124(sp)
    c124:	008001c4 	movi	r2,7
    c128:	14416b16 	blt	r2,r17,c6d8 <___vfprintf_internal_r+0x15e8>
    c12c:	42000204 	addi	r8,r8,8
    c130:	d8803717 	ldw	r2,220(sp)
    c134:	d9003417 	ldw	r4,208(sp)
    c138:	8c400044 	addi	r17,r17,1
    c13c:	10c7883a 	add	r3,r2,r3
    c140:	40800115 	stw	r2,4(r8)
    c144:	41000015 	stw	r4,0(r8)
    c148:	d8c02015 	stw	r3,128(sp)
    c14c:	dc401f15 	stw	r17,124(sp)
    c150:	008001c4 	movi	r2,7
    c154:	14416916 	blt	r2,r17,c6fc <___vfprintf_internal_r+0x160c>
    c158:	45800204 	addi	r22,r8,8
    c15c:	d9003617 	ldw	r4,216(sp)
    c160:	d9403817 	ldw	r5,224(sp)
    c164:	000d883a 	mov	r6,zero
    c168:	000f883a 	mov	r7,zero
    c16c:	d8c03c15 	stw	r3,240(sp)
    c170:	0016ac40 	call	16ac4 <__eqdf2>
    c174:	d8c03c17 	ldw	r3,240(sp)
    c178:	1000bc26 	beq	r2,zero,c46c <___vfprintf_internal_r+0x137c>
    c17c:	d9403317 	ldw	r5,204(sp)
    c180:	84000044 	addi	r16,r16,1
    c184:	8c400044 	addi	r17,r17,1
    c188:	28bfffc4 	addi	r2,r5,-1
    c18c:	1887883a 	add	r3,r3,r2
    c190:	b0800115 	stw	r2,4(r22)
    c194:	b4000015 	stw	r16,0(r22)
    c198:	d8c02015 	stw	r3,128(sp)
    c19c:	dc401f15 	stw	r17,124(sp)
    c1a0:	008001c4 	movi	r2,7
    c1a4:	14414316 	blt	r2,r17,c6b4 <___vfprintf_internal_r+0x15c4>
    c1a8:	b5800204 	addi	r22,r22,8
    c1ac:	d9003a17 	ldw	r4,232(sp)
    c1b0:	df0022c4 	addi	fp,sp,139
    c1b4:	8c400044 	addi	r17,r17,1
    c1b8:	20c7883a 	add	r3,r4,r3
    c1bc:	b7000015 	stw	fp,0(r22)
    c1c0:	b1000115 	stw	r4,4(r22)
    c1c4:	d8c02015 	stw	r3,128(sp)
    c1c8:	dc401f15 	stw	r17,124(sp)
    c1cc:	008001c4 	movi	r2,7
    c1d0:	14400e16 	blt	r2,r17,c20c <___vfprintf_internal_r+0x111c>
    c1d4:	b2000204 	addi	r8,r22,8
    c1d8:	003e3a06 	br	bac4 <__alt_data_end+0xf000bac4>
    c1dc:	01020034 	movhi	r4,2048
    c1e0:	21011b84 	addi	r4,r4,1134
    c1e4:	d9002b15 	stw	r4,172(sp)
    c1e8:	d9002b17 	ldw	r4,172(sp)
    c1ec:	1c07883a 	add	r3,r3,r16
    c1f0:	44000115 	stw	r16,4(r8)
    c1f4:	41000015 	stw	r4,0(r8)
    c1f8:	10800044 	addi	r2,r2,1
    c1fc:	d8c02015 	stw	r3,128(sp)
    c200:	d8801f15 	stw	r2,124(sp)
    c204:	010001c4 	movi	r4,7
    c208:	20be2d0e 	bge	r4,r2,bac0 <__alt_data_end+0xf000bac0>
    c20c:	d9002c17 	ldw	r4,176(sp)
    c210:	d9801e04 	addi	r6,sp,120
    c214:	b80b883a 	mov	r5,r23
    c218:	00138880 	call	13888 <__sprint_r>
    c21c:	103cb61e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c220:	d8c02017 	ldw	r3,128(sp)
    c224:	da000404 	addi	r8,sp,16
    c228:	003e2606 	br	bac4 <__alt_data_end+0xf000bac4>
    c22c:	d9002c17 	ldw	r4,176(sp)
    c230:	d9801e04 	addi	r6,sp,120
    c234:	b80b883a 	mov	r5,r23
    c238:	00138880 	call	13888 <__sprint_r>
    c23c:	103e5d26 	beq	r2,zero,bbb4 <__alt_data_end+0xf000bbb4>
    c240:	003cad06 	br	b4f8 <__alt_data_end+0xf000b4f8>
    c244:	d9002c17 	ldw	r4,176(sp)
    c248:	d9801e04 	addi	r6,sp,120
    c24c:	b80b883a 	mov	r5,r23
    c250:	00138880 	call	13888 <__sprint_r>
    c254:	103ca81e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c258:	d8c02017 	ldw	r3,128(sp)
    c25c:	da000404 	addi	r8,sp,16
    c260:	003e0b06 	br	ba90 <__alt_data_end+0xf000ba90>
    c264:	d9002c17 	ldw	r4,176(sp)
    c268:	d9801e04 	addi	r6,sp,120
    c26c:	b80b883a 	mov	r5,r23
    c270:	00138880 	call	13888 <__sprint_r>
    c274:	103ca01e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c278:	d8c02017 	ldw	r3,128(sp)
    c27c:	da000404 	addi	r8,sp,16
    c280:	003dbd06 	br	b978 <__alt_data_end+0xf000b978>
    c284:	d9002c17 	ldw	r4,176(sp)
    c288:	d9801e04 	addi	r6,sp,120
    c28c:	b80b883a 	mov	r5,r23
    c290:	00138880 	call	13888 <__sprint_r>
    c294:	103c981e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c298:	d8c02017 	ldw	r3,128(sp)
    c29c:	da000404 	addi	r8,sp,16
    c2a0:	003dc306 	br	b9b0 <__alt_data_end+0xf000b9b0>
    c2a4:	d8802917 	ldw	r2,164(sp)
    c2a8:	d8002785 	stb	zero,158(sp)
    c2ac:	103f0616 	blt	r2,zero,bec8 <__alt_data_end+0xf000bec8>
    c2b0:	00ffdfc4 	movi	r3,-129
    c2b4:	9d84b03a 	or	r2,r19,r22
    c2b8:	90e4703a 	and	r18,r18,r3
    c2bc:	103c6b26 	beq	r2,zero,b46c <__alt_data_end+0xf000b46c>
    c2c0:	0039883a 	mov	fp,zero
    c2c4:	003e7406 	br	bc98 <__alt_data_end+0xf000bc98>
    c2c8:	9080040c 	andi	r2,r18,16
    c2cc:	1001b326 	beq	r2,zero,c99c <___vfprintf_internal_r+0x18ac>
    c2d0:	d9002d17 	ldw	r4,180(sp)
    c2d4:	d9402917 	ldw	r5,164(sp)
    c2d8:	d8002785 	stb	zero,158(sp)
    c2dc:	20800104 	addi	r2,r4,4
    c2e0:	24c00017 	ldw	r19,0(r4)
    c2e4:	002d883a 	mov	r22,zero
    c2e8:	2801b516 	blt	r5,zero,c9c0 <___vfprintf_internal_r+0x18d0>
    c2ec:	00ffdfc4 	movi	r3,-129
    c2f0:	d8802d15 	stw	r2,180(sp)
    c2f4:	90e4703a 	and	r18,r18,r3
    c2f8:	983d2726 	beq	r19,zero,b798 <__alt_data_end+0xf000b798>
    c2fc:	0039883a 	mov	fp,zero
    c300:	003d2a06 	br	b7ac <__alt_data_end+0xf000b7ac>
    c304:	dc402617 	ldw	r17,152(sp)
    c308:	0441d30e 	bge	zero,r17,ca58 <___vfprintf_internal_r+0x1968>
    c30c:	dc403217 	ldw	r17,200(sp)
    c310:	d8803317 	ldw	r2,204(sp)
    c314:	1440010e 	bge	r2,r17,c31c <___vfprintf_internal_r+0x122c>
    c318:	1023883a 	mov	r17,r2
    c31c:	04400a0e 	bge	zero,r17,c348 <___vfprintf_internal_r+0x1258>
    c320:	d8801f17 	ldw	r2,124(sp)
    c324:	1c47883a 	add	r3,r3,r17
    c328:	44000015 	stw	r16,0(r8)
    c32c:	10800044 	addi	r2,r2,1
    c330:	44400115 	stw	r17,4(r8)
    c334:	d8c02015 	stw	r3,128(sp)
    c338:	d8801f15 	stw	r2,124(sp)
    c33c:	010001c4 	movi	r4,7
    c340:	20826516 	blt	r4,r2,ccd8 <___vfprintf_internal_r+0x1be8>
    c344:	42000204 	addi	r8,r8,8
    c348:	88026116 	blt	r17,zero,ccd0 <___vfprintf_internal_r+0x1be0>
    c34c:	d9003217 	ldw	r4,200(sp)
    c350:	2463c83a 	sub	r17,r4,r17
    c354:	04407b0e 	bge	zero,r17,c544 <___vfprintf_internal_r+0x1454>
    c358:	05800404 	movi	r22,16
    c35c:	d8801f17 	ldw	r2,124(sp)
    c360:	b4419d0e 	bge	r22,r17,c9d8 <___vfprintf_internal_r+0x18e8>
    c364:	01020034 	movhi	r4,2048
    c368:	21011b84 	addi	r4,r4,1134
    c36c:	d9002b15 	stw	r4,172(sp)
    c370:	070001c4 	movi	fp,7
    c374:	dcc02c17 	ldw	r19,176(sp)
    c378:	00000306 	br	c388 <___vfprintf_internal_r+0x1298>
    c37c:	42000204 	addi	r8,r8,8
    c380:	8c7ffc04 	addi	r17,r17,-16
    c384:	b441970e 	bge	r22,r17,c9e4 <___vfprintf_internal_r+0x18f4>
    c388:	18c00404 	addi	r3,r3,16
    c38c:	10800044 	addi	r2,r2,1
    c390:	45000015 	stw	r20,0(r8)
    c394:	45800115 	stw	r22,4(r8)
    c398:	d8c02015 	stw	r3,128(sp)
    c39c:	d8801f15 	stw	r2,124(sp)
    c3a0:	e0bff60e 	bge	fp,r2,c37c <__alt_data_end+0xf000c37c>
    c3a4:	d9801e04 	addi	r6,sp,120
    c3a8:	b80b883a 	mov	r5,r23
    c3ac:	9809883a 	mov	r4,r19
    c3b0:	00138880 	call	13888 <__sprint_r>
    c3b4:	103c501e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c3b8:	d8c02017 	ldw	r3,128(sp)
    c3bc:	d8801f17 	ldw	r2,124(sp)
    c3c0:	da000404 	addi	r8,sp,16
    c3c4:	003fee06 	br	c380 <__alt_data_end+0xf000c380>
    c3c8:	d9002c17 	ldw	r4,176(sp)
    c3cc:	d9801e04 	addi	r6,sp,120
    c3d0:	b80b883a 	mov	r5,r23
    c3d4:	00138880 	call	13888 <__sprint_r>
    c3d8:	103c471e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c3dc:	d8c02017 	ldw	r3,128(sp)
    c3e0:	df002787 	ldb	fp,158(sp)
    c3e4:	da000404 	addi	r8,sp,16
    c3e8:	003d5606 	br	b944 <__alt_data_end+0xf000b944>
    c3ec:	9080040c 	andi	r2,r18,16
    c3f0:	10016126 	beq	r2,zero,c978 <___vfprintf_internal_r+0x1888>
    c3f4:	d8802d17 	ldw	r2,180(sp)
    c3f8:	14c00017 	ldw	r19,0(r2)
    c3fc:	10800104 	addi	r2,r2,4
    c400:	d8802d15 	stw	r2,180(sp)
    c404:	982dd7fa 	srai	r22,r19,31
    c408:	b005883a 	mov	r2,r22
    c40c:	003c8206 	br	b618 <__alt_data_end+0xf000b618>
    c410:	9080040c 	andi	r2,r18,16
    c414:	10003526 	beq	r2,zero,c4ec <___vfprintf_internal_r+0x13fc>
    c418:	d9402d17 	ldw	r5,180(sp)
    c41c:	d8c02917 	ldw	r3,164(sp)
    c420:	d8002785 	stb	zero,158(sp)
    c424:	28800104 	addi	r2,r5,4
    c428:	2cc00017 	ldw	r19,0(r5)
    c42c:	002d883a 	mov	r22,zero
    c430:	18003716 	blt	r3,zero,c510 <___vfprintf_internal_r+0x1420>
    c434:	00ffdfc4 	movi	r3,-129
    c438:	d8802d15 	stw	r2,180(sp)
    c43c:	90e4703a 	and	r18,r18,r3
    c440:	0039883a 	mov	fp,zero
    c444:	983df326 	beq	r19,zero,bc14 <__alt_data_end+0xf000bc14>
    c448:	00800244 	movi	r2,9
    c44c:	14fc7b36 	bltu	r2,r19,b63c <__alt_data_end+0xf000b63c>
    c450:	d8c02817 	ldw	r3,160(sp)
    c454:	dc001dc4 	addi	r16,sp,119
    c458:	9cc00c04 	addi	r19,r19,48
    c45c:	1c07c83a 	sub	r3,r3,r16
    c460:	dcc01dc5 	stb	r19,119(sp)
    c464:	d8c02e15 	stw	r3,184(sp)
    c468:	003ce806 	br	b80c <__alt_data_end+0xf000b80c>
    c46c:	d8803317 	ldw	r2,204(sp)
    c470:	143fffc4 	addi	r16,r2,-1
    c474:	043f4d0e 	bge	zero,r16,c1ac <__alt_data_end+0xf000c1ac>
    c478:	07000404 	movi	fp,16
    c47c:	e400810e 	bge	fp,r16,c684 <___vfprintf_internal_r+0x1594>
    c480:	01420034 	movhi	r5,2048
    c484:	29411b84 	addi	r5,r5,1134
    c488:	d9402b15 	stw	r5,172(sp)
    c48c:	01c001c4 	movi	r7,7
    c490:	dcc02c17 	ldw	r19,176(sp)
    c494:	00000306 	br	c4a4 <___vfprintf_internal_r+0x13b4>
    c498:	b5800204 	addi	r22,r22,8
    c49c:	843ffc04 	addi	r16,r16,-16
    c4a0:	e4007b0e 	bge	fp,r16,c690 <___vfprintf_internal_r+0x15a0>
    c4a4:	18c00404 	addi	r3,r3,16
    c4a8:	8c400044 	addi	r17,r17,1
    c4ac:	b5000015 	stw	r20,0(r22)
    c4b0:	b7000115 	stw	fp,4(r22)
    c4b4:	d8c02015 	stw	r3,128(sp)
    c4b8:	dc401f15 	stw	r17,124(sp)
    c4bc:	3c7ff60e 	bge	r7,r17,c498 <__alt_data_end+0xf000c498>
    c4c0:	d9801e04 	addi	r6,sp,120
    c4c4:	b80b883a 	mov	r5,r23
    c4c8:	9809883a 	mov	r4,r19
    c4cc:	d9c03c15 	stw	r7,240(sp)
    c4d0:	00138880 	call	13888 <__sprint_r>
    c4d4:	d9c03c17 	ldw	r7,240(sp)
    c4d8:	103c071e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c4dc:	d8c02017 	ldw	r3,128(sp)
    c4e0:	dc401f17 	ldw	r17,124(sp)
    c4e4:	dd800404 	addi	r22,sp,16
    c4e8:	003fec06 	br	c49c <__alt_data_end+0xf000c49c>
    c4ec:	9080100c 	andi	r2,r18,64
    c4f0:	d8002785 	stb	zero,158(sp)
    c4f4:	10010e26 	beq	r2,zero,c930 <___vfprintf_internal_r+0x1840>
    c4f8:	d9002d17 	ldw	r4,180(sp)
    c4fc:	d9402917 	ldw	r5,164(sp)
    c500:	002d883a 	mov	r22,zero
    c504:	20800104 	addi	r2,r4,4
    c508:	24c0000b 	ldhu	r19,0(r4)
    c50c:	283fc90e 	bge	r5,zero,c434 <__alt_data_end+0xf000c434>
    c510:	d8802d15 	stw	r2,180(sp)
    c514:	0039883a 	mov	fp,zero
    c518:	9d84b03a 	or	r2,r19,r22
    c51c:	103c461e 	bne	r2,zero,b638 <__alt_data_end+0xf000b638>
    c520:	00800044 	movi	r2,1
    c524:	003e6c06 	br	bed8 <__alt_data_end+0xf000bed8>
    c528:	d9002c17 	ldw	r4,176(sp)
    c52c:	d9801e04 	addi	r6,sp,120
    c530:	b80b883a 	mov	r5,r23
    c534:	00138880 	call	13888 <__sprint_r>
    c538:	103bef1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c53c:	d8c02017 	ldw	r3,128(sp)
    c540:	da000404 	addi	r8,sp,16
    c544:	d9003217 	ldw	r4,200(sp)
    c548:	d8802617 	ldw	r2,152(sp)
    c54c:	d9403317 	ldw	r5,204(sp)
    c550:	8123883a 	add	r17,r16,r4
    c554:	11400216 	blt	r2,r5,c560 <___vfprintf_internal_r+0x1470>
    c558:	9100004c 	andi	r4,r18,1
    c55c:	20000d26 	beq	r4,zero,c594 <___vfprintf_internal_r+0x14a4>
    c560:	d9003717 	ldw	r4,220(sp)
    c564:	d9403417 	ldw	r5,208(sp)
    c568:	1907883a 	add	r3,r3,r4
    c56c:	d9001f17 	ldw	r4,124(sp)
    c570:	41400015 	stw	r5,0(r8)
    c574:	d9403717 	ldw	r5,220(sp)
    c578:	21000044 	addi	r4,r4,1
    c57c:	d8c02015 	stw	r3,128(sp)
    c580:	41400115 	stw	r5,4(r8)
    c584:	d9001f15 	stw	r4,124(sp)
    c588:	014001c4 	movi	r5,7
    c58c:	2901e816 	blt	r5,r4,cd30 <___vfprintf_internal_r+0x1c40>
    c590:	42000204 	addi	r8,r8,8
    c594:	d9003317 	ldw	r4,204(sp)
    c598:	8121883a 	add	r16,r16,r4
    c59c:	2085c83a 	sub	r2,r4,r2
    c5a0:	8461c83a 	sub	r16,r16,r17
    c5a4:	1400010e 	bge	r2,r16,c5ac <___vfprintf_internal_r+0x14bc>
    c5a8:	1021883a 	mov	r16,r2
    c5ac:	04000a0e 	bge	zero,r16,c5d8 <___vfprintf_internal_r+0x14e8>
    c5b0:	d9001f17 	ldw	r4,124(sp)
    c5b4:	1c07883a 	add	r3,r3,r16
    c5b8:	44400015 	stw	r17,0(r8)
    c5bc:	21000044 	addi	r4,r4,1
    c5c0:	44000115 	stw	r16,4(r8)
    c5c4:	d8c02015 	stw	r3,128(sp)
    c5c8:	d9001f15 	stw	r4,124(sp)
    c5cc:	014001c4 	movi	r5,7
    c5d0:	2901fb16 	blt	r5,r4,cdc0 <___vfprintf_internal_r+0x1cd0>
    c5d4:	42000204 	addi	r8,r8,8
    c5d8:	8001f716 	blt	r16,zero,cdb8 <___vfprintf_internal_r+0x1cc8>
    c5dc:	1421c83a 	sub	r16,r2,r16
    c5e0:	043d380e 	bge	zero,r16,bac4 <__alt_data_end+0xf000bac4>
    c5e4:	04400404 	movi	r17,16
    c5e8:	d8801f17 	ldw	r2,124(sp)
    c5ec:	8c3efb0e 	bge	r17,r16,c1dc <__alt_data_end+0xf000c1dc>
    c5f0:	01420034 	movhi	r5,2048
    c5f4:	29411b84 	addi	r5,r5,1134
    c5f8:	d9402b15 	stw	r5,172(sp)
    c5fc:	058001c4 	movi	r22,7
    c600:	dcc02c17 	ldw	r19,176(sp)
    c604:	00000306 	br	c614 <___vfprintf_internal_r+0x1524>
    c608:	42000204 	addi	r8,r8,8
    c60c:	843ffc04 	addi	r16,r16,-16
    c610:	8c3ef50e 	bge	r17,r16,c1e8 <__alt_data_end+0xf000c1e8>
    c614:	18c00404 	addi	r3,r3,16
    c618:	10800044 	addi	r2,r2,1
    c61c:	45000015 	stw	r20,0(r8)
    c620:	44400115 	stw	r17,4(r8)
    c624:	d8c02015 	stw	r3,128(sp)
    c628:	d8801f15 	stw	r2,124(sp)
    c62c:	b0bff60e 	bge	r22,r2,c608 <__alt_data_end+0xf000c608>
    c630:	d9801e04 	addi	r6,sp,120
    c634:	b80b883a 	mov	r5,r23
    c638:	9809883a 	mov	r4,r19
    c63c:	00138880 	call	13888 <__sprint_r>
    c640:	103bad1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c644:	d8c02017 	ldw	r3,128(sp)
    c648:	d8801f17 	ldw	r2,124(sp)
    c64c:	da000404 	addi	r8,sp,16
    c650:	003fee06 	br	c60c <__alt_data_end+0xf000c60c>
    c654:	9088703a 	and	r4,r18,r2
    c658:	203eab1e 	bne	r4,zero,c108 <__alt_data_end+0xf000c108>
    c65c:	dc401f17 	ldw	r17,124(sp)
    c660:	40800115 	stw	r2,4(r8)
    c664:	44000015 	stw	r16,0(r8)
    c668:	8c400044 	addi	r17,r17,1
    c66c:	d8c02015 	stw	r3,128(sp)
    c670:	dc401f15 	stw	r17,124(sp)
    c674:	008001c4 	movi	r2,7
    c678:	14400e16 	blt	r2,r17,c6b4 <___vfprintf_internal_r+0x15c4>
    c67c:	45800204 	addi	r22,r8,8
    c680:	003eca06 	br	c1ac <__alt_data_end+0xf000c1ac>
    c684:	01020034 	movhi	r4,2048
    c688:	21011b84 	addi	r4,r4,1134
    c68c:	d9002b15 	stw	r4,172(sp)
    c690:	d8802b17 	ldw	r2,172(sp)
    c694:	1c07883a 	add	r3,r3,r16
    c698:	8c400044 	addi	r17,r17,1
    c69c:	b0800015 	stw	r2,0(r22)
    c6a0:	b4000115 	stw	r16,4(r22)
    c6a4:	d8c02015 	stw	r3,128(sp)
    c6a8:	dc401f15 	stw	r17,124(sp)
    c6ac:	008001c4 	movi	r2,7
    c6b0:	147ebd0e 	bge	r2,r17,c1a8 <__alt_data_end+0xf000c1a8>
    c6b4:	d9002c17 	ldw	r4,176(sp)
    c6b8:	d9801e04 	addi	r6,sp,120
    c6bc:	b80b883a 	mov	r5,r23
    c6c0:	00138880 	call	13888 <__sprint_r>
    c6c4:	103b8c1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c6c8:	d8c02017 	ldw	r3,128(sp)
    c6cc:	dc401f17 	ldw	r17,124(sp)
    c6d0:	dd800404 	addi	r22,sp,16
    c6d4:	003eb506 	br	c1ac <__alt_data_end+0xf000c1ac>
    c6d8:	d9002c17 	ldw	r4,176(sp)
    c6dc:	d9801e04 	addi	r6,sp,120
    c6e0:	b80b883a 	mov	r5,r23
    c6e4:	00138880 	call	13888 <__sprint_r>
    c6e8:	103b831e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c6ec:	d8c02017 	ldw	r3,128(sp)
    c6f0:	dc401f17 	ldw	r17,124(sp)
    c6f4:	da000404 	addi	r8,sp,16
    c6f8:	003e8d06 	br	c130 <__alt_data_end+0xf000c130>
    c6fc:	d9002c17 	ldw	r4,176(sp)
    c700:	d9801e04 	addi	r6,sp,120
    c704:	b80b883a 	mov	r5,r23
    c708:	00138880 	call	13888 <__sprint_r>
    c70c:	103b7a1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c710:	d8c02017 	ldw	r3,128(sp)
    c714:	dc401f17 	ldw	r17,124(sp)
    c718:	dd800404 	addi	r22,sp,16
    c71c:	003e8f06 	br	c15c <__alt_data_end+0xf000c15c>
    c720:	0027883a 	mov	r19,zero
    c724:	003f4a06 	br	c450 <__alt_data_end+0xf000c450>
    c728:	d9002c17 	ldw	r4,176(sp)
    c72c:	d9801e04 	addi	r6,sp,120
    c730:	b80b883a 	mov	r5,r23
    c734:	00138880 	call	13888 <__sprint_r>
    c738:	103b6f1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    c73c:	d8c02017 	ldw	r3,128(sp)
    c740:	da000404 	addi	r8,sp,16
    c744:	003c9d06 	br	b9bc <__alt_data_end+0xf000b9bc>
    c748:	04e7c83a 	sub	r19,zero,r19
    c74c:	9804c03a 	cmpne	r2,r19,zero
    c750:	05adc83a 	sub	r22,zero,r22
    c754:	b0adc83a 	sub	r22,r22,r2
    c758:	d8802917 	ldw	r2,164(sp)
    c75c:	07000b44 	movi	fp,45
    c760:	df002785 	stb	fp,158(sp)
    c764:	10017b16 	blt	r2,zero,cd54 <___vfprintf_internal_r+0x1c64>
    c768:	00bfdfc4 	movi	r2,-129
    c76c:	90a4703a 	and	r18,r18,r2
    c770:	003bb106 	br	b638 <__alt_data_end+0xf000b638>
    c774:	d9003617 	ldw	r4,216(sp)
    c778:	d9403817 	ldw	r5,224(sp)
    c77c:	da003d15 	stw	r8,244(sp)
    c780:	00120a00 	call	120a0 <__fpclassifyd>
    c784:	da003d17 	ldw	r8,244(sp)
    c788:	1000f026 	beq	r2,zero,cb4c <___vfprintf_internal_r+0x1a5c>
    c78c:	d9002917 	ldw	r4,164(sp)
    c790:	05bff7c4 	movi	r22,-33
    c794:	00bfffc4 	movi	r2,-1
    c798:	8dac703a 	and	r22,r17,r22
    c79c:	20820026 	beq	r4,r2,cfa0 <___vfprintf_internal_r+0x1eb0>
    c7a0:	008011c4 	movi	r2,71
    c7a4:	b081f726 	beq	r22,r2,cf84 <___vfprintf_internal_r+0x1e94>
    c7a8:	d9003817 	ldw	r4,224(sp)
    c7ac:	90c04014 	ori	r3,r18,256
    c7b0:	d8c02b15 	stw	r3,172(sp)
    c7b4:	20021516 	blt	r4,zero,d00c <___vfprintf_internal_r+0x1f1c>
    c7b8:	dcc03817 	ldw	r19,224(sp)
    c7bc:	d8002a05 	stb	zero,168(sp)
    c7c0:	00801984 	movi	r2,102
    c7c4:	8881f926 	beq	r17,r2,cfac <___vfprintf_internal_r+0x1ebc>
    c7c8:	00801184 	movi	r2,70
    c7cc:	88821c26 	beq	r17,r2,d040 <___vfprintf_internal_r+0x1f50>
    c7d0:	00801144 	movi	r2,69
    c7d4:	b081ef26 	beq	r22,r2,cf94 <___vfprintf_internal_r+0x1ea4>
    c7d8:	d8c02917 	ldw	r3,164(sp)
    c7dc:	d8802104 	addi	r2,sp,132
    c7e0:	d8800315 	stw	r2,12(sp)
    c7e4:	d9403617 	ldw	r5,216(sp)
    c7e8:	d8802504 	addi	r2,sp,148
    c7ec:	d9002c17 	ldw	r4,176(sp)
    c7f0:	d8800215 	stw	r2,8(sp)
    c7f4:	d8802604 	addi	r2,sp,152
    c7f8:	d8c00015 	stw	r3,0(sp)
    c7fc:	d8800115 	stw	r2,4(sp)
    c800:	01c00084 	movi	r7,2
    c804:	980d883a 	mov	r6,r19
    c808:	d8c03c15 	stw	r3,240(sp)
    c80c:	da003d15 	stw	r8,244(sp)
    c810:	000d7140 	call	d714 <_dtoa_r>
    c814:	1021883a 	mov	r16,r2
    c818:	008019c4 	movi	r2,103
    c81c:	d8c03c17 	ldw	r3,240(sp)
    c820:	da003d17 	ldw	r8,244(sp)
    c824:	88817126 	beq	r17,r2,cdec <___vfprintf_internal_r+0x1cfc>
    c828:	008011c4 	movi	r2,71
    c82c:	88829226 	beq	r17,r2,d278 <___vfprintf_internal_r+0x2188>
    c830:	80f9883a 	add	fp,r16,r3
    c834:	d9003617 	ldw	r4,216(sp)
    c838:	000d883a 	mov	r6,zero
    c83c:	000f883a 	mov	r7,zero
    c840:	980b883a 	mov	r5,r19
    c844:	da003d15 	stw	r8,244(sp)
    c848:	0016ac40 	call	16ac4 <__eqdf2>
    c84c:	da003d17 	ldw	r8,244(sp)
    c850:	10018d26 	beq	r2,zero,ce88 <___vfprintf_internal_r+0x1d98>
    c854:	d8802117 	ldw	r2,132(sp)
    c858:	1700062e 	bgeu	r2,fp,c874 <___vfprintf_internal_r+0x1784>
    c85c:	01000c04 	movi	r4,48
    c860:	10c00044 	addi	r3,r2,1
    c864:	d8c02115 	stw	r3,132(sp)
    c868:	11000005 	stb	r4,0(r2)
    c86c:	d8802117 	ldw	r2,132(sp)
    c870:	173ffb36 	bltu	r2,fp,c860 <__alt_data_end+0xf000c860>
    c874:	1405c83a 	sub	r2,r2,r16
    c878:	d8803315 	stw	r2,204(sp)
    c87c:	008011c4 	movi	r2,71
    c880:	b0817626 	beq	r22,r2,ce5c <___vfprintf_internal_r+0x1d6c>
    c884:	00801944 	movi	r2,101
    c888:	1442810e 	bge	r2,r17,d290 <___vfprintf_internal_r+0x21a0>
    c88c:	d8c02617 	ldw	r3,152(sp)
    c890:	00801984 	movi	r2,102
    c894:	d8c03215 	stw	r3,200(sp)
    c898:	8881fe26 	beq	r17,r2,d094 <___vfprintf_internal_r+0x1fa4>
    c89c:	d8c03217 	ldw	r3,200(sp)
    c8a0:	d9003317 	ldw	r4,204(sp)
    c8a4:	1901dd16 	blt	r3,r4,d01c <___vfprintf_internal_r+0x1f2c>
    c8a8:	9480004c 	andi	r18,r18,1
    c8ac:	90022b1e 	bne	r18,zero,d15c <___vfprintf_internal_r+0x206c>
    c8b0:	1805883a 	mov	r2,r3
    c8b4:	18028016 	blt	r3,zero,d2b8 <___vfprintf_internal_r+0x21c8>
    c8b8:	d8c03217 	ldw	r3,200(sp)
    c8bc:	044019c4 	movi	r17,103
    c8c0:	d8c02e15 	stw	r3,184(sp)
    c8c4:	df002a07 	ldb	fp,168(sp)
    c8c8:	e001531e 	bne	fp,zero,ce18 <___vfprintf_internal_r+0x1d28>
    c8cc:	df002783 	ldbu	fp,158(sp)
    c8d0:	d8802a15 	stw	r2,168(sp)
    c8d4:	dc802b17 	ldw	r18,172(sp)
    c8d8:	d8002915 	stw	zero,164(sp)
    c8dc:	003bd106 	br	b824 <__alt_data_end+0xf000b824>
    c8e0:	d8802d17 	ldw	r2,180(sp)
    c8e4:	d8c02d17 	ldw	r3,180(sp)
    c8e8:	d9002d17 	ldw	r4,180(sp)
    c8ec:	10800017 	ldw	r2,0(r2)
    c8f0:	18c00117 	ldw	r3,4(r3)
    c8f4:	21000204 	addi	r4,r4,8
    c8f8:	d8803615 	stw	r2,216(sp)
    c8fc:	d8c03815 	stw	r3,224(sp)
    c900:	d9002d15 	stw	r4,180(sp)
    c904:	003b7506 	br	b6dc <__alt_data_end+0xf000b6dc>
    c908:	ac400007 	ldb	r17,0(r21)
    c90c:	003a5906 	br	b274 <__alt_data_end+0xf000b274>
    c910:	9080100c 	andi	r2,r18,64
    c914:	1000a826 	beq	r2,zero,cbb8 <___vfprintf_internal_r+0x1ac8>
    c918:	d9002d17 	ldw	r4,180(sp)
    c91c:	002d883a 	mov	r22,zero
    c920:	24c0000b 	ldhu	r19,0(r4)
    c924:	21000104 	addi	r4,r4,4
    c928:	d9002d15 	stw	r4,180(sp)
    c92c:	003ccb06 	br	bc5c <__alt_data_end+0xf000bc5c>
    c930:	d8c02d17 	ldw	r3,180(sp)
    c934:	d9002917 	ldw	r4,164(sp)
    c938:	002d883a 	mov	r22,zero
    c93c:	18800104 	addi	r2,r3,4
    c940:	1cc00017 	ldw	r19,0(r3)
    c944:	203ebb0e 	bge	r4,zero,c434 <__alt_data_end+0xf000c434>
    c948:	003ef106 	br	c510 <__alt_data_end+0xf000c510>
    c94c:	9080040c 	andi	r2,r18,16
    c950:	1000921e 	bne	r2,zero,cb9c <___vfprintf_internal_r+0x1aac>
    c954:	9480100c 	andi	r18,r18,64
    c958:	90013926 	beq	r18,zero,ce40 <___vfprintf_internal_r+0x1d50>
    c95c:	d9002d17 	ldw	r4,180(sp)
    c960:	d9402f17 	ldw	r5,188(sp)
    c964:	20800017 	ldw	r2,0(r4)
    c968:	21000104 	addi	r4,r4,4
    c96c:	d9002d15 	stw	r4,180(sp)
    c970:	1140000d 	sth	r5,0(r2)
    c974:	003a1606 	br	b1d0 <__alt_data_end+0xf000b1d0>
    c978:	9080100c 	andi	r2,r18,64
    c97c:	10008026 	beq	r2,zero,cb80 <___vfprintf_internal_r+0x1a90>
    c980:	d8c02d17 	ldw	r3,180(sp)
    c984:	1cc0000f 	ldh	r19,0(r3)
    c988:	18c00104 	addi	r3,r3,4
    c98c:	d8c02d15 	stw	r3,180(sp)
    c990:	982dd7fa 	srai	r22,r19,31
    c994:	b005883a 	mov	r2,r22
    c998:	003b1f06 	br	b618 <__alt_data_end+0xf000b618>
    c99c:	9080100c 	andi	r2,r18,64
    c9a0:	d8002785 	stb	zero,158(sp)
    c9a4:	10008a1e 	bne	r2,zero,cbd0 <___vfprintf_internal_r+0x1ae0>
    c9a8:	d9402d17 	ldw	r5,180(sp)
    c9ac:	d8c02917 	ldw	r3,164(sp)
    c9b0:	002d883a 	mov	r22,zero
    c9b4:	28800104 	addi	r2,r5,4
    c9b8:	2cc00017 	ldw	r19,0(r5)
    c9bc:	183e4b0e 	bge	r3,zero,c2ec <__alt_data_end+0xf000c2ec>
    c9c0:	9d86b03a 	or	r3,r19,r22
    c9c4:	d8802d15 	stw	r2,180(sp)
    c9c8:	183e4c1e 	bne	r3,zero,c2fc <__alt_data_end+0xf000c2fc>
    c9cc:	0039883a 	mov	fp,zero
    c9d0:	0005883a 	mov	r2,zero
    c9d4:	003d4006 	br	bed8 <__alt_data_end+0xf000bed8>
    c9d8:	01420034 	movhi	r5,2048
    c9dc:	29411b84 	addi	r5,r5,1134
    c9e0:	d9402b15 	stw	r5,172(sp)
    c9e4:	d9402b17 	ldw	r5,172(sp)
    c9e8:	1c47883a 	add	r3,r3,r17
    c9ec:	10800044 	addi	r2,r2,1
    c9f0:	41400015 	stw	r5,0(r8)
    c9f4:	44400115 	stw	r17,4(r8)
    c9f8:	d8c02015 	stw	r3,128(sp)
    c9fc:	d8801f15 	stw	r2,124(sp)
    ca00:	010001c4 	movi	r4,7
    ca04:	20bec816 	blt	r4,r2,c528 <__alt_data_end+0xf000c528>
    ca08:	42000204 	addi	r8,r8,8
    ca0c:	003ecd06 	br	c544 <__alt_data_end+0xf000c544>
    ca10:	d9002917 	ldw	r4,164(sp)
    ca14:	d8002785 	stb	zero,158(sp)
    ca18:	203d2d16 	blt	r4,zero,bed0 <__alt_data_end+0xf000bed0>
    ca1c:	00bfdfc4 	movi	r2,-129
    ca20:	90a4703a 	and	r18,r18,r2
    ca24:	003a9106 	br	b46c <__alt_data_end+0xf000b46c>
    ca28:	01020034 	movhi	r4,2048
    ca2c:	21011b84 	addi	r4,r4,1134
    ca30:	d9002b15 	stw	r4,172(sp)
    ca34:	003c0c06 	br	ba68 <__alt_data_end+0xf000ba68>
    ca38:	d9002c17 	ldw	r4,176(sp)
    ca3c:	d9801e04 	addi	r6,sp,120
    ca40:	b80b883a 	mov	r5,r23
    ca44:	00138880 	call	13888 <__sprint_r>
    ca48:	103aab1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    ca4c:	d8c02017 	ldw	r3,128(sp)
    ca50:	da000404 	addi	r8,sp,16
    ca54:	003d4106 	br	bf5c <__alt_data_end+0xf000bf5c>
    ca58:	d8801f17 	ldw	r2,124(sp)
    ca5c:	01420034 	movhi	r5,2048
    ca60:	01000044 	movi	r4,1
    ca64:	18c00044 	addi	r3,r3,1
    ca68:	10800044 	addi	r2,r2,1
    ca6c:	29411304 	addi	r5,r5,1100
    ca70:	41000115 	stw	r4,4(r8)
    ca74:	41400015 	stw	r5,0(r8)
    ca78:	d8c02015 	stw	r3,128(sp)
    ca7c:	d8801f15 	stw	r2,124(sp)
    ca80:	010001c4 	movi	r4,7
    ca84:	20805c16 	blt	r4,r2,cbf8 <___vfprintf_internal_r+0x1b08>
    ca88:	42000204 	addi	r8,r8,8
    ca8c:	8800041e 	bne	r17,zero,caa0 <___vfprintf_internal_r+0x19b0>
    ca90:	d8803317 	ldw	r2,204(sp)
    ca94:	1000021e 	bne	r2,zero,caa0 <___vfprintf_internal_r+0x19b0>
    ca98:	9080004c 	andi	r2,r18,1
    ca9c:	103c0926 	beq	r2,zero,bac4 <__alt_data_end+0xf000bac4>
    caa0:	d9003717 	ldw	r4,220(sp)
    caa4:	d8801f17 	ldw	r2,124(sp)
    caa8:	d9403417 	ldw	r5,208(sp)
    caac:	20c7883a 	add	r3,r4,r3
    cab0:	10800044 	addi	r2,r2,1
    cab4:	41000115 	stw	r4,4(r8)
    cab8:	41400015 	stw	r5,0(r8)
    cabc:	d8c02015 	stw	r3,128(sp)
    cac0:	d8801f15 	stw	r2,124(sp)
    cac4:	010001c4 	movi	r4,7
    cac8:	20812116 	blt	r4,r2,cf50 <___vfprintf_internal_r+0x1e60>
    cacc:	42000204 	addi	r8,r8,8
    cad0:	0463c83a 	sub	r17,zero,r17
    cad4:	0440730e 	bge	zero,r17,cca4 <___vfprintf_internal_r+0x1bb4>
    cad8:	05800404 	movi	r22,16
    cadc:	b440860e 	bge	r22,r17,ccf8 <___vfprintf_internal_r+0x1c08>
    cae0:	01420034 	movhi	r5,2048
    cae4:	29411b84 	addi	r5,r5,1134
    cae8:	d9402b15 	stw	r5,172(sp)
    caec:	070001c4 	movi	fp,7
    caf0:	dcc02c17 	ldw	r19,176(sp)
    caf4:	00000306 	br	cb04 <___vfprintf_internal_r+0x1a14>
    caf8:	42000204 	addi	r8,r8,8
    cafc:	8c7ffc04 	addi	r17,r17,-16
    cb00:	b440800e 	bge	r22,r17,cd04 <___vfprintf_internal_r+0x1c14>
    cb04:	18c00404 	addi	r3,r3,16
    cb08:	10800044 	addi	r2,r2,1
    cb0c:	45000015 	stw	r20,0(r8)
    cb10:	45800115 	stw	r22,4(r8)
    cb14:	d8c02015 	stw	r3,128(sp)
    cb18:	d8801f15 	stw	r2,124(sp)
    cb1c:	e0bff60e 	bge	fp,r2,caf8 <__alt_data_end+0xf000caf8>
    cb20:	d9801e04 	addi	r6,sp,120
    cb24:	b80b883a 	mov	r5,r23
    cb28:	9809883a 	mov	r4,r19
    cb2c:	00138880 	call	13888 <__sprint_r>
    cb30:	103a711e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    cb34:	d8c02017 	ldw	r3,128(sp)
    cb38:	d8801f17 	ldw	r2,124(sp)
    cb3c:	da000404 	addi	r8,sp,16
    cb40:	003fee06 	br	cafc <__alt_data_end+0xf000cafc>
    cb44:	00bfffc4 	movi	r2,-1
    cb48:	003a6f06 	br	b508 <__alt_data_end+0xf000b508>
    cb4c:	008011c4 	movi	r2,71
    cb50:	1440b816 	blt	r2,r17,ce34 <___vfprintf_internal_r+0x1d44>
    cb54:	04020034 	movhi	r16,2048
    cb58:	84010504 	addi	r16,r16,1044
    cb5c:	00c000c4 	movi	r3,3
    cb60:	00bfdfc4 	movi	r2,-129
    cb64:	d8c02a15 	stw	r3,168(sp)
    cb68:	90a4703a 	and	r18,r18,r2
    cb6c:	df002783 	ldbu	fp,158(sp)
    cb70:	d8c02e15 	stw	r3,184(sp)
    cb74:	d8002915 	stw	zero,164(sp)
    cb78:	d8003215 	stw	zero,200(sp)
    cb7c:	003b2906 	br	b824 <__alt_data_end+0xf000b824>
    cb80:	d9002d17 	ldw	r4,180(sp)
    cb84:	24c00017 	ldw	r19,0(r4)
    cb88:	21000104 	addi	r4,r4,4
    cb8c:	d9002d15 	stw	r4,180(sp)
    cb90:	982dd7fa 	srai	r22,r19,31
    cb94:	b005883a 	mov	r2,r22
    cb98:	003a9f06 	br	b618 <__alt_data_end+0xf000b618>
    cb9c:	d9402d17 	ldw	r5,180(sp)
    cba0:	d8c02f17 	ldw	r3,188(sp)
    cba4:	28800017 	ldw	r2,0(r5)
    cba8:	29400104 	addi	r5,r5,4
    cbac:	d9402d15 	stw	r5,180(sp)
    cbb0:	10c00015 	stw	r3,0(r2)
    cbb4:	00398606 	br	b1d0 <__alt_data_end+0xf000b1d0>
    cbb8:	d9402d17 	ldw	r5,180(sp)
    cbbc:	002d883a 	mov	r22,zero
    cbc0:	2cc00017 	ldw	r19,0(r5)
    cbc4:	29400104 	addi	r5,r5,4
    cbc8:	d9402d15 	stw	r5,180(sp)
    cbcc:	003c2306 	br	bc5c <__alt_data_end+0xf000bc5c>
    cbd0:	d8c02d17 	ldw	r3,180(sp)
    cbd4:	d9002917 	ldw	r4,164(sp)
    cbd8:	002d883a 	mov	r22,zero
    cbdc:	18800104 	addi	r2,r3,4
    cbe0:	1cc0000b 	ldhu	r19,0(r3)
    cbe4:	203dc10e 	bge	r4,zero,c2ec <__alt_data_end+0xf000c2ec>
    cbe8:	003f7506 	br	c9c0 <__alt_data_end+0xf000c9c0>
    cbec:	04020034 	movhi	r16,2048
    cbf0:	84010304 	addi	r16,r16,1036
    cbf4:	003acc06 	br	b728 <__alt_data_end+0xf000b728>
    cbf8:	d9002c17 	ldw	r4,176(sp)
    cbfc:	d9801e04 	addi	r6,sp,120
    cc00:	b80b883a 	mov	r5,r23
    cc04:	00138880 	call	13888 <__sprint_r>
    cc08:	103a3b1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    cc0c:	dc402617 	ldw	r17,152(sp)
    cc10:	d8c02017 	ldw	r3,128(sp)
    cc14:	da000404 	addi	r8,sp,16
    cc18:	003f9c06 	br	ca8c <__alt_data_end+0xf000ca8c>
    cc1c:	ac400043 	ldbu	r17,1(r21)
    cc20:	94800814 	ori	r18,r18,32
    cc24:	ad400044 	addi	r21,r21,1
    cc28:	8c403fcc 	andi	r17,r17,255
    cc2c:	8c40201c 	xori	r17,r17,128
    cc30:	8c7fe004 	addi	r17,r17,-128
    cc34:	00398f06 	br	b274 <__alt_data_end+0xf000b274>
    cc38:	d8c02d15 	stw	r3,180(sp)
    cc3c:	0039883a 	mov	fp,zero
    cc40:	003e3506 	br	c518 <__alt_data_end+0xf000c518>
    cc44:	d9002c17 	ldw	r4,176(sp)
    cc48:	d9801e04 	addi	r6,sp,120
    cc4c:	b80b883a 	mov	r5,r23
    cc50:	00138880 	call	13888 <__sprint_r>
    cc54:	103a281e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    cc58:	d8c02017 	ldw	r3,128(sp)
    cc5c:	da000404 	addi	r8,sp,16
    cc60:	003cd006 	br	bfa4 <__alt_data_end+0xf000bfa4>
    cc64:	8009883a 	mov	r4,r16
    cc68:	da003d15 	stw	r8,244(sp)
    cc6c:	0008e800 	call	8e80 <strlen>
    cc70:	d8802e15 	stw	r2,184(sp)
    cc74:	da003d17 	ldw	r8,244(sp)
    cc78:	103c340e 	bge	r2,zero,bd4c <__alt_data_end+0xf000bd4c>
    cc7c:	0005883a 	mov	r2,zero
    cc80:	003c3206 	br	bd4c <__alt_data_end+0xf000bd4c>
    cc84:	d9002c17 	ldw	r4,176(sp)
    cc88:	d9801e04 	addi	r6,sp,120
    cc8c:	b80b883a 	mov	r5,r23
    cc90:	00138880 	call	13888 <__sprint_r>
    cc94:	103a181e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    cc98:	d8c02017 	ldw	r3,128(sp)
    cc9c:	d8801f17 	ldw	r2,124(sp)
    cca0:	da000404 	addi	r8,sp,16
    cca4:	d9403317 	ldw	r5,204(sp)
    cca8:	10800044 	addi	r2,r2,1
    ccac:	44000015 	stw	r16,0(r8)
    ccb0:	28c7883a 	add	r3,r5,r3
    ccb4:	003b7d06 	br	baac <__alt_data_end+0xf000baac>
    ccb8:	01020034 	movhi	r4,2048
    ccbc:	21011f84 	addi	r4,r4,1150
    ccc0:	d9003515 	stw	r4,212(sp)
    ccc4:	003b1406 	br	b918 <__alt_data_end+0xf000b918>
    ccc8:	013fffc4 	movi	r4,-1
    cccc:	003a3506 	br	b5a4 <__alt_data_end+0xf000b5a4>
    ccd0:	0023883a 	mov	r17,zero
    ccd4:	003d9d06 	br	c34c <__alt_data_end+0xf000c34c>
    ccd8:	d9002c17 	ldw	r4,176(sp)
    ccdc:	d9801e04 	addi	r6,sp,120
    cce0:	b80b883a 	mov	r5,r23
    cce4:	00138880 	call	13888 <__sprint_r>
    cce8:	103a031e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    ccec:	d8c02017 	ldw	r3,128(sp)
    ccf0:	da000404 	addi	r8,sp,16
    ccf4:	003d9406 	br	c348 <__alt_data_end+0xf000c348>
    ccf8:	01020034 	movhi	r4,2048
    ccfc:	21011b84 	addi	r4,r4,1134
    cd00:	d9002b15 	stw	r4,172(sp)
    cd04:	d9002b17 	ldw	r4,172(sp)
    cd08:	1c47883a 	add	r3,r3,r17
    cd0c:	10800044 	addi	r2,r2,1
    cd10:	41000015 	stw	r4,0(r8)
    cd14:	44400115 	stw	r17,4(r8)
    cd18:	d8c02015 	stw	r3,128(sp)
    cd1c:	d8801f15 	stw	r2,124(sp)
    cd20:	010001c4 	movi	r4,7
    cd24:	20bfd716 	blt	r4,r2,cc84 <__alt_data_end+0xf000cc84>
    cd28:	42000204 	addi	r8,r8,8
    cd2c:	003fdd06 	br	cca4 <__alt_data_end+0xf000cca4>
    cd30:	d9002c17 	ldw	r4,176(sp)
    cd34:	d9801e04 	addi	r6,sp,120
    cd38:	b80b883a 	mov	r5,r23
    cd3c:	00138880 	call	13888 <__sprint_r>
    cd40:	1039ed1e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    cd44:	d8802617 	ldw	r2,152(sp)
    cd48:	d8c02017 	ldw	r3,128(sp)
    cd4c:	da000404 	addi	r8,sp,16
    cd50:	003e1006 	br	c594 <__alt_data_end+0xf000c594>
    cd54:	00800044 	movi	r2,1
    cd58:	10803fcc 	andi	r2,r2,255
    cd5c:	00c00044 	movi	r3,1
    cd60:	10fa3526 	beq	r2,r3,b638 <__alt_data_end+0xf000b638>
    cd64:	00c00084 	movi	r3,2
    cd68:	10fbcb26 	beq	r2,r3,bc98 <__alt_data_end+0xf000bc98>
    cd6c:	003a8f06 	br	b7ac <__alt_data_end+0xf000b7ac>
    cd70:	01020034 	movhi	r4,2048
    cd74:	21011f84 	addi	r4,r4,1150
    cd78:	d9003515 	stw	r4,212(sp)
    cd7c:	003b7606 	br	bb58 <__alt_data_end+0xf000bb58>
    cd80:	d8802917 	ldw	r2,164(sp)
    cd84:	00c00184 	movi	r3,6
    cd88:	1880012e 	bgeu	r3,r2,cd90 <___vfprintf_internal_r+0x1ca0>
    cd8c:	1805883a 	mov	r2,r3
    cd90:	d8802e15 	stw	r2,184(sp)
    cd94:	1000ef16 	blt	r2,zero,d154 <___vfprintf_internal_r+0x2064>
    cd98:	04020034 	movhi	r16,2048
    cd9c:	d8802a15 	stw	r2,168(sp)
    cda0:	dcc02d15 	stw	r19,180(sp)
    cda4:	d8002915 	stw	zero,164(sp)
    cda8:	d8003215 	stw	zero,200(sp)
    cdac:	84011104 	addi	r16,r16,1092
    cdb0:	0039883a 	mov	fp,zero
    cdb4:	003aa206 	br	b840 <__alt_data_end+0xf000b840>
    cdb8:	0021883a 	mov	r16,zero
    cdbc:	003e0706 	br	c5dc <__alt_data_end+0xf000c5dc>
    cdc0:	d9002c17 	ldw	r4,176(sp)
    cdc4:	d9801e04 	addi	r6,sp,120
    cdc8:	b80b883a 	mov	r5,r23
    cdcc:	00138880 	call	13888 <__sprint_r>
    cdd0:	1039c91e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    cdd4:	d8802617 	ldw	r2,152(sp)
    cdd8:	d9403317 	ldw	r5,204(sp)
    cddc:	d8c02017 	ldw	r3,128(sp)
    cde0:	da000404 	addi	r8,sp,16
    cde4:	2885c83a 	sub	r2,r5,r2
    cde8:	003dfb06 	br	c5d8 <__alt_data_end+0xf000c5d8>
    cdec:	9080004c 	andi	r2,r18,1
    cdf0:	103e8f1e 	bne	r2,zero,c830 <__alt_data_end+0xf000c830>
    cdf4:	d8802117 	ldw	r2,132(sp)
    cdf8:	003e9e06 	br	c874 <__alt_data_end+0xf000c874>
    cdfc:	1025883a 	mov	r18,r2
    ce00:	0039883a 	mov	fp,zero
    ce04:	00800084 	movi	r2,2
    ce08:	003fd306 	br	cd58 <__alt_data_end+0xf000cd58>
    ce0c:	07000b44 	movi	fp,45
    ce10:	df002785 	stb	fp,158(sp)
    ce14:	003a4006 	br	b718 <__alt_data_end+0xf000b718>
    ce18:	00c00b44 	movi	r3,45
    ce1c:	d8c02785 	stb	r3,158(sp)
    ce20:	d8802a15 	stw	r2,168(sp)
    ce24:	dc802b17 	ldw	r18,172(sp)
    ce28:	d8002915 	stw	zero,164(sp)
    ce2c:	07000b44 	movi	fp,45
    ce30:	003a8006 	br	b834 <__alt_data_end+0xf000b834>
    ce34:	04020034 	movhi	r16,2048
    ce38:	84010604 	addi	r16,r16,1048
    ce3c:	003f4706 	br	cb5c <__alt_data_end+0xf000cb5c>
    ce40:	d8c02d17 	ldw	r3,180(sp)
    ce44:	d9002f17 	ldw	r4,188(sp)
    ce48:	18800017 	ldw	r2,0(r3)
    ce4c:	18c00104 	addi	r3,r3,4
    ce50:	d8c02d15 	stw	r3,180(sp)
    ce54:	11000015 	stw	r4,0(r2)
    ce58:	0038dd06 	br	b1d0 <__alt_data_end+0xf000b1d0>
    ce5c:	dd802617 	ldw	r22,152(sp)
    ce60:	00bfff44 	movi	r2,-3
    ce64:	b0801c16 	blt	r22,r2,ced8 <___vfprintf_internal_r+0x1de8>
    ce68:	d9402917 	ldw	r5,164(sp)
    ce6c:	2d801a16 	blt	r5,r22,ced8 <___vfprintf_internal_r+0x1de8>
    ce70:	dd803215 	stw	r22,200(sp)
    ce74:	003e8906 	br	c89c <__alt_data_end+0xf000c89c>
    ce78:	01020034 	movhi	r4,2048
    ce7c:	21011b84 	addi	r4,r4,1134
    ce80:	d9002b15 	stw	r4,172(sp)
    ce84:	003c9106 	br	c0cc <__alt_data_end+0xf000c0cc>
    ce88:	e005883a 	mov	r2,fp
    ce8c:	003e7906 	br	c874 <__alt_data_end+0xf000c874>
    ce90:	d9402917 	ldw	r5,164(sp)
    ce94:	df002783 	ldbu	fp,158(sp)
    ce98:	dcc02d15 	stw	r19,180(sp)
    ce9c:	d9402a15 	stw	r5,168(sp)
    cea0:	d9402e15 	stw	r5,184(sp)
    cea4:	d8002915 	stw	zero,164(sp)
    cea8:	d8003215 	stw	zero,200(sp)
    ceac:	003a5d06 	br	b824 <__alt_data_end+0xf000b824>
    ceb0:	9080004c 	andi	r2,r18,1
    ceb4:	0039883a 	mov	fp,zero
    ceb8:	10000426 	beq	r2,zero,cecc <___vfprintf_internal_r+0x1ddc>
    cebc:	00800c04 	movi	r2,48
    cec0:	dc001dc4 	addi	r16,sp,119
    cec4:	d8801dc5 	stb	r2,119(sp)
    cec8:	003b8006 	br	bccc <__alt_data_end+0xf000bccc>
    cecc:	d8002e15 	stw	zero,184(sp)
    ced0:	dc001e04 	addi	r16,sp,120
    ced4:	003a4d06 	br	b80c <__alt_data_end+0xf000b80c>
    ced8:	8c7fff84 	addi	r17,r17,-2
    cedc:	b5bfffc4 	addi	r22,r22,-1
    cee0:	dd802615 	stw	r22,152(sp)
    cee4:	dc4022c5 	stb	r17,139(sp)
    cee8:	b000bf16 	blt	r22,zero,d1e8 <___vfprintf_internal_r+0x20f8>
    ceec:	00800ac4 	movi	r2,43
    cef0:	d8802305 	stb	r2,140(sp)
    cef4:	00800244 	movi	r2,9
    cef8:	15807016 	blt	r2,r22,d0bc <___vfprintf_internal_r+0x1fcc>
    cefc:	00800c04 	movi	r2,48
    cf00:	b5800c04 	addi	r22,r22,48
    cf04:	d8802345 	stb	r2,141(sp)
    cf08:	dd802385 	stb	r22,142(sp)
    cf0c:	d88023c4 	addi	r2,sp,143
    cf10:	df0022c4 	addi	fp,sp,139
    cf14:	d8c03317 	ldw	r3,204(sp)
    cf18:	1739c83a 	sub	fp,r2,fp
    cf1c:	d9003317 	ldw	r4,204(sp)
    cf20:	e0c7883a 	add	r3,fp,r3
    cf24:	df003a15 	stw	fp,232(sp)
    cf28:	d8c02e15 	stw	r3,184(sp)
    cf2c:	00800044 	movi	r2,1
    cf30:	1100b30e 	bge	r2,r4,d200 <___vfprintf_internal_r+0x2110>
    cf34:	d8c02e17 	ldw	r3,184(sp)
    cf38:	18c00044 	addi	r3,r3,1
    cf3c:	d8c02e15 	stw	r3,184(sp)
    cf40:	1805883a 	mov	r2,r3
    cf44:	1800ac16 	blt	r3,zero,d1f8 <___vfprintf_internal_r+0x2108>
    cf48:	d8003215 	stw	zero,200(sp)
    cf4c:	003e5d06 	br	c8c4 <__alt_data_end+0xf000c8c4>
    cf50:	d9002c17 	ldw	r4,176(sp)
    cf54:	d9801e04 	addi	r6,sp,120
    cf58:	b80b883a 	mov	r5,r23
    cf5c:	00138880 	call	13888 <__sprint_r>
    cf60:	1039651e 	bne	r2,zero,b4f8 <__alt_data_end+0xf000b4f8>
    cf64:	dc402617 	ldw	r17,152(sp)
    cf68:	d8c02017 	ldw	r3,128(sp)
    cf6c:	d8801f17 	ldw	r2,124(sp)
    cf70:	da000404 	addi	r8,sp,16
    cf74:	003ed606 	br	cad0 <__alt_data_end+0xf000cad0>
    cf78:	582b883a 	mov	r21,r11
    cf7c:	d8002915 	stw	zero,164(sp)
    cf80:	0038bd06 	br	b278 <__alt_data_end+0xf000b278>
    cf84:	d8802917 	ldw	r2,164(sp)
    cf88:	103e071e 	bne	r2,zero,c7a8 <__alt_data_end+0xf000c7a8>
    cf8c:	dc002915 	stw	r16,164(sp)
    cf90:	003e0506 	br	c7a8 <__alt_data_end+0xf000c7a8>
    cf94:	d9002917 	ldw	r4,164(sp)
    cf98:	20c00044 	addi	r3,r4,1
    cf9c:	003e0f06 	br	c7dc <__alt_data_end+0xf000c7dc>
    cfa0:	01400184 	movi	r5,6
    cfa4:	d9402915 	stw	r5,164(sp)
    cfa8:	003dff06 	br	c7a8 <__alt_data_end+0xf000c7a8>
    cfac:	d8802104 	addi	r2,sp,132
    cfb0:	d8800315 	stw	r2,12(sp)
    cfb4:	d8802504 	addi	r2,sp,148
    cfb8:	d8800215 	stw	r2,8(sp)
    cfbc:	d8802604 	addi	r2,sp,152
    cfc0:	d8800115 	stw	r2,4(sp)
    cfc4:	d8802917 	ldw	r2,164(sp)
    cfc8:	d9403617 	ldw	r5,216(sp)
    cfcc:	d9002c17 	ldw	r4,176(sp)
    cfd0:	d8800015 	stw	r2,0(sp)
    cfd4:	01c000c4 	movi	r7,3
    cfd8:	980d883a 	mov	r6,r19
    cfdc:	da003d15 	stw	r8,244(sp)
    cfe0:	000d7140 	call	d714 <_dtoa_r>
    cfe4:	d8c02917 	ldw	r3,164(sp)
    cfe8:	da003d17 	ldw	r8,244(sp)
    cfec:	1021883a 	mov	r16,r2
    cff0:	10f9883a 	add	fp,r2,r3
    cff4:	81000007 	ldb	r4,0(r16)
    cff8:	00800c04 	movi	r2,48
    cffc:	20805e26 	beq	r4,r2,d178 <___vfprintf_internal_r+0x2088>
    d000:	d8c02617 	ldw	r3,152(sp)
    d004:	e0f9883a 	add	fp,fp,r3
    d008:	003e0a06 	br	c834 <__alt_data_end+0xf000c834>
    d00c:	00c00b44 	movi	r3,45
    d010:	24e0003c 	xorhi	r19,r4,32768
    d014:	d8c02a05 	stb	r3,168(sp)
    d018:	003de906 	br	c7c0 <__alt_data_end+0xf000c7c0>
    d01c:	d8c03217 	ldw	r3,200(sp)
    d020:	00c07a0e 	bge	zero,r3,d20c <___vfprintf_internal_r+0x211c>
    d024:	00800044 	movi	r2,1
    d028:	d9003317 	ldw	r4,204(sp)
    d02c:	1105883a 	add	r2,r2,r4
    d030:	d8802e15 	stw	r2,184(sp)
    d034:	10004e16 	blt	r2,zero,d170 <___vfprintf_internal_r+0x2080>
    d038:	044019c4 	movi	r17,103
    d03c:	003e2106 	br	c8c4 <__alt_data_end+0xf000c8c4>
    d040:	d9002917 	ldw	r4,164(sp)
    d044:	d8802104 	addi	r2,sp,132
    d048:	d8800315 	stw	r2,12(sp)
    d04c:	d9000015 	stw	r4,0(sp)
    d050:	d8802504 	addi	r2,sp,148
    d054:	d9403617 	ldw	r5,216(sp)
    d058:	d9002c17 	ldw	r4,176(sp)
    d05c:	d8800215 	stw	r2,8(sp)
    d060:	d8802604 	addi	r2,sp,152
    d064:	d8800115 	stw	r2,4(sp)
    d068:	01c000c4 	movi	r7,3
    d06c:	980d883a 	mov	r6,r19
    d070:	da003d15 	stw	r8,244(sp)
    d074:	000d7140 	call	d714 <_dtoa_r>
    d078:	d8c02917 	ldw	r3,164(sp)
    d07c:	da003d17 	ldw	r8,244(sp)
    d080:	1021883a 	mov	r16,r2
    d084:	00801184 	movi	r2,70
    d088:	80f9883a 	add	fp,r16,r3
    d08c:	88bfd926 	beq	r17,r2,cff4 <__alt_data_end+0xf000cff4>
    d090:	003de806 	br	c834 <__alt_data_end+0xf000c834>
    d094:	d9002917 	ldw	r4,164(sp)
    d098:	00c04d0e 	bge	zero,r3,d1d0 <___vfprintf_internal_r+0x20e0>
    d09c:	2000441e 	bne	r4,zero,d1b0 <___vfprintf_internal_r+0x20c0>
    d0a0:	9480004c 	andi	r18,r18,1
    d0a4:	9000421e 	bne	r18,zero,d1b0 <___vfprintf_internal_r+0x20c0>
    d0a8:	1805883a 	mov	r2,r3
    d0ac:	18007016 	blt	r3,zero,d270 <___vfprintf_internal_r+0x2180>
    d0b0:	d8c03217 	ldw	r3,200(sp)
    d0b4:	d8c02e15 	stw	r3,184(sp)
    d0b8:	003e0206 	br	c8c4 <__alt_data_end+0xf000c8c4>
    d0bc:	df0022c4 	addi	fp,sp,139
    d0c0:	dc002915 	stw	r16,164(sp)
    d0c4:	4027883a 	mov	r19,r8
    d0c8:	e021883a 	mov	r16,fp
    d0cc:	b009883a 	mov	r4,r22
    d0d0:	01400284 	movi	r5,10
    d0d4:	00087e40 	call	87e4 <__modsi3>
    d0d8:	10800c04 	addi	r2,r2,48
    d0dc:	843fffc4 	addi	r16,r16,-1
    d0e0:	b009883a 	mov	r4,r22
    d0e4:	01400284 	movi	r5,10
    d0e8:	80800005 	stb	r2,0(r16)
    d0ec:	00087600 	call	8760 <__divsi3>
    d0f0:	102d883a 	mov	r22,r2
    d0f4:	00800244 	movi	r2,9
    d0f8:	15bff416 	blt	r2,r22,d0cc <__alt_data_end+0xf000d0cc>
    d0fc:	9811883a 	mov	r8,r19
    d100:	b0800c04 	addi	r2,r22,48
    d104:	8027883a 	mov	r19,r16
    d108:	997fffc4 	addi	r5,r19,-1
    d10c:	98bfffc5 	stb	r2,-1(r19)
    d110:	dc002917 	ldw	r16,164(sp)
    d114:	2f006a2e 	bgeu	r5,fp,d2c0 <___vfprintf_internal_r+0x21d0>
    d118:	d9c02384 	addi	r7,sp,142
    d11c:	3ccfc83a 	sub	r7,r7,r19
    d120:	d9002344 	addi	r4,sp,141
    d124:	e1cf883a 	add	r7,fp,r7
    d128:	00000106 	br	d130 <___vfprintf_internal_r+0x2040>
    d12c:	28800003 	ldbu	r2,0(r5)
    d130:	20800005 	stb	r2,0(r4)
    d134:	21000044 	addi	r4,r4,1
    d138:	29400044 	addi	r5,r5,1
    d13c:	393ffb1e 	bne	r7,r4,d12c <__alt_data_end+0xf000d12c>
    d140:	d8802304 	addi	r2,sp,140
    d144:	14c5c83a 	sub	r2,r2,r19
    d148:	d8c02344 	addi	r3,sp,141
    d14c:	1885883a 	add	r2,r3,r2
    d150:	003f7006 	br	cf14 <__alt_data_end+0xf000cf14>
    d154:	0005883a 	mov	r2,zero
    d158:	003f0f06 	br	cd98 <__alt_data_end+0xf000cd98>
    d15c:	d8c03217 	ldw	r3,200(sp)
    d160:	18c00044 	addi	r3,r3,1
    d164:	d8c02e15 	stw	r3,184(sp)
    d168:	1805883a 	mov	r2,r3
    d16c:	183fb20e 	bge	r3,zero,d038 <__alt_data_end+0xf000d038>
    d170:	0005883a 	mov	r2,zero
    d174:	003fb006 	br	d038 <__alt_data_end+0xf000d038>
    d178:	d9003617 	ldw	r4,216(sp)
    d17c:	000d883a 	mov	r6,zero
    d180:	000f883a 	mov	r7,zero
    d184:	980b883a 	mov	r5,r19
    d188:	d8c03c15 	stw	r3,240(sp)
    d18c:	da003d15 	stw	r8,244(sp)
    d190:	0016ac40 	call	16ac4 <__eqdf2>
    d194:	d8c03c17 	ldw	r3,240(sp)
    d198:	da003d17 	ldw	r8,244(sp)
    d19c:	103f9826 	beq	r2,zero,d000 <__alt_data_end+0xf000d000>
    d1a0:	00800044 	movi	r2,1
    d1a4:	10c7c83a 	sub	r3,r2,r3
    d1a8:	d8c02615 	stw	r3,152(sp)
    d1ac:	003f9506 	br	d004 <__alt_data_end+0xf000d004>
    d1b0:	d9002917 	ldw	r4,164(sp)
    d1b4:	d8c03217 	ldw	r3,200(sp)
    d1b8:	20800044 	addi	r2,r4,1
    d1bc:	1885883a 	add	r2,r3,r2
    d1c0:	d8802e15 	stw	r2,184(sp)
    d1c4:	103dbf0e 	bge	r2,zero,c8c4 <__alt_data_end+0xf000c8c4>
    d1c8:	0005883a 	mov	r2,zero
    d1cc:	003dbd06 	br	c8c4 <__alt_data_end+0xf000c8c4>
    d1d0:	2000211e 	bne	r4,zero,d258 <___vfprintf_internal_r+0x2168>
    d1d4:	9480004c 	andi	r18,r18,1
    d1d8:	90001f1e 	bne	r18,zero,d258 <___vfprintf_internal_r+0x2168>
    d1dc:	00800044 	movi	r2,1
    d1e0:	d8802e15 	stw	r2,184(sp)
    d1e4:	003db706 	br	c8c4 <__alt_data_end+0xf000c8c4>
    d1e8:	00800b44 	movi	r2,45
    d1ec:	05adc83a 	sub	r22,zero,r22
    d1f0:	d8802305 	stb	r2,140(sp)
    d1f4:	003f3f06 	br	cef4 <__alt_data_end+0xf000cef4>
    d1f8:	0005883a 	mov	r2,zero
    d1fc:	003f5206 	br	cf48 <__alt_data_end+0xf000cf48>
    d200:	90a4703a 	and	r18,r18,r2
    d204:	903f4e26 	beq	r18,zero,cf40 <__alt_data_end+0xf000cf40>
    d208:	003f4a06 	br	cf34 <__alt_data_end+0xf000cf34>
    d20c:	00800084 	movi	r2,2
    d210:	10c5c83a 	sub	r2,r2,r3
    d214:	003f8406 	br	d028 <__alt_data_end+0xf000d028>
    d218:	d8802d17 	ldw	r2,180(sp)
    d21c:	d9002d17 	ldw	r4,180(sp)
    d220:	ac400043 	ldbu	r17,1(r21)
    d224:	10800017 	ldw	r2,0(r2)
    d228:	582b883a 	mov	r21,r11
    d22c:	d8802915 	stw	r2,164(sp)
    d230:	20800104 	addi	r2,r4,4
    d234:	d9002917 	ldw	r4,164(sp)
    d238:	d8802d15 	stw	r2,180(sp)
    d23c:	203e7a0e 	bge	r4,zero,cc28 <__alt_data_end+0xf000cc28>
    d240:	8c403fcc 	andi	r17,r17,255
    d244:	00bfffc4 	movi	r2,-1
    d248:	8c40201c 	xori	r17,r17,128
    d24c:	d8802915 	stw	r2,164(sp)
    d250:	8c7fe004 	addi	r17,r17,-128
    d254:	00380706 	br	b274 <__alt_data_end+0xf000b274>
    d258:	d8c02917 	ldw	r3,164(sp)
    d25c:	18c00084 	addi	r3,r3,2
    d260:	d8c02e15 	stw	r3,184(sp)
    d264:	1805883a 	mov	r2,r3
    d268:	183d960e 	bge	r3,zero,c8c4 <__alt_data_end+0xf000c8c4>
    d26c:	003fd606 	br	d1c8 <__alt_data_end+0xf000d1c8>
    d270:	0005883a 	mov	r2,zero
    d274:	003f8e06 	br	d0b0 <__alt_data_end+0xf000d0b0>
    d278:	9080004c 	andi	r2,r18,1
    d27c:	103f811e 	bne	r2,zero,d084 <__alt_data_end+0xf000d084>
    d280:	d8802117 	ldw	r2,132(sp)
    d284:	1405c83a 	sub	r2,r2,r16
    d288:	d8803315 	stw	r2,204(sp)
    d28c:	b47ef326 	beq	r22,r17,ce5c <__alt_data_end+0xf000ce5c>
    d290:	dd802617 	ldw	r22,152(sp)
    d294:	003f1106 	br	cedc <__alt_data_end+0xf000cedc>
    d298:	d9c02785 	stb	r7,158(sp)
    d29c:	00390406 	br	b6b0 <__alt_data_end+0xf000b6b0>
    d2a0:	d9c02785 	stb	r7,158(sp)
    d2a4:	0038d306 	br	b5f4 <__alt_data_end+0xf000b5f4>
    d2a8:	d9c02785 	stb	r7,158(sp)
    d2ac:	003a6106 	br	bc34 <__alt_data_end+0xf000bc34>
    d2b0:	d9c02785 	stb	r7,158(sp)
    d2b4:	003af806 	br	be98 <__alt_data_end+0xf000be98>
    d2b8:	0005883a 	mov	r2,zero
    d2bc:	003d7e06 	br	c8b8 <__alt_data_end+0xf000c8b8>
    d2c0:	d8802344 	addi	r2,sp,141
    d2c4:	003f1306 	br	cf14 <__alt_data_end+0xf000cf14>
    d2c8:	d9c02785 	stb	r7,158(sp)
    d2cc:	00392306 	br	b75c <__alt_data_end+0xf000b75c>
    d2d0:	d9c02785 	stb	r7,158(sp)
    d2d4:	003aa906 	br	bd7c <__alt_data_end+0xf000bd7c>
    d2d8:	d9c02785 	stb	r7,158(sp)
    d2dc:	003a3d06 	br	bbd4 <__alt_data_end+0xf000bbd4>
    d2e0:	d9c02785 	stb	r7,158(sp)
    d2e4:	003aca06 	br	be10 <__alt_data_end+0xf000be10>

0000d2e8 <__vfprintf_internal>:
    d2e8:	00820034 	movhi	r2,2048
    d2ec:	1089f404 	addi	r2,r2,10192
    d2f0:	300f883a 	mov	r7,r6
    d2f4:	280d883a 	mov	r6,r5
    d2f8:	200b883a 	mov	r5,r4
    d2fc:	11000017 	ldw	r4,0(r2)
    d300:	000b0f01 	jmpi	b0f0 <___vfprintf_internal_r>

0000d304 <__sbprintf>:
    d304:	2880030b 	ldhu	r2,12(r5)
    d308:	2ac01917 	ldw	r11,100(r5)
    d30c:	2a80038b 	ldhu	r10,14(r5)
    d310:	2a400717 	ldw	r9,28(r5)
    d314:	2a000917 	ldw	r8,36(r5)
    d318:	defee204 	addi	sp,sp,-1144
    d31c:	00c10004 	movi	r3,1024
    d320:	dc011a15 	stw	r16,1128(sp)
    d324:	10bfff4c 	andi	r2,r2,65533
    d328:	2821883a 	mov	r16,r5
    d32c:	d8cb883a 	add	r5,sp,r3
    d330:	dc811c15 	stw	r18,1136(sp)
    d334:	dc411b15 	stw	r17,1132(sp)
    d338:	dfc11d15 	stw	ra,1140(sp)
    d33c:	2025883a 	mov	r18,r4
    d340:	d881030d 	sth	r2,1036(sp)
    d344:	dac11915 	stw	r11,1124(sp)
    d348:	da81038d 	sth	r10,1038(sp)
    d34c:	da410715 	stw	r9,1052(sp)
    d350:	da010915 	stw	r8,1060(sp)
    d354:	dec10015 	stw	sp,1024(sp)
    d358:	dec10415 	stw	sp,1040(sp)
    d35c:	d8c10215 	stw	r3,1032(sp)
    d360:	d8c10515 	stw	r3,1044(sp)
    d364:	d8010615 	stw	zero,1048(sp)
    d368:	000b0f00 	call	b0f0 <___vfprintf_internal_r>
    d36c:	1023883a 	mov	r17,r2
    d370:	10000416 	blt	r2,zero,d384 <__sbprintf+0x80>
    d374:	d9410004 	addi	r5,sp,1024
    d378:	9009883a 	mov	r4,r18
    d37c:	000efb80 	call	efb8 <_fflush_r>
    d380:	10000d1e 	bne	r2,zero,d3b8 <__sbprintf+0xb4>
    d384:	d881030b 	ldhu	r2,1036(sp)
    d388:	1080100c 	andi	r2,r2,64
    d38c:	10000326 	beq	r2,zero,d39c <__sbprintf+0x98>
    d390:	8080030b 	ldhu	r2,12(r16)
    d394:	10801014 	ori	r2,r2,64
    d398:	8080030d 	sth	r2,12(r16)
    d39c:	8805883a 	mov	r2,r17
    d3a0:	dfc11d17 	ldw	ra,1140(sp)
    d3a4:	dc811c17 	ldw	r18,1136(sp)
    d3a8:	dc411b17 	ldw	r17,1132(sp)
    d3ac:	dc011a17 	ldw	r16,1128(sp)
    d3b0:	dec11e04 	addi	sp,sp,1144
    d3b4:	f800283a 	ret
    d3b8:	047fffc4 	movi	r17,-1
    d3bc:	003ff106 	br	d384 <__alt_data_end+0xf000d384>

0000d3c0 <__swsetup_r>:
    d3c0:	00820034 	movhi	r2,2048
    d3c4:	defffd04 	addi	sp,sp,-12
    d3c8:	1089f404 	addi	r2,r2,10192
    d3cc:	dc400115 	stw	r17,4(sp)
    d3d0:	2023883a 	mov	r17,r4
    d3d4:	11000017 	ldw	r4,0(r2)
    d3d8:	dc000015 	stw	r16,0(sp)
    d3dc:	dfc00215 	stw	ra,8(sp)
    d3e0:	2821883a 	mov	r16,r5
    d3e4:	20000226 	beq	r4,zero,d3f0 <__swsetup_r+0x30>
    d3e8:	20800e17 	ldw	r2,56(r4)
    d3ec:	10003126 	beq	r2,zero,d4b4 <__swsetup_r+0xf4>
    d3f0:	8080030b 	ldhu	r2,12(r16)
    d3f4:	10c0020c 	andi	r3,r2,8
    d3f8:	1009883a 	mov	r4,r2
    d3fc:	18000f26 	beq	r3,zero,d43c <__swsetup_r+0x7c>
    d400:	80c00417 	ldw	r3,16(r16)
    d404:	18001526 	beq	r3,zero,d45c <__swsetup_r+0x9c>
    d408:	1100004c 	andi	r4,r2,1
    d40c:	20001c1e 	bne	r4,zero,d480 <__swsetup_r+0xc0>
    d410:	1080008c 	andi	r2,r2,2
    d414:	1000291e 	bne	r2,zero,d4bc <__swsetup_r+0xfc>
    d418:	80800517 	ldw	r2,20(r16)
    d41c:	80800215 	stw	r2,8(r16)
    d420:	18001c26 	beq	r3,zero,d494 <__swsetup_r+0xd4>
    d424:	0005883a 	mov	r2,zero
    d428:	dfc00217 	ldw	ra,8(sp)
    d42c:	dc400117 	ldw	r17,4(sp)
    d430:	dc000017 	ldw	r16,0(sp)
    d434:	dec00304 	addi	sp,sp,12
    d438:	f800283a 	ret
    d43c:	2080040c 	andi	r2,r4,16
    d440:	10002e26 	beq	r2,zero,d4fc <__swsetup_r+0x13c>
    d444:	2080010c 	andi	r2,r4,4
    d448:	10001e1e 	bne	r2,zero,d4c4 <__swsetup_r+0x104>
    d44c:	80c00417 	ldw	r3,16(r16)
    d450:	20800214 	ori	r2,r4,8
    d454:	8080030d 	sth	r2,12(r16)
    d458:	183feb1e 	bne	r3,zero,d408 <__alt_data_end+0xf000d408>
    d45c:	1100a00c 	andi	r4,r2,640
    d460:	01408004 	movi	r5,512
    d464:	217fe826 	beq	r4,r5,d408 <__alt_data_end+0xf000d408>
    d468:	800b883a 	mov	r5,r16
    d46c:	8809883a 	mov	r4,r17
    d470:	000ff380 	call	ff38 <__smakebuf_r>
    d474:	8080030b 	ldhu	r2,12(r16)
    d478:	80c00417 	ldw	r3,16(r16)
    d47c:	003fe206 	br	d408 <__alt_data_end+0xf000d408>
    d480:	80800517 	ldw	r2,20(r16)
    d484:	80000215 	stw	zero,8(r16)
    d488:	0085c83a 	sub	r2,zero,r2
    d48c:	80800615 	stw	r2,24(r16)
    d490:	183fe41e 	bne	r3,zero,d424 <__alt_data_end+0xf000d424>
    d494:	80c0030b 	ldhu	r3,12(r16)
    d498:	0005883a 	mov	r2,zero
    d49c:	1900200c 	andi	r4,r3,128
    d4a0:	203fe126 	beq	r4,zero,d428 <__alt_data_end+0xf000d428>
    d4a4:	18c01014 	ori	r3,r3,64
    d4a8:	80c0030d 	sth	r3,12(r16)
    d4ac:	00bfffc4 	movi	r2,-1
    d4b0:	003fdd06 	br	d428 <__alt_data_end+0xf000d428>
    d4b4:	000f3940 	call	f394 <__sinit>
    d4b8:	003fcd06 	br	d3f0 <__alt_data_end+0xf000d3f0>
    d4bc:	0005883a 	mov	r2,zero
    d4c0:	003fd606 	br	d41c <__alt_data_end+0xf000d41c>
    d4c4:	81400c17 	ldw	r5,48(r16)
    d4c8:	28000626 	beq	r5,zero,d4e4 <__swsetup_r+0x124>
    d4cc:	80801004 	addi	r2,r16,64
    d4d0:	28800326 	beq	r5,r2,d4e0 <__swsetup_r+0x120>
    d4d4:	8809883a 	mov	r4,r17
    d4d8:	000f5080 	call	f508 <_free_r>
    d4dc:	8100030b 	ldhu	r4,12(r16)
    d4e0:	80000c15 	stw	zero,48(r16)
    d4e4:	80c00417 	ldw	r3,16(r16)
    d4e8:	00bff6c4 	movi	r2,-37
    d4ec:	1108703a 	and	r4,r2,r4
    d4f0:	80000115 	stw	zero,4(r16)
    d4f4:	80c00015 	stw	r3,0(r16)
    d4f8:	003fd506 	br	d450 <__alt_data_end+0xf000d450>
    d4fc:	00800244 	movi	r2,9
    d500:	88800015 	stw	r2,0(r17)
    d504:	20801014 	ori	r2,r4,64
    d508:	8080030d 	sth	r2,12(r16)
    d50c:	00bfffc4 	movi	r2,-1
    d510:	003fc506 	br	d428 <__alt_data_end+0xf000d428>

0000d514 <quorem>:
    d514:	defff704 	addi	sp,sp,-36
    d518:	dc800215 	stw	r18,8(sp)
    d51c:	20800417 	ldw	r2,16(r4)
    d520:	2c800417 	ldw	r18,16(r5)
    d524:	dfc00815 	stw	ra,32(sp)
    d528:	ddc00715 	stw	r23,28(sp)
    d52c:	dd800615 	stw	r22,24(sp)
    d530:	dd400515 	stw	r21,20(sp)
    d534:	dd000415 	stw	r20,16(sp)
    d538:	dcc00315 	stw	r19,12(sp)
    d53c:	dc400115 	stw	r17,4(sp)
    d540:	dc000015 	stw	r16,0(sp)
    d544:	14807116 	blt	r2,r18,d70c <quorem+0x1f8>
    d548:	94bfffc4 	addi	r18,r18,-1
    d54c:	94ad883a 	add	r22,r18,r18
    d550:	b5ad883a 	add	r22,r22,r22
    d554:	2c400504 	addi	r17,r5,20
    d558:	8da9883a 	add	r20,r17,r22
    d55c:	25400504 	addi	r21,r4,20
    d560:	282f883a 	mov	r23,r5
    d564:	adad883a 	add	r22,r21,r22
    d568:	a1400017 	ldw	r5,0(r20)
    d56c:	2021883a 	mov	r16,r4
    d570:	b1000017 	ldw	r4,0(r22)
    d574:	29400044 	addi	r5,r5,1
    d578:	00088580 	call	8858 <__udivsi3>
    d57c:	1027883a 	mov	r19,r2
    d580:	10002c26 	beq	r2,zero,d634 <quorem+0x120>
    d584:	a813883a 	mov	r9,r21
    d588:	880b883a 	mov	r5,r17
    d58c:	0009883a 	mov	r4,zero
    d590:	000d883a 	mov	r6,zero
    d594:	2a000017 	ldw	r8,0(r5)
    d598:	49c00017 	ldw	r7,0(r9)
    d59c:	29400104 	addi	r5,r5,4
    d5a0:	40bfffcc 	andi	r2,r8,65535
    d5a4:	14c5383a 	mul	r2,r2,r19
    d5a8:	4010d43a 	srli	r8,r8,16
    d5ac:	38ffffcc 	andi	r3,r7,65535
    d5b0:	1105883a 	add	r2,r2,r4
    d5b4:	1008d43a 	srli	r4,r2,16
    d5b8:	44d1383a 	mul	r8,r8,r19
    d5bc:	198d883a 	add	r6,r3,r6
    d5c0:	10ffffcc 	andi	r3,r2,65535
    d5c4:	30c7c83a 	sub	r3,r6,r3
    d5c8:	380ed43a 	srli	r7,r7,16
    d5cc:	4105883a 	add	r2,r8,r4
    d5d0:	180dd43a 	srai	r6,r3,16
    d5d4:	113fffcc 	andi	r4,r2,65535
    d5d8:	390fc83a 	sub	r7,r7,r4
    d5dc:	398d883a 	add	r6,r7,r6
    d5e0:	300e943a 	slli	r7,r6,16
    d5e4:	18ffffcc 	andi	r3,r3,65535
    d5e8:	1008d43a 	srli	r4,r2,16
    d5ec:	38ceb03a 	or	r7,r7,r3
    d5f0:	49c00015 	stw	r7,0(r9)
    d5f4:	300dd43a 	srai	r6,r6,16
    d5f8:	4a400104 	addi	r9,r9,4
    d5fc:	a17fe52e 	bgeu	r20,r5,d594 <__alt_data_end+0xf000d594>
    d600:	b0800017 	ldw	r2,0(r22)
    d604:	10000b1e 	bne	r2,zero,d634 <quorem+0x120>
    d608:	b0bfff04 	addi	r2,r22,-4
    d60c:	a880082e 	bgeu	r21,r2,d630 <quorem+0x11c>
    d610:	b0ffff17 	ldw	r3,-4(r22)
    d614:	18000326 	beq	r3,zero,d624 <quorem+0x110>
    d618:	00000506 	br	d630 <quorem+0x11c>
    d61c:	10c00017 	ldw	r3,0(r2)
    d620:	1800031e 	bne	r3,zero,d630 <quorem+0x11c>
    d624:	10bfff04 	addi	r2,r2,-4
    d628:	94bfffc4 	addi	r18,r18,-1
    d62c:	a8bffb36 	bltu	r21,r2,d61c <__alt_data_end+0xf000d61c>
    d630:	84800415 	stw	r18,16(r16)
    d634:	b80b883a 	mov	r5,r23
    d638:	8009883a 	mov	r4,r16
    d63c:	00114080 	call	11408 <__mcmp>
    d640:	10002616 	blt	r2,zero,d6dc <quorem+0x1c8>
    d644:	9cc00044 	addi	r19,r19,1
    d648:	a805883a 	mov	r2,r21
    d64c:	000b883a 	mov	r5,zero
    d650:	11000017 	ldw	r4,0(r2)
    d654:	89800017 	ldw	r6,0(r17)
    d658:	10800104 	addi	r2,r2,4
    d65c:	20ffffcc 	andi	r3,r4,65535
    d660:	194b883a 	add	r5,r3,r5
    d664:	30ffffcc 	andi	r3,r6,65535
    d668:	28c7c83a 	sub	r3,r5,r3
    d66c:	300cd43a 	srli	r6,r6,16
    d670:	2008d43a 	srli	r4,r4,16
    d674:	180bd43a 	srai	r5,r3,16
    d678:	18ffffcc 	andi	r3,r3,65535
    d67c:	2189c83a 	sub	r4,r4,r6
    d680:	2149883a 	add	r4,r4,r5
    d684:	200c943a 	slli	r6,r4,16
    d688:	8c400104 	addi	r17,r17,4
    d68c:	200bd43a 	srai	r5,r4,16
    d690:	30c6b03a 	or	r3,r6,r3
    d694:	10ffff15 	stw	r3,-4(r2)
    d698:	a47fed2e 	bgeu	r20,r17,d650 <__alt_data_end+0xf000d650>
    d69c:	9485883a 	add	r2,r18,r18
    d6a0:	1085883a 	add	r2,r2,r2
    d6a4:	a887883a 	add	r3,r21,r2
    d6a8:	18800017 	ldw	r2,0(r3)
    d6ac:	10000b1e 	bne	r2,zero,d6dc <quorem+0x1c8>
    d6b0:	18bfff04 	addi	r2,r3,-4
    d6b4:	a880082e 	bgeu	r21,r2,d6d8 <quorem+0x1c4>
    d6b8:	18ffff17 	ldw	r3,-4(r3)
    d6bc:	18000326 	beq	r3,zero,d6cc <quorem+0x1b8>
    d6c0:	00000506 	br	d6d8 <quorem+0x1c4>
    d6c4:	10c00017 	ldw	r3,0(r2)
    d6c8:	1800031e 	bne	r3,zero,d6d8 <quorem+0x1c4>
    d6cc:	10bfff04 	addi	r2,r2,-4
    d6d0:	94bfffc4 	addi	r18,r18,-1
    d6d4:	a8bffb36 	bltu	r21,r2,d6c4 <__alt_data_end+0xf000d6c4>
    d6d8:	84800415 	stw	r18,16(r16)
    d6dc:	9805883a 	mov	r2,r19
    d6e0:	dfc00817 	ldw	ra,32(sp)
    d6e4:	ddc00717 	ldw	r23,28(sp)
    d6e8:	dd800617 	ldw	r22,24(sp)
    d6ec:	dd400517 	ldw	r21,20(sp)
    d6f0:	dd000417 	ldw	r20,16(sp)
    d6f4:	dcc00317 	ldw	r19,12(sp)
    d6f8:	dc800217 	ldw	r18,8(sp)
    d6fc:	dc400117 	ldw	r17,4(sp)
    d700:	dc000017 	ldw	r16,0(sp)
    d704:	dec00904 	addi	sp,sp,36
    d708:	f800283a 	ret
    d70c:	0005883a 	mov	r2,zero
    d710:	003ff306 	br	d6e0 <__alt_data_end+0xf000d6e0>

0000d714 <_dtoa_r>:
    d714:	20801017 	ldw	r2,64(r4)
    d718:	deffde04 	addi	sp,sp,-136
    d71c:	df002015 	stw	fp,128(sp)
    d720:	dcc01b15 	stw	r19,108(sp)
    d724:	dc801a15 	stw	r18,104(sp)
    d728:	dc401915 	stw	r17,100(sp)
    d72c:	dc001815 	stw	r16,96(sp)
    d730:	dfc02115 	stw	ra,132(sp)
    d734:	ddc01f15 	stw	r23,124(sp)
    d738:	dd801e15 	stw	r22,120(sp)
    d73c:	dd401d15 	stw	r21,116(sp)
    d740:	dd001c15 	stw	r20,112(sp)
    d744:	d9c00315 	stw	r7,12(sp)
    d748:	2039883a 	mov	fp,r4
    d74c:	3023883a 	mov	r17,r6
    d750:	2825883a 	mov	r18,r5
    d754:	dc002417 	ldw	r16,144(sp)
    d758:	3027883a 	mov	r19,r6
    d75c:	10000826 	beq	r2,zero,d780 <_dtoa_r+0x6c>
    d760:	21801117 	ldw	r6,68(r4)
    d764:	00c00044 	movi	r3,1
    d768:	100b883a 	mov	r5,r2
    d76c:	1986983a 	sll	r3,r3,r6
    d770:	11800115 	stw	r6,4(r2)
    d774:	10c00215 	stw	r3,8(r2)
    d778:	0010be80 	call	10be8 <_Bfree>
    d77c:	e0001015 	stw	zero,64(fp)
    d780:	88002e16 	blt	r17,zero,d83c <_dtoa_r+0x128>
    d784:	80000015 	stw	zero,0(r16)
    d788:	889ffc2c 	andhi	r2,r17,32752
    d78c:	00dffc34 	movhi	r3,32752
    d790:	10c01c26 	beq	r2,r3,d804 <_dtoa_r+0xf0>
    d794:	000d883a 	mov	r6,zero
    d798:	000f883a 	mov	r7,zero
    d79c:	9009883a 	mov	r4,r18
    d7a0:	980b883a 	mov	r5,r19
    d7a4:	0016ac40 	call	16ac4 <__eqdf2>
    d7a8:	10002b1e 	bne	r2,zero,d858 <_dtoa_r+0x144>
    d7ac:	d9c02317 	ldw	r7,140(sp)
    d7b0:	00800044 	movi	r2,1
    d7b4:	38800015 	stw	r2,0(r7)
    d7b8:	d8802517 	ldw	r2,148(sp)
    d7bc:	10019e26 	beq	r2,zero,de38 <_dtoa_r+0x724>
    d7c0:	d8c02517 	ldw	r3,148(sp)
    d7c4:	00820034 	movhi	r2,2048
    d7c8:	10811344 	addi	r2,r2,1101
    d7cc:	18800015 	stw	r2,0(r3)
    d7d0:	10bfffc4 	addi	r2,r2,-1
    d7d4:	dfc02117 	ldw	ra,132(sp)
    d7d8:	df002017 	ldw	fp,128(sp)
    d7dc:	ddc01f17 	ldw	r23,124(sp)
    d7e0:	dd801e17 	ldw	r22,120(sp)
    d7e4:	dd401d17 	ldw	r21,116(sp)
    d7e8:	dd001c17 	ldw	r20,112(sp)
    d7ec:	dcc01b17 	ldw	r19,108(sp)
    d7f0:	dc801a17 	ldw	r18,104(sp)
    d7f4:	dc401917 	ldw	r17,100(sp)
    d7f8:	dc001817 	ldw	r16,96(sp)
    d7fc:	dec02204 	addi	sp,sp,136
    d800:	f800283a 	ret
    d804:	d8c02317 	ldw	r3,140(sp)
    d808:	0089c3c4 	movi	r2,9999
    d80c:	18800015 	stw	r2,0(r3)
    d810:	90017726 	beq	r18,zero,ddf0 <_dtoa_r+0x6dc>
    d814:	00820034 	movhi	r2,2048
    d818:	10812704 	addi	r2,r2,1180
    d81c:	d9002517 	ldw	r4,148(sp)
    d820:	203fec26 	beq	r4,zero,d7d4 <__alt_data_end+0xf000d7d4>
    d824:	10c000c7 	ldb	r3,3(r2)
    d828:	1801781e 	bne	r3,zero,de0c <_dtoa_r+0x6f8>
    d82c:	10c000c4 	addi	r3,r2,3
    d830:	d9802517 	ldw	r6,148(sp)
    d834:	30c00015 	stw	r3,0(r6)
    d838:	003fe606 	br	d7d4 <__alt_data_end+0xf000d7d4>
    d83c:	04e00034 	movhi	r19,32768
    d840:	9cffffc4 	addi	r19,r19,-1
    d844:	00800044 	movi	r2,1
    d848:	8ce6703a 	and	r19,r17,r19
    d84c:	80800015 	stw	r2,0(r16)
    d850:	9823883a 	mov	r17,r19
    d854:	003fcc06 	br	d788 <__alt_data_end+0xf000d788>
    d858:	d8800204 	addi	r2,sp,8
    d85c:	d8800015 	stw	r2,0(sp)
    d860:	d9c00104 	addi	r7,sp,4
    d864:	900b883a 	mov	r5,r18
    d868:	980d883a 	mov	r6,r19
    d86c:	e009883a 	mov	r4,fp
    d870:	8820d53a 	srli	r16,r17,20
    d874:	00117d40 	call	117d4 <__d2b>
    d878:	d8800915 	stw	r2,36(sp)
    d87c:	8001651e 	bne	r16,zero,de14 <_dtoa_r+0x700>
    d880:	dd800217 	ldw	r22,8(sp)
    d884:	dc000117 	ldw	r16,4(sp)
    d888:	00800804 	movi	r2,32
    d88c:	b421883a 	add	r16,r22,r16
    d890:	80c10c84 	addi	r3,r16,1074
    d894:	10c2d10e 	bge	r2,r3,e3dc <_dtoa_r+0xcc8>
    d898:	00801004 	movi	r2,64
    d89c:	81010484 	addi	r4,r16,1042
    d8a0:	10c7c83a 	sub	r3,r2,r3
    d8a4:	9108d83a 	srl	r4,r18,r4
    d8a8:	88e2983a 	sll	r17,r17,r3
    d8ac:	2448b03a 	or	r4,r4,r17
    d8b0:	0016b4c0 	call	16b4c <__floatunsidf>
    d8b4:	017f8434 	movhi	r5,65040
    d8b8:	01800044 	movi	r6,1
    d8bc:	1009883a 	mov	r4,r2
    d8c0:	194b883a 	add	r5,r3,r5
    d8c4:	843fffc4 	addi	r16,r16,-1
    d8c8:	d9801115 	stw	r6,68(sp)
    d8cc:	000d883a 	mov	r6,zero
    d8d0:	01cffe34 	movhi	r7,16376
    d8d4:	0007ca40 	call	7ca4 <__subdf3>
    d8d8:	0198dbf4 	movhi	r6,25455
    d8dc:	01cff4f4 	movhi	r7,16339
    d8e0:	3190d844 	addi	r6,r6,17249
    d8e4:	39e1e9c4 	addi	r7,r7,-30809
    d8e8:	1009883a 	mov	r4,r2
    d8ec:	180b883a 	mov	r5,r3
    d8f0:	000758c0 	call	758c <__muldf3>
    d8f4:	01a2d874 	movhi	r6,35681
    d8f8:	01cff1f4 	movhi	r7,16327
    d8fc:	31b22cc4 	addi	r6,r6,-14157
    d900:	39e28a04 	addi	r7,r7,-30168
    d904:	180b883a 	mov	r5,r3
    d908:	1009883a 	mov	r4,r2
    d90c:	00162180 	call	16218 <__adddf3>
    d910:	8009883a 	mov	r4,r16
    d914:	1029883a 	mov	r20,r2
    d918:	1823883a 	mov	r17,r3
    d91c:	00086200 	call	8620 <__floatsidf>
    d920:	019427f4 	movhi	r6,20639
    d924:	01cff4f4 	movhi	r7,16339
    d928:	319e7ec4 	addi	r6,r6,31227
    d92c:	39d104c4 	addi	r7,r7,17427
    d930:	1009883a 	mov	r4,r2
    d934:	180b883a 	mov	r5,r3
    d938:	000758c0 	call	758c <__muldf3>
    d93c:	100d883a 	mov	r6,r2
    d940:	180f883a 	mov	r7,r3
    d944:	a009883a 	mov	r4,r20
    d948:	880b883a 	mov	r5,r17
    d94c:	00162180 	call	16218 <__adddf3>
    d950:	1009883a 	mov	r4,r2
    d954:	180b883a 	mov	r5,r3
    d958:	1029883a 	mov	r20,r2
    d95c:	1823883a 	mov	r17,r3
    d960:	00085a00 	call	85a0 <__fixdfsi>
    d964:	000d883a 	mov	r6,zero
    d968:	000f883a 	mov	r7,zero
    d96c:	a009883a 	mov	r4,r20
    d970:	880b883a 	mov	r5,r17
    d974:	d8800515 	stw	r2,20(sp)
    d978:	00074980 	call	7498 <__ledf2>
    d97c:	10028716 	blt	r2,zero,e39c <_dtoa_r+0xc88>
    d980:	d8c00517 	ldw	r3,20(sp)
    d984:	00800584 	movi	r2,22
    d988:	10c27536 	bltu	r2,r3,e360 <_dtoa_r+0xc4c>
    d98c:	180490fa 	slli	r2,r3,3
    d990:	00c20034 	movhi	r3,2048
    d994:	18c14304 	addi	r3,r3,1292
    d998:	1885883a 	add	r2,r3,r2
    d99c:	11000017 	ldw	r4,0(r2)
    d9a0:	11400117 	ldw	r5,4(r2)
    d9a4:	900d883a 	mov	r6,r18
    d9a8:	980f883a 	mov	r7,r19
    d9ac:	00073bc0 	call	73bc <__gedf2>
    d9b0:	00828d0e 	bge	zero,r2,e3e8 <_dtoa_r+0xcd4>
    d9b4:	d9000517 	ldw	r4,20(sp)
    d9b8:	d8000e15 	stw	zero,56(sp)
    d9bc:	213fffc4 	addi	r4,r4,-1
    d9c0:	d9000515 	stw	r4,20(sp)
    d9c4:	b42dc83a 	sub	r22,r22,r16
    d9c8:	b5bfffc4 	addi	r22,r22,-1
    d9cc:	b0026f16 	blt	r22,zero,e38c <_dtoa_r+0xc78>
    d9d0:	d8000815 	stw	zero,32(sp)
    d9d4:	d9c00517 	ldw	r7,20(sp)
    d9d8:	38026416 	blt	r7,zero,e36c <_dtoa_r+0xc58>
    d9dc:	b1ed883a 	add	r22,r22,r7
    d9e0:	d9c00d15 	stw	r7,52(sp)
    d9e4:	d8000a15 	stw	zero,40(sp)
    d9e8:	d9800317 	ldw	r6,12(sp)
    d9ec:	00800244 	movi	r2,9
    d9f0:	11811436 	bltu	r2,r6,de44 <_dtoa_r+0x730>
    d9f4:	00800144 	movi	r2,5
    d9f8:	1184e10e 	bge	r2,r6,ed80 <_dtoa_r+0x166c>
    d9fc:	31bfff04 	addi	r6,r6,-4
    da00:	d9800315 	stw	r6,12(sp)
    da04:	0023883a 	mov	r17,zero
    da08:	d9800317 	ldw	r6,12(sp)
    da0c:	008000c4 	movi	r2,3
    da10:	30836726 	beq	r6,r2,e7b0 <_dtoa_r+0x109c>
    da14:	1183410e 	bge	r2,r6,e71c <_dtoa_r+0x1008>
    da18:	d9c00317 	ldw	r7,12(sp)
    da1c:	00800104 	movi	r2,4
    da20:	38827c26 	beq	r7,r2,e414 <_dtoa_r+0xd00>
    da24:	00800144 	movi	r2,5
    da28:	3884c41e 	bne	r7,r2,ed3c <_dtoa_r+0x1628>
    da2c:	00800044 	movi	r2,1
    da30:	d8800b15 	stw	r2,44(sp)
    da34:	d8c00517 	ldw	r3,20(sp)
    da38:	d9002217 	ldw	r4,136(sp)
    da3c:	1907883a 	add	r3,r3,r4
    da40:	19800044 	addi	r6,r3,1
    da44:	d8c00c15 	stw	r3,48(sp)
    da48:	d9800615 	stw	r6,24(sp)
    da4c:	0183a40e 	bge	zero,r6,e8e0 <_dtoa_r+0x11cc>
    da50:	d9800617 	ldw	r6,24(sp)
    da54:	3021883a 	mov	r16,r6
    da58:	e0001115 	stw	zero,68(fp)
    da5c:	008005c4 	movi	r2,23
    da60:	1184c92e 	bgeu	r2,r6,ed88 <_dtoa_r+0x1674>
    da64:	00c00044 	movi	r3,1
    da68:	00800104 	movi	r2,4
    da6c:	1085883a 	add	r2,r2,r2
    da70:	11000504 	addi	r4,r2,20
    da74:	180b883a 	mov	r5,r3
    da78:	18c00044 	addi	r3,r3,1
    da7c:	313ffb2e 	bgeu	r6,r4,da6c <__alt_data_end+0xf000da6c>
    da80:	e1401115 	stw	r5,68(fp)
    da84:	e009883a 	mov	r4,fp
    da88:	0010b400 	call	10b40 <_Balloc>
    da8c:	d8800715 	stw	r2,28(sp)
    da90:	e0801015 	stw	r2,64(fp)
    da94:	00800384 	movi	r2,14
    da98:	1400f736 	bltu	r2,r16,de78 <_dtoa_r+0x764>
    da9c:	8800f626 	beq	r17,zero,de78 <_dtoa_r+0x764>
    daa0:	d9c00517 	ldw	r7,20(sp)
    daa4:	01c39a0e 	bge	zero,r7,e910 <_dtoa_r+0x11fc>
    daa8:	388003cc 	andi	r2,r7,15
    daac:	100490fa 	slli	r2,r2,3
    dab0:	382bd13a 	srai	r21,r7,4
    dab4:	00c20034 	movhi	r3,2048
    dab8:	18c14304 	addi	r3,r3,1292
    dabc:	1885883a 	add	r2,r3,r2
    dac0:	a8c0040c 	andi	r3,r21,16
    dac4:	12400017 	ldw	r9,0(r2)
    dac8:	12000117 	ldw	r8,4(r2)
    dacc:	18037926 	beq	r3,zero,e8b4 <_dtoa_r+0x11a0>
    dad0:	00820034 	movhi	r2,2048
    dad4:	10813904 	addi	r2,r2,1252
    dad8:	11800817 	ldw	r6,32(r2)
    dadc:	11c00917 	ldw	r7,36(r2)
    dae0:	9009883a 	mov	r4,r18
    dae4:	980b883a 	mov	r5,r19
    dae8:	da001715 	stw	r8,92(sp)
    daec:	da401615 	stw	r9,88(sp)
    daf0:	0006ad40 	call	6ad4 <__divdf3>
    daf4:	da001717 	ldw	r8,92(sp)
    daf8:	da401617 	ldw	r9,88(sp)
    dafc:	ad4003cc 	andi	r21,r21,15
    db00:	040000c4 	movi	r16,3
    db04:	1023883a 	mov	r17,r2
    db08:	1829883a 	mov	r20,r3
    db0c:	a8001126 	beq	r21,zero,db54 <_dtoa_r+0x440>
    db10:	05c20034 	movhi	r23,2048
    db14:	bdc13904 	addi	r23,r23,1252
    db18:	4805883a 	mov	r2,r9
    db1c:	4007883a 	mov	r3,r8
    db20:	a980004c 	andi	r6,r21,1
    db24:	1009883a 	mov	r4,r2
    db28:	a82bd07a 	srai	r21,r21,1
    db2c:	180b883a 	mov	r5,r3
    db30:	30000426 	beq	r6,zero,db44 <_dtoa_r+0x430>
    db34:	b9800017 	ldw	r6,0(r23)
    db38:	b9c00117 	ldw	r7,4(r23)
    db3c:	84000044 	addi	r16,r16,1
    db40:	000758c0 	call	758c <__muldf3>
    db44:	bdc00204 	addi	r23,r23,8
    db48:	a83ff51e 	bne	r21,zero,db20 <__alt_data_end+0xf000db20>
    db4c:	1013883a 	mov	r9,r2
    db50:	1811883a 	mov	r8,r3
    db54:	480d883a 	mov	r6,r9
    db58:	400f883a 	mov	r7,r8
    db5c:	8809883a 	mov	r4,r17
    db60:	a00b883a 	mov	r5,r20
    db64:	0006ad40 	call	6ad4 <__divdf3>
    db68:	d8800f15 	stw	r2,60(sp)
    db6c:	d8c01015 	stw	r3,64(sp)
    db70:	d8c00e17 	ldw	r3,56(sp)
    db74:	18000626 	beq	r3,zero,db90 <_dtoa_r+0x47c>
    db78:	d9000f17 	ldw	r4,60(sp)
    db7c:	d9401017 	ldw	r5,64(sp)
    db80:	000d883a 	mov	r6,zero
    db84:	01cffc34 	movhi	r7,16368
    db88:	00074980 	call	7498 <__ledf2>
    db8c:	10040b16 	blt	r2,zero,ebbc <_dtoa_r+0x14a8>
    db90:	8009883a 	mov	r4,r16
    db94:	00086200 	call	8620 <__floatsidf>
    db98:	d9800f17 	ldw	r6,60(sp)
    db9c:	d9c01017 	ldw	r7,64(sp)
    dba0:	1009883a 	mov	r4,r2
    dba4:	180b883a 	mov	r5,r3
    dba8:	000758c0 	call	758c <__muldf3>
    dbac:	000d883a 	mov	r6,zero
    dbb0:	01d00734 	movhi	r7,16412
    dbb4:	1009883a 	mov	r4,r2
    dbb8:	180b883a 	mov	r5,r3
    dbbc:	00162180 	call	16218 <__adddf3>
    dbc0:	1021883a 	mov	r16,r2
    dbc4:	d8800617 	ldw	r2,24(sp)
    dbc8:	047f3034 	movhi	r17,64704
    dbcc:	1c63883a 	add	r17,r3,r17
    dbd0:	10031826 	beq	r2,zero,e834 <_dtoa_r+0x1120>
    dbd4:	d8c00517 	ldw	r3,20(sp)
    dbd8:	db000617 	ldw	r12,24(sp)
    dbdc:	d8c01315 	stw	r3,76(sp)
    dbe0:	d9000b17 	ldw	r4,44(sp)
    dbe4:	20038f26 	beq	r4,zero,ea24 <_dtoa_r+0x1310>
    dbe8:	60bfffc4 	addi	r2,r12,-1
    dbec:	100490fa 	slli	r2,r2,3
    dbf0:	00c20034 	movhi	r3,2048
    dbf4:	18c14304 	addi	r3,r3,1292
    dbf8:	1885883a 	add	r2,r3,r2
    dbfc:	11800017 	ldw	r6,0(r2)
    dc00:	11c00117 	ldw	r7,4(r2)
    dc04:	d8800717 	ldw	r2,28(sp)
    dc08:	0009883a 	mov	r4,zero
    dc0c:	014ff834 	movhi	r5,16352
    dc10:	db001615 	stw	r12,88(sp)
    dc14:	15c00044 	addi	r23,r2,1
    dc18:	0006ad40 	call	6ad4 <__divdf3>
    dc1c:	800d883a 	mov	r6,r16
    dc20:	880f883a 	mov	r7,r17
    dc24:	1009883a 	mov	r4,r2
    dc28:	180b883a 	mov	r5,r3
    dc2c:	0007ca40 	call	7ca4 <__subdf3>
    dc30:	d9401017 	ldw	r5,64(sp)
    dc34:	d9000f17 	ldw	r4,60(sp)
    dc38:	102b883a 	mov	r21,r2
    dc3c:	d8c01215 	stw	r3,72(sp)
    dc40:	00085a00 	call	85a0 <__fixdfsi>
    dc44:	1009883a 	mov	r4,r2
    dc48:	1029883a 	mov	r20,r2
    dc4c:	00086200 	call	8620 <__floatsidf>
    dc50:	d9000f17 	ldw	r4,60(sp)
    dc54:	d9401017 	ldw	r5,64(sp)
    dc58:	100d883a 	mov	r6,r2
    dc5c:	180f883a 	mov	r7,r3
    dc60:	0007ca40 	call	7ca4 <__subdf3>
    dc64:	1823883a 	mov	r17,r3
    dc68:	d8c00717 	ldw	r3,28(sp)
    dc6c:	d9401217 	ldw	r5,72(sp)
    dc70:	a2000c04 	addi	r8,r20,48
    dc74:	1021883a 	mov	r16,r2
    dc78:	1a000005 	stb	r8,0(r3)
    dc7c:	800d883a 	mov	r6,r16
    dc80:	880f883a 	mov	r7,r17
    dc84:	a809883a 	mov	r4,r21
    dc88:	4029883a 	mov	r20,r8
    dc8c:	00073bc0 	call	73bc <__gedf2>
    dc90:	00841d16 	blt	zero,r2,ed08 <_dtoa_r+0x15f4>
    dc94:	800d883a 	mov	r6,r16
    dc98:	880f883a 	mov	r7,r17
    dc9c:	0009883a 	mov	r4,zero
    dca0:	014ffc34 	movhi	r5,16368
    dca4:	0007ca40 	call	7ca4 <__subdf3>
    dca8:	d9401217 	ldw	r5,72(sp)
    dcac:	100d883a 	mov	r6,r2
    dcb0:	180f883a 	mov	r7,r3
    dcb4:	a809883a 	mov	r4,r21
    dcb8:	00073bc0 	call	73bc <__gedf2>
    dcbc:	db001617 	ldw	r12,88(sp)
    dcc0:	00840e16 	blt	zero,r2,ecfc <_dtoa_r+0x15e8>
    dcc4:	00800044 	movi	r2,1
    dcc8:	13006b0e 	bge	r2,r12,de78 <_dtoa_r+0x764>
    dccc:	d9000717 	ldw	r4,28(sp)
    dcd0:	dd800f15 	stw	r22,60(sp)
    dcd4:	dcc01015 	stw	r19,64(sp)
    dcd8:	2319883a 	add	r12,r4,r12
    dcdc:	dcc01217 	ldw	r19,72(sp)
    dce0:	602d883a 	mov	r22,r12
    dce4:	dc801215 	stw	r18,72(sp)
    dce8:	b825883a 	mov	r18,r23
    dcec:	00000906 	br	dd14 <_dtoa_r+0x600>
    dcf0:	0007ca40 	call	7ca4 <__subdf3>
    dcf4:	a80d883a 	mov	r6,r21
    dcf8:	980f883a 	mov	r7,r19
    dcfc:	1009883a 	mov	r4,r2
    dd00:	180b883a 	mov	r5,r3
    dd04:	00074980 	call	7498 <__ledf2>
    dd08:	1003e816 	blt	r2,zero,ecac <_dtoa_r+0x1598>
    dd0c:	b825883a 	mov	r18,r23
    dd10:	bd83e926 	beq	r23,r22,ecb8 <_dtoa_r+0x15a4>
    dd14:	a809883a 	mov	r4,r21
    dd18:	980b883a 	mov	r5,r19
    dd1c:	000d883a 	mov	r6,zero
    dd20:	01d00934 	movhi	r7,16420
    dd24:	000758c0 	call	758c <__muldf3>
    dd28:	000d883a 	mov	r6,zero
    dd2c:	01d00934 	movhi	r7,16420
    dd30:	8009883a 	mov	r4,r16
    dd34:	880b883a 	mov	r5,r17
    dd38:	102b883a 	mov	r21,r2
    dd3c:	1827883a 	mov	r19,r3
    dd40:	000758c0 	call	758c <__muldf3>
    dd44:	180b883a 	mov	r5,r3
    dd48:	1009883a 	mov	r4,r2
    dd4c:	1821883a 	mov	r16,r3
    dd50:	1023883a 	mov	r17,r2
    dd54:	00085a00 	call	85a0 <__fixdfsi>
    dd58:	1009883a 	mov	r4,r2
    dd5c:	1029883a 	mov	r20,r2
    dd60:	00086200 	call	8620 <__floatsidf>
    dd64:	8809883a 	mov	r4,r17
    dd68:	800b883a 	mov	r5,r16
    dd6c:	100d883a 	mov	r6,r2
    dd70:	180f883a 	mov	r7,r3
    dd74:	0007ca40 	call	7ca4 <__subdf3>
    dd78:	a5000c04 	addi	r20,r20,48
    dd7c:	a80d883a 	mov	r6,r21
    dd80:	980f883a 	mov	r7,r19
    dd84:	1009883a 	mov	r4,r2
    dd88:	180b883a 	mov	r5,r3
    dd8c:	95000005 	stb	r20,0(r18)
    dd90:	1021883a 	mov	r16,r2
    dd94:	1823883a 	mov	r17,r3
    dd98:	00074980 	call	7498 <__ledf2>
    dd9c:	bdc00044 	addi	r23,r23,1
    dda0:	800d883a 	mov	r6,r16
    dda4:	880f883a 	mov	r7,r17
    dda8:	0009883a 	mov	r4,zero
    ddac:	014ffc34 	movhi	r5,16368
    ddb0:	103fcf0e 	bge	r2,zero,dcf0 <__alt_data_end+0xf000dcf0>
    ddb4:	d8c01317 	ldw	r3,76(sp)
    ddb8:	d8c00515 	stw	r3,20(sp)
    ddbc:	d9400917 	ldw	r5,36(sp)
    ddc0:	e009883a 	mov	r4,fp
    ddc4:	0010be80 	call	10be8 <_Bfree>
    ddc8:	d9000517 	ldw	r4,20(sp)
    ddcc:	d9802317 	ldw	r6,140(sp)
    ddd0:	d9c02517 	ldw	r7,148(sp)
    ddd4:	b8000005 	stb	zero,0(r23)
    ddd8:	20800044 	addi	r2,r4,1
    dddc:	30800015 	stw	r2,0(r6)
    dde0:	3802aa26 	beq	r7,zero,e88c <_dtoa_r+0x1178>
    dde4:	3dc00015 	stw	r23,0(r7)
    dde8:	d8800717 	ldw	r2,28(sp)
    ddec:	003e7906 	br	d7d4 <__alt_data_end+0xf000d7d4>
    ddf0:	00800434 	movhi	r2,16
    ddf4:	10bfffc4 	addi	r2,r2,-1
    ddf8:	88a2703a 	and	r17,r17,r2
    ddfc:	883e851e 	bne	r17,zero,d814 <__alt_data_end+0xf000d814>
    de00:	00820034 	movhi	r2,2048
    de04:	10812404 	addi	r2,r2,1168
    de08:	003e8406 	br	d81c <__alt_data_end+0xf000d81c>
    de0c:	10c00204 	addi	r3,r2,8
    de10:	003e8706 	br	d830 <__alt_data_end+0xf000d830>
    de14:	01400434 	movhi	r5,16
    de18:	297fffc4 	addi	r5,r5,-1
    de1c:	994a703a 	and	r5,r19,r5
    de20:	9009883a 	mov	r4,r18
    de24:	843f0044 	addi	r16,r16,-1023
    de28:	294ffc34 	orhi	r5,r5,16368
    de2c:	dd800217 	ldw	r22,8(sp)
    de30:	d8001115 	stw	zero,68(sp)
    de34:	003ea506 	br	d8cc <__alt_data_end+0xf000d8cc>
    de38:	00820034 	movhi	r2,2048
    de3c:	10811304 	addi	r2,r2,1100
    de40:	003e6406 	br	d7d4 <__alt_data_end+0xf000d7d4>
    de44:	e0001115 	stw	zero,68(fp)
    de48:	000b883a 	mov	r5,zero
    de4c:	e009883a 	mov	r4,fp
    de50:	0010b400 	call	10b40 <_Balloc>
    de54:	01bfffc4 	movi	r6,-1
    de58:	01c00044 	movi	r7,1
    de5c:	d8800715 	stw	r2,28(sp)
    de60:	d9800c15 	stw	r6,48(sp)
    de64:	e0801015 	stw	r2,64(fp)
    de68:	d8000315 	stw	zero,12(sp)
    de6c:	d9c00b15 	stw	r7,44(sp)
    de70:	d9800615 	stw	r6,24(sp)
    de74:	d8002215 	stw	zero,136(sp)
    de78:	d8800117 	ldw	r2,4(sp)
    de7c:	10008916 	blt	r2,zero,e0a4 <_dtoa_r+0x990>
    de80:	d9000517 	ldw	r4,20(sp)
    de84:	00c00384 	movi	r3,14
    de88:	19008616 	blt	r3,r4,e0a4 <_dtoa_r+0x990>
    de8c:	200490fa 	slli	r2,r4,3
    de90:	00c20034 	movhi	r3,2048
    de94:	d9802217 	ldw	r6,136(sp)
    de98:	18c14304 	addi	r3,r3,1292
    de9c:	1885883a 	add	r2,r3,r2
    dea0:	14000017 	ldw	r16,0(r2)
    dea4:	14400117 	ldw	r17,4(r2)
    dea8:	30016316 	blt	r6,zero,e438 <_dtoa_r+0xd24>
    deac:	800d883a 	mov	r6,r16
    deb0:	880f883a 	mov	r7,r17
    deb4:	9009883a 	mov	r4,r18
    deb8:	980b883a 	mov	r5,r19
    debc:	0006ad40 	call	6ad4 <__divdf3>
    dec0:	180b883a 	mov	r5,r3
    dec4:	1009883a 	mov	r4,r2
    dec8:	00085a00 	call	85a0 <__fixdfsi>
    decc:	1009883a 	mov	r4,r2
    ded0:	102b883a 	mov	r21,r2
    ded4:	00086200 	call	8620 <__floatsidf>
    ded8:	800d883a 	mov	r6,r16
    dedc:	880f883a 	mov	r7,r17
    dee0:	1009883a 	mov	r4,r2
    dee4:	180b883a 	mov	r5,r3
    dee8:	000758c0 	call	758c <__muldf3>
    deec:	100d883a 	mov	r6,r2
    def0:	180f883a 	mov	r7,r3
    def4:	9009883a 	mov	r4,r18
    def8:	980b883a 	mov	r5,r19
    defc:	0007ca40 	call	7ca4 <__subdf3>
    df00:	d9c00717 	ldw	r7,28(sp)
    df04:	1009883a 	mov	r4,r2
    df08:	a8800c04 	addi	r2,r21,48
    df0c:	38800005 	stb	r2,0(r7)
    df10:	3dc00044 	addi	r23,r7,1
    df14:	d9c00617 	ldw	r7,24(sp)
    df18:	01800044 	movi	r6,1
    df1c:	180b883a 	mov	r5,r3
    df20:	2005883a 	mov	r2,r4
    df24:	39803826 	beq	r7,r6,e008 <_dtoa_r+0x8f4>
    df28:	000d883a 	mov	r6,zero
    df2c:	01d00934 	movhi	r7,16420
    df30:	000758c0 	call	758c <__muldf3>
    df34:	000d883a 	mov	r6,zero
    df38:	000f883a 	mov	r7,zero
    df3c:	1009883a 	mov	r4,r2
    df40:	180b883a 	mov	r5,r3
    df44:	1025883a 	mov	r18,r2
    df48:	1827883a 	mov	r19,r3
    df4c:	0016ac40 	call	16ac4 <__eqdf2>
    df50:	103f9a26 	beq	r2,zero,ddbc <__alt_data_end+0xf000ddbc>
    df54:	d9c00617 	ldw	r7,24(sp)
    df58:	d8c00717 	ldw	r3,28(sp)
    df5c:	b829883a 	mov	r20,r23
    df60:	38bfffc4 	addi	r2,r7,-1
    df64:	18ad883a 	add	r22,r3,r2
    df68:	00000a06 	br	df94 <_dtoa_r+0x880>
    df6c:	000758c0 	call	758c <__muldf3>
    df70:	000d883a 	mov	r6,zero
    df74:	000f883a 	mov	r7,zero
    df78:	1009883a 	mov	r4,r2
    df7c:	180b883a 	mov	r5,r3
    df80:	1025883a 	mov	r18,r2
    df84:	1827883a 	mov	r19,r3
    df88:	b829883a 	mov	r20,r23
    df8c:	0016ac40 	call	16ac4 <__eqdf2>
    df90:	103f8a26 	beq	r2,zero,ddbc <__alt_data_end+0xf000ddbc>
    df94:	800d883a 	mov	r6,r16
    df98:	880f883a 	mov	r7,r17
    df9c:	9009883a 	mov	r4,r18
    dfa0:	980b883a 	mov	r5,r19
    dfa4:	0006ad40 	call	6ad4 <__divdf3>
    dfa8:	180b883a 	mov	r5,r3
    dfac:	1009883a 	mov	r4,r2
    dfb0:	00085a00 	call	85a0 <__fixdfsi>
    dfb4:	1009883a 	mov	r4,r2
    dfb8:	102b883a 	mov	r21,r2
    dfbc:	00086200 	call	8620 <__floatsidf>
    dfc0:	800d883a 	mov	r6,r16
    dfc4:	880f883a 	mov	r7,r17
    dfc8:	1009883a 	mov	r4,r2
    dfcc:	180b883a 	mov	r5,r3
    dfd0:	000758c0 	call	758c <__muldf3>
    dfd4:	100d883a 	mov	r6,r2
    dfd8:	180f883a 	mov	r7,r3
    dfdc:	9009883a 	mov	r4,r18
    dfe0:	980b883a 	mov	r5,r19
    dfe4:	0007ca40 	call	7ca4 <__subdf3>
    dfe8:	aa000c04 	addi	r8,r21,48
    dfec:	a2000005 	stb	r8,0(r20)
    dff0:	000d883a 	mov	r6,zero
    dff4:	01d00934 	movhi	r7,16420
    dff8:	1009883a 	mov	r4,r2
    dffc:	180b883a 	mov	r5,r3
    e000:	a5c00044 	addi	r23,r20,1
    e004:	b53fd91e 	bne	r22,r20,df6c <__alt_data_end+0xf000df6c>
    e008:	100d883a 	mov	r6,r2
    e00c:	180f883a 	mov	r7,r3
    e010:	1009883a 	mov	r4,r2
    e014:	180b883a 	mov	r5,r3
    e018:	00162180 	call	16218 <__adddf3>
    e01c:	100d883a 	mov	r6,r2
    e020:	180f883a 	mov	r7,r3
    e024:	8009883a 	mov	r4,r16
    e028:	880b883a 	mov	r5,r17
    e02c:	1027883a 	mov	r19,r2
    e030:	1825883a 	mov	r18,r3
    e034:	00074980 	call	7498 <__ledf2>
    e038:	10000816 	blt	r2,zero,e05c <_dtoa_r+0x948>
    e03c:	980d883a 	mov	r6,r19
    e040:	900f883a 	mov	r7,r18
    e044:	8009883a 	mov	r4,r16
    e048:	880b883a 	mov	r5,r17
    e04c:	0016ac40 	call	16ac4 <__eqdf2>
    e050:	103f5a1e 	bne	r2,zero,ddbc <__alt_data_end+0xf000ddbc>
    e054:	ad40004c 	andi	r21,r21,1
    e058:	a83f5826 	beq	r21,zero,ddbc <__alt_data_end+0xf000ddbc>
    e05c:	bd3fffc3 	ldbu	r20,-1(r23)
    e060:	b8bfffc4 	addi	r2,r23,-1
    e064:	1007883a 	mov	r3,r2
    e068:	01400e44 	movi	r5,57
    e06c:	d9800717 	ldw	r6,28(sp)
    e070:	00000506 	br	e088 <_dtoa_r+0x974>
    e074:	18ffffc4 	addi	r3,r3,-1
    e078:	11824726 	beq	r2,r6,e998 <_dtoa_r+0x1284>
    e07c:	1d000003 	ldbu	r20,0(r3)
    e080:	102f883a 	mov	r23,r2
    e084:	10bfffc4 	addi	r2,r2,-1
    e088:	a1003fcc 	andi	r4,r20,255
    e08c:	2100201c 	xori	r4,r4,128
    e090:	213fe004 	addi	r4,r4,-128
    e094:	217ff726 	beq	r4,r5,e074 <__alt_data_end+0xf000e074>
    e098:	a2000044 	addi	r8,r20,1
    e09c:	12000005 	stb	r8,0(r2)
    e0a0:	003f4606 	br	ddbc <__alt_data_end+0xf000ddbc>
    e0a4:	d9000b17 	ldw	r4,44(sp)
    e0a8:	2000c826 	beq	r4,zero,e3cc <_dtoa_r+0xcb8>
    e0ac:	d9800317 	ldw	r6,12(sp)
    e0b0:	00c00044 	movi	r3,1
    e0b4:	1980f90e 	bge	r3,r6,e49c <_dtoa_r+0xd88>
    e0b8:	d8800617 	ldw	r2,24(sp)
    e0bc:	d8c00a17 	ldw	r3,40(sp)
    e0c0:	157fffc4 	addi	r21,r2,-1
    e0c4:	1d41f316 	blt	r3,r21,e894 <_dtoa_r+0x1180>
    e0c8:	1d6bc83a 	sub	r21,r3,r21
    e0cc:	d9c00617 	ldw	r7,24(sp)
    e0d0:	3802aa16 	blt	r7,zero,eb7c <_dtoa_r+0x1468>
    e0d4:	dd000817 	ldw	r20,32(sp)
    e0d8:	d8800617 	ldw	r2,24(sp)
    e0dc:	d8c00817 	ldw	r3,32(sp)
    e0e0:	01400044 	movi	r5,1
    e0e4:	e009883a 	mov	r4,fp
    e0e8:	1887883a 	add	r3,r3,r2
    e0ec:	d8c00815 	stw	r3,32(sp)
    e0f0:	b0ad883a 	add	r22,r22,r2
    e0f4:	0010f4c0 	call	10f4c <__i2b>
    e0f8:	1023883a 	mov	r17,r2
    e0fc:	a0000826 	beq	r20,zero,e120 <_dtoa_r+0xa0c>
    e100:	0580070e 	bge	zero,r22,e120 <_dtoa_r+0xa0c>
    e104:	a005883a 	mov	r2,r20
    e108:	b500b916 	blt	r22,r20,e3f0 <_dtoa_r+0xcdc>
    e10c:	d9000817 	ldw	r4,32(sp)
    e110:	a0a9c83a 	sub	r20,r20,r2
    e114:	b0adc83a 	sub	r22,r22,r2
    e118:	2089c83a 	sub	r4,r4,r2
    e11c:	d9000815 	stw	r4,32(sp)
    e120:	d9800a17 	ldw	r6,40(sp)
    e124:	0181810e 	bge	zero,r6,e72c <_dtoa_r+0x1018>
    e128:	d9c00b17 	ldw	r7,44(sp)
    e12c:	3800b326 	beq	r7,zero,e3fc <_dtoa_r+0xce8>
    e130:	a800b226 	beq	r21,zero,e3fc <_dtoa_r+0xce8>
    e134:	880b883a 	mov	r5,r17
    e138:	a80d883a 	mov	r6,r21
    e13c:	e009883a 	mov	r4,fp
    e140:	00111800 	call	11180 <__pow5mult>
    e144:	d9800917 	ldw	r6,36(sp)
    e148:	100b883a 	mov	r5,r2
    e14c:	e009883a 	mov	r4,fp
    e150:	1023883a 	mov	r17,r2
    e154:	0010f880 	call	10f88 <__multiply>
    e158:	1021883a 	mov	r16,r2
    e15c:	d8800a17 	ldw	r2,40(sp)
    e160:	d9400917 	ldw	r5,36(sp)
    e164:	e009883a 	mov	r4,fp
    e168:	1545c83a 	sub	r2,r2,r21
    e16c:	d8800a15 	stw	r2,40(sp)
    e170:	0010be80 	call	10be8 <_Bfree>
    e174:	d8c00a17 	ldw	r3,40(sp)
    e178:	18009f1e 	bne	r3,zero,e3f8 <_dtoa_r+0xce4>
    e17c:	05c00044 	movi	r23,1
    e180:	e009883a 	mov	r4,fp
    e184:	b80b883a 	mov	r5,r23
    e188:	0010f4c0 	call	10f4c <__i2b>
    e18c:	d9000d17 	ldw	r4,52(sp)
    e190:	102b883a 	mov	r21,r2
    e194:	2000ce26 	beq	r4,zero,e4d0 <_dtoa_r+0xdbc>
    e198:	200d883a 	mov	r6,r4
    e19c:	100b883a 	mov	r5,r2
    e1a0:	e009883a 	mov	r4,fp
    e1a4:	00111800 	call	11180 <__pow5mult>
    e1a8:	d9800317 	ldw	r6,12(sp)
    e1ac:	102b883a 	mov	r21,r2
    e1b0:	b981810e 	bge	r23,r6,e7b8 <_dtoa_r+0x10a4>
    e1b4:	0027883a 	mov	r19,zero
    e1b8:	a8800417 	ldw	r2,16(r21)
    e1bc:	05c00804 	movi	r23,32
    e1c0:	10800104 	addi	r2,r2,4
    e1c4:	1085883a 	add	r2,r2,r2
    e1c8:	1085883a 	add	r2,r2,r2
    e1cc:	a885883a 	add	r2,r21,r2
    e1d0:	11000017 	ldw	r4,0(r2)
    e1d4:	0010e340 	call	10e34 <__hi0bits>
    e1d8:	b885c83a 	sub	r2,r23,r2
    e1dc:	1585883a 	add	r2,r2,r22
    e1e0:	108007cc 	andi	r2,r2,31
    e1e4:	1000b326 	beq	r2,zero,e4b4 <_dtoa_r+0xda0>
    e1e8:	00c00804 	movi	r3,32
    e1ec:	1887c83a 	sub	r3,r3,r2
    e1f0:	01000104 	movi	r4,4
    e1f4:	20c2cd0e 	bge	r4,r3,ed2c <_dtoa_r+0x1618>
    e1f8:	00c00704 	movi	r3,28
    e1fc:	1885c83a 	sub	r2,r3,r2
    e200:	d8c00817 	ldw	r3,32(sp)
    e204:	a0a9883a 	add	r20,r20,r2
    e208:	b0ad883a 	add	r22,r22,r2
    e20c:	1887883a 	add	r3,r3,r2
    e210:	d8c00815 	stw	r3,32(sp)
    e214:	d9800817 	ldw	r6,32(sp)
    e218:	0180040e 	bge	zero,r6,e22c <_dtoa_r+0xb18>
    e21c:	800b883a 	mov	r5,r16
    e220:	e009883a 	mov	r4,fp
    e224:	00112c00 	call	112c0 <__lshift>
    e228:	1021883a 	mov	r16,r2
    e22c:	0580050e 	bge	zero,r22,e244 <_dtoa_r+0xb30>
    e230:	a80b883a 	mov	r5,r21
    e234:	b00d883a 	mov	r6,r22
    e238:	e009883a 	mov	r4,fp
    e23c:	00112c00 	call	112c0 <__lshift>
    e240:	102b883a 	mov	r21,r2
    e244:	d9c00e17 	ldw	r7,56(sp)
    e248:	3801211e 	bne	r7,zero,e6d0 <_dtoa_r+0xfbc>
    e24c:	d9800617 	ldw	r6,24(sp)
    e250:	0181380e 	bge	zero,r6,e734 <_dtoa_r+0x1020>
    e254:	d8c00b17 	ldw	r3,44(sp)
    e258:	1800ab1e 	bne	r3,zero,e508 <_dtoa_r+0xdf4>
    e25c:	dc800717 	ldw	r18,28(sp)
    e260:	dcc00617 	ldw	r19,24(sp)
    e264:	9029883a 	mov	r20,r18
    e268:	00000206 	br	e274 <_dtoa_r+0xb60>
    e26c:	0010c100 	call	10c10 <__multadd>
    e270:	1021883a 	mov	r16,r2
    e274:	a80b883a 	mov	r5,r21
    e278:	8009883a 	mov	r4,r16
    e27c:	000d5140 	call	d514 <quorem>
    e280:	10800c04 	addi	r2,r2,48
    e284:	90800005 	stb	r2,0(r18)
    e288:	94800044 	addi	r18,r18,1
    e28c:	9507c83a 	sub	r3,r18,r20
    e290:	000f883a 	mov	r7,zero
    e294:	01800284 	movi	r6,10
    e298:	800b883a 	mov	r5,r16
    e29c:	e009883a 	mov	r4,fp
    e2a0:	1cfff216 	blt	r3,r19,e26c <__alt_data_end+0xf000e26c>
    e2a4:	1011883a 	mov	r8,r2
    e2a8:	d8800617 	ldw	r2,24(sp)
    e2ac:	0082370e 	bge	zero,r2,eb8c <_dtoa_r+0x1478>
    e2b0:	d9000717 	ldw	r4,28(sp)
    e2b4:	0025883a 	mov	r18,zero
    e2b8:	20af883a 	add	r23,r4,r2
    e2bc:	01800044 	movi	r6,1
    e2c0:	800b883a 	mov	r5,r16
    e2c4:	e009883a 	mov	r4,fp
    e2c8:	da001715 	stw	r8,92(sp)
    e2cc:	00112c00 	call	112c0 <__lshift>
    e2d0:	a80b883a 	mov	r5,r21
    e2d4:	1009883a 	mov	r4,r2
    e2d8:	d8800915 	stw	r2,36(sp)
    e2dc:	00114080 	call	11408 <__mcmp>
    e2e0:	da001717 	ldw	r8,92(sp)
    e2e4:	0081800e 	bge	zero,r2,e8e8 <_dtoa_r+0x11d4>
    e2e8:	b93fffc3 	ldbu	r4,-1(r23)
    e2ec:	b8bfffc4 	addi	r2,r23,-1
    e2f0:	1007883a 	mov	r3,r2
    e2f4:	01800e44 	movi	r6,57
    e2f8:	d9c00717 	ldw	r7,28(sp)
    e2fc:	00000506 	br	e314 <_dtoa_r+0xc00>
    e300:	18ffffc4 	addi	r3,r3,-1
    e304:	11c12326 	beq	r2,r7,e794 <_dtoa_r+0x1080>
    e308:	19000003 	ldbu	r4,0(r3)
    e30c:	102f883a 	mov	r23,r2
    e310:	10bfffc4 	addi	r2,r2,-1
    e314:	21403fcc 	andi	r5,r4,255
    e318:	2940201c 	xori	r5,r5,128
    e31c:	297fe004 	addi	r5,r5,-128
    e320:	29bff726 	beq	r5,r6,e300 <__alt_data_end+0xf000e300>
    e324:	21000044 	addi	r4,r4,1
    e328:	11000005 	stb	r4,0(r2)
    e32c:	a80b883a 	mov	r5,r21
    e330:	e009883a 	mov	r4,fp
    e334:	0010be80 	call	10be8 <_Bfree>
    e338:	883ea026 	beq	r17,zero,ddbc <__alt_data_end+0xf000ddbc>
    e33c:	90000426 	beq	r18,zero,e350 <_dtoa_r+0xc3c>
    e340:	94400326 	beq	r18,r17,e350 <_dtoa_r+0xc3c>
    e344:	900b883a 	mov	r5,r18
    e348:	e009883a 	mov	r4,fp
    e34c:	0010be80 	call	10be8 <_Bfree>
    e350:	880b883a 	mov	r5,r17
    e354:	e009883a 	mov	r4,fp
    e358:	0010be80 	call	10be8 <_Bfree>
    e35c:	003e9706 	br	ddbc <__alt_data_end+0xf000ddbc>
    e360:	01800044 	movi	r6,1
    e364:	d9800e15 	stw	r6,56(sp)
    e368:	003d9606 	br	d9c4 <__alt_data_end+0xf000d9c4>
    e36c:	d8800817 	ldw	r2,32(sp)
    e370:	d8c00517 	ldw	r3,20(sp)
    e374:	d8000d15 	stw	zero,52(sp)
    e378:	10c5c83a 	sub	r2,r2,r3
    e37c:	00c9c83a 	sub	r4,zero,r3
    e380:	d8800815 	stw	r2,32(sp)
    e384:	d9000a15 	stw	r4,40(sp)
    e388:	003d9706 	br	d9e8 <__alt_data_end+0xf000d9e8>
    e38c:	05adc83a 	sub	r22,zero,r22
    e390:	dd800815 	stw	r22,32(sp)
    e394:	002d883a 	mov	r22,zero
    e398:	003d8e06 	br	d9d4 <__alt_data_end+0xf000d9d4>
    e39c:	d9000517 	ldw	r4,20(sp)
    e3a0:	00086200 	call	8620 <__floatsidf>
    e3a4:	100d883a 	mov	r6,r2
    e3a8:	180f883a 	mov	r7,r3
    e3ac:	a009883a 	mov	r4,r20
    e3b0:	880b883a 	mov	r5,r17
    e3b4:	0016ac40 	call	16ac4 <__eqdf2>
    e3b8:	103d7126 	beq	r2,zero,d980 <__alt_data_end+0xf000d980>
    e3bc:	d9c00517 	ldw	r7,20(sp)
    e3c0:	39ffffc4 	addi	r7,r7,-1
    e3c4:	d9c00515 	stw	r7,20(sp)
    e3c8:	003d6d06 	br	d980 <__alt_data_end+0xf000d980>
    e3cc:	dd400a17 	ldw	r21,40(sp)
    e3d0:	dd000817 	ldw	r20,32(sp)
    e3d4:	0023883a 	mov	r17,zero
    e3d8:	003f4806 	br	e0fc <__alt_data_end+0xf000e0fc>
    e3dc:	10e3c83a 	sub	r17,r2,r3
    e3e0:	9448983a 	sll	r4,r18,r17
    e3e4:	003d3206 	br	d8b0 <__alt_data_end+0xf000d8b0>
    e3e8:	d8000e15 	stw	zero,56(sp)
    e3ec:	003d7506 	br	d9c4 <__alt_data_end+0xf000d9c4>
    e3f0:	b005883a 	mov	r2,r22
    e3f4:	003f4506 	br	e10c <__alt_data_end+0xf000e10c>
    e3f8:	dc000915 	stw	r16,36(sp)
    e3fc:	d9800a17 	ldw	r6,40(sp)
    e400:	d9400917 	ldw	r5,36(sp)
    e404:	e009883a 	mov	r4,fp
    e408:	00111800 	call	11180 <__pow5mult>
    e40c:	1021883a 	mov	r16,r2
    e410:	003f5a06 	br	e17c <__alt_data_end+0xf000e17c>
    e414:	01c00044 	movi	r7,1
    e418:	d9c00b15 	stw	r7,44(sp)
    e41c:	d8802217 	ldw	r2,136(sp)
    e420:	0081280e 	bge	zero,r2,e8c4 <_dtoa_r+0x11b0>
    e424:	100d883a 	mov	r6,r2
    e428:	1021883a 	mov	r16,r2
    e42c:	d8800c15 	stw	r2,48(sp)
    e430:	d8800615 	stw	r2,24(sp)
    e434:	003d8806 	br	da58 <__alt_data_end+0xf000da58>
    e438:	d8800617 	ldw	r2,24(sp)
    e43c:	00be9b16 	blt	zero,r2,deac <__alt_data_end+0xf000deac>
    e440:	10010f1e 	bne	r2,zero,e880 <_dtoa_r+0x116c>
    e444:	880b883a 	mov	r5,r17
    e448:	000d883a 	mov	r6,zero
    e44c:	01d00534 	movhi	r7,16404
    e450:	8009883a 	mov	r4,r16
    e454:	000758c0 	call	758c <__muldf3>
    e458:	900d883a 	mov	r6,r18
    e45c:	980f883a 	mov	r7,r19
    e460:	1009883a 	mov	r4,r2
    e464:	180b883a 	mov	r5,r3
    e468:	00073bc0 	call	73bc <__gedf2>
    e46c:	002b883a 	mov	r21,zero
    e470:	0023883a 	mov	r17,zero
    e474:	1000bf16 	blt	r2,zero,e774 <_dtoa_r+0x1060>
    e478:	d9802217 	ldw	r6,136(sp)
    e47c:	ddc00717 	ldw	r23,28(sp)
    e480:	018c303a 	nor	r6,zero,r6
    e484:	d9800515 	stw	r6,20(sp)
    e488:	a80b883a 	mov	r5,r21
    e48c:	e009883a 	mov	r4,fp
    e490:	0010be80 	call	10be8 <_Bfree>
    e494:	883e4926 	beq	r17,zero,ddbc <__alt_data_end+0xf000ddbc>
    e498:	003fad06 	br	e350 <__alt_data_end+0xf000e350>
    e49c:	d9c01117 	ldw	r7,68(sp)
    e4a0:	3801bc26 	beq	r7,zero,eb94 <_dtoa_r+0x1480>
    e4a4:	10810cc4 	addi	r2,r2,1075
    e4a8:	dd400a17 	ldw	r21,40(sp)
    e4ac:	dd000817 	ldw	r20,32(sp)
    e4b0:	003f0a06 	br	e0dc <__alt_data_end+0xf000e0dc>
    e4b4:	00800704 	movi	r2,28
    e4b8:	d9000817 	ldw	r4,32(sp)
    e4bc:	a0a9883a 	add	r20,r20,r2
    e4c0:	b0ad883a 	add	r22,r22,r2
    e4c4:	2089883a 	add	r4,r4,r2
    e4c8:	d9000815 	stw	r4,32(sp)
    e4cc:	003f5106 	br	e214 <__alt_data_end+0xf000e214>
    e4d0:	d8c00317 	ldw	r3,12(sp)
    e4d4:	b8c1fc0e 	bge	r23,r3,ecc8 <_dtoa_r+0x15b4>
    e4d8:	0027883a 	mov	r19,zero
    e4dc:	b805883a 	mov	r2,r23
    e4e0:	003f3e06 	br	e1dc <__alt_data_end+0xf000e1dc>
    e4e4:	880b883a 	mov	r5,r17
    e4e8:	e009883a 	mov	r4,fp
    e4ec:	000f883a 	mov	r7,zero
    e4f0:	01800284 	movi	r6,10
    e4f4:	0010c100 	call	10c10 <__multadd>
    e4f8:	d9000c17 	ldw	r4,48(sp)
    e4fc:	1023883a 	mov	r17,r2
    e500:	0102040e 	bge	zero,r4,ed14 <_dtoa_r+0x1600>
    e504:	d9000615 	stw	r4,24(sp)
    e508:	0500050e 	bge	zero,r20,e520 <_dtoa_r+0xe0c>
    e50c:	880b883a 	mov	r5,r17
    e510:	a00d883a 	mov	r6,r20
    e514:	e009883a 	mov	r4,fp
    e518:	00112c00 	call	112c0 <__lshift>
    e51c:	1023883a 	mov	r17,r2
    e520:	9801241e 	bne	r19,zero,e9b4 <_dtoa_r+0x12a0>
    e524:	8829883a 	mov	r20,r17
    e528:	d9000617 	ldw	r4,24(sp)
    e52c:	dcc00717 	ldw	r19,28(sp)
    e530:	9480004c 	andi	r18,r18,1
    e534:	20bfffc4 	addi	r2,r4,-1
    e538:	9885883a 	add	r2,r19,r2
    e53c:	d8800415 	stw	r2,16(sp)
    e540:	dc800615 	stw	r18,24(sp)
    e544:	a80b883a 	mov	r5,r21
    e548:	8009883a 	mov	r4,r16
    e54c:	000d5140 	call	d514 <quorem>
    e550:	880b883a 	mov	r5,r17
    e554:	8009883a 	mov	r4,r16
    e558:	102f883a 	mov	r23,r2
    e55c:	00114080 	call	11408 <__mcmp>
    e560:	a80b883a 	mov	r5,r21
    e564:	a00d883a 	mov	r6,r20
    e568:	e009883a 	mov	r4,fp
    e56c:	102d883a 	mov	r22,r2
    e570:	00114680 	call	11468 <__mdiff>
    e574:	1007883a 	mov	r3,r2
    e578:	10800317 	ldw	r2,12(r2)
    e57c:	bc800c04 	addi	r18,r23,48
    e580:	180b883a 	mov	r5,r3
    e584:	10004e1e 	bne	r2,zero,e6c0 <_dtoa_r+0xfac>
    e588:	8009883a 	mov	r4,r16
    e58c:	d8c01615 	stw	r3,88(sp)
    e590:	00114080 	call	11408 <__mcmp>
    e594:	d8c01617 	ldw	r3,88(sp)
    e598:	e009883a 	mov	r4,fp
    e59c:	d8801615 	stw	r2,88(sp)
    e5a0:	180b883a 	mov	r5,r3
    e5a4:	0010be80 	call	10be8 <_Bfree>
    e5a8:	d8801617 	ldw	r2,88(sp)
    e5ac:	1000041e 	bne	r2,zero,e5c0 <_dtoa_r+0xeac>
    e5b0:	d9800317 	ldw	r6,12(sp)
    e5b4:	3000021e 	bne	r6,zero,e5c0 <_dtoa_r+0xeac>
    e5b8:	d8c00617 	ldw	r3,24(sp)
    e5bc:	18003726 	beq	r3,zero,e69c <_dtoa_r+0xf88>
    e5c0:	b0002016 	blt	r22,zero,e644 <_dtoa_r+0xf30>
    e5c4:	b000041e 	bne	r22,zero,e5d8 <_dtoa_r+0xec4>
    e5c8:	d9000317 	ldw	r4,12(sp)
    e5cc:	2000021e 	bne	r4,zero,e5d8 <_dtoa_r+0xec4>
    e5d0:	d8c00617 	ldw	r3,24(sp)
    e5d4:	18001b26 	beq	r3,zero,e644 <_dtoa_r+0xf30>
    e5d8:	00810716 	blt	zero,r2,e9f8 <_dtoa_r+0x12e4>
    e5dc:	d8c00417 	ldw	r3,16(sp)
    e5e0:	9d800044 	addi	r22,r19,1
    e5e4:	9c800005 	stb	r18,0(r19)
    e5e8:	b02f883a 	mov	r23,r22
    e5ec:	98c10626 	beq	r19,r3,ea08 <_dtoa_r+0x12f4>
    e5f0:	800b883a 	mov	r5,r16
    e5f4:	000f883a 	mov	r7,zero
    e5f8:	01800284 	movi	r6,10
    e5fc:	e009883a 	mov	r4,fp
    e600:	0010c100 	call	10c10 <__multadd>
    e604:	1021883a 	mov	r16,r2
    e608:	000f883a 	mov	r7,zero
    e60c:	01800284 	movi	r6,10
    e610:	880b883a 	mov	r5,r17
    e614:	e009883a 	mov	r4,fp
    e618:	8d002526 	beq	r17,r20,e6b0 <_dtoa_r+0xf9c>
    e61c:	0010c100 	call	10c10 <__multadd>
    e620:	a00b883a 	mov	r5,r20
    e624:	000f883a 	mov	r7,zero
    e628:	01800284 	movi	r6,10
    e62c:	e009883a 	mov	r4,fp
    e630:	1023883a 	mov	r17,r2
    e634:	0010c100 	call	10c10 <__multadd>
    e638:	1029883a 	mov	r20,r2
    e63c:	b027883a 	mov	r19,r22
    e640:	003fc006 	br	e544 <__alt_data_end+0xf000e544>
    e644:	9011883a 	mov	r8,r18
    e648:	00800e0e 	bge	zero,r2,e684 <_dtoa_r+0xf70>
    e64c:	800b883a 	mov	r5,r16
    e650:	01800044 	movi	r6,1
    e654:	e009883a 	mov	r4,fp
    e658:	da001715 	stw	r8,92(sp)
    e65c:	00112c00 	call	112c0 <__lshift>
    e660:	a80b883a 	mov	r5,r21
    e664:	1009883a 	mov	r4,r2
    e668:	1021883a 	mov	r16,r2
    e66c:	00114080 	call	11408 <__mcmp>
    e670:	da001717 	ldw	r8,92(sp)
    e674:	0081960e 	bge	zero,r2,ecd0 <_dtoa_r+0x15bc>
    e678:	00800e44 	movi	r2,57
    e67c:	40817026 	beq	r8,r2,ec40 <_dtoa_r+0x152c>
    e680:	ba000c44 	addi	r8,r23,49
    e684:	8825883a 	mov	r18,r17
    e688:	9dc00044 	addi	r23,r19,1
    e68c:	9a000005 	stb	r8,0(r19)
    e690:	a023883a 	mov	r17,r20
    e694:	dc000915 	stw	r16,36(sp)
    e698:	003f2406 	br	e32c <__alt_data_end+0xf000e32c>
    e69c:	00800e44 	movi	r2,57
    e6a0:	9011883a 	mov	r8,r18
    e6a4:	90816626 	beq	r18,r2,ec40 <_dtoa_r+0x152c>
    e6a8:	05bff516 	blt	zero,r22,e680 <__alt_data_end+0xf000e680>
    e6ac:	003ff506 	br	e684 <__alt_data_end+0xf000e684>
    e6b0:	0010c100 	call	10c10 <__multadd>
    e6b4:	1023883a 	mov	r17,r2
    e6b8:	1029883a 	mov	r20,r2
    e6bc:	003fdf06 	br	e63c <__alt_data_end+0xf000e63c>
    e6c0:	e009883a 	mov	r4,fp
    e6c4:	0010be80 	call	10be8 <_Bfree>
    e6c8:	00800044 	movi	r2,1
    e6cc:	003fbc06 	br	e5c0 <__alt_data_end+0xf000e5c0>
    e6d0:	a80b883a 	mov	r5,r21
    e6d4:	8009883a 	mov	r4,r16
    e6d8:	00114080 	call	11408 <__mcmp>
    e6dc:	103edb0e 	bge	r2,zero,e24c <__alt_data_end+0xf000e24c>
    e6e0:	800b883a 	mov	r5,r16
    e6e4:	000f883a 	mov	r7,zero
    e6e8:	01800284 	movi	r6,10
    e6ec:	e009883a 	mov	r4,fp
    e6f0:	0010c100 	call	10c10 <__multadd>
    e6f4:	1021883a 	mov	r16,r2
    e6f8:	d8800517 	ldw	r2,20(sp)
    e6fc:	d8c00b17 	ldw	r3,44(sp)
    e700:	10bfffc4 	addi	r2,r2,-1
    e704:	d8800515 	stw	r2,20(sp)
    e708:	183f761e 	bne	r3,zero,e4e4 <__alt_data_end+0xf000e4e4>
    e70c:	d9000c17 	ldw	r4,48(sp)
    e710:	0101730e 	bge	zero,r4,ece0 <_dtoa_r+0x15cc>
    e714:	d9000615 	stw	r4,24(sp)
    e718:	003ed006 	br	e25c <__alt_data_end+0xf000e25c>
    e71c:	00800084 	movi	r2,2
    e720:	3081861e 	bne	r6,r2,ed3c <_dtoa_r+0x1628>
    e724:	d8000b15 	stw	zero,44(sp)
    e728:	003f3c06 	br	e41c <__alt_data_end+0xf000e41c>
    e72c:	dc000917 	ldw	r16,36(sp)
    e730:	003e9206 	br	e17c <__alt_data_end+0xf000e17c>
    e734:	d9c00317 	ldw	r7,12(sp)
    e738:	00800084 	movi	r2,2
    e73c:	11fec50e 	bge	r2,r7,e254 <__alt_data_end+0xf000e254>
    e740:	d9000617 	ldw	r4,24(sp)
    e744:	20013c1e 	bne	r4,zero,ec38 <_dtoa_r+0x1524>
    e748:	a80b883a 	mov	r5,r21
    e74c:	000f883a 	mov	r7,zero
    e750:	01800144 	movi	r6,5
    e754:	e009883a 	mov	r4,fp
    e758:	0010c100 	call	10c10 <__multadd>
    e75c:	100b883a 	mov	r5,r2
    e760:	8009883a 	mov	r4,r16
    e764:	102b883a 	mov	r21,r2
    e768:	00114080 	call	11408 <__mcmp>
    e76c:	dc000915 	stw	r16,36(sp)
    e770:	00bf410e 	bge	zero,r2,e478 <__alt_data_end+0xf000e478>
    e774:	d9c00717 	ldw	r7,28(sp)
    e778:	00800c44 	movi	r2,49
    e77c:	38800005 	stb	r2,0(r7)
    e780:	d8800517 	ldw	r2,20(sp)
    e784:	3dc00044 	addi	r23,r7,1
    e788:	10800044 	addi	r2,r2,1
    e78c:	d8800515 	stw	r2,20(sp)
    e790:	003f3d06 	br	e488 <__alt_data_end+0xf000e488>
    e794:	d9800517 	ldw	r6,20(sp)
    e798:	d9c00717 	ldw	r7,28(sp)
    e79c:	00800c44 	movi	r2,49
    e7a0:	31800044 	addi	r6,r6,1
    e7a4:	d9800515 	stw	r6,20(sp)
    e7a8:	38800005 	stb	r2,0(r7)
    e7ac:	003edf06 	br	e32c <__alt_data_end+0xf000e32c>
    e7b0:	d8000b15 	stw	zero,44(sp)
    e7b4:	003c9f06 	br	da34 <__alt_data_end+0xf000da34>
    e7b8:	903e7e1e 	bne	r18,zero,e1b4 <__alt_data_end+0xf000e1b4>
    e7bc:	00800434 	movhi	r2,16
    e7c0:	10bfffc4 	addi	r2,r2,-1
    e7c4:	9884703a 	and	r2,r19,r2
    e7c8:	1000ea1e 	bne	r2,zero,eb74 <_dtoa_r+0x1460>
    e7cc:	9cdffc2c 	andhi	r19,r19,32752
    e7d0:	9800e826 	beq	r19,zero,eb74 <_dtoa_r+0x1460>
    e7d4:	d9c00817 	ldw	r7,32(sp)
    e7d8:	b5800044 	addi	r22,r22,1
    e7dc:	04c00044 	movi	r19,1
    e7e0:	39c00044 	addi	r7,r7,1
    e7e4:	d9c00815 	stw	r7,32(sp)
    e7e8:	d8800d17 	ldw	r2,52(sp)
    e7ec:	103e721e 	bne	r2,zero,e1b8 <__alt_data_end+0xf000e1b8>
    e7f0:	00800044 	movi	r2,1
    e7f4:	003e7906 	br	e1dc <__alt_data_end+0xf000e1dc>
    e7f8:	8009883a 	mov	r4,r16
    e7fc:	00086200 	call	8620 <__floatsidf>
    e800:	d9800f17 	ldw	r6,60(sp)
    e804:	d9c01017 	ldw	r7,64(sp)
    e808:	1009883a 	mov	r4,r2
    e80c:	180b883a 	mov	r5,r3
    e810:	000758c0 	call	758c <__muldf3>
    e814:	000d883a 	mov	r6,zero
    e818:	01d00734 	movhi	r7,16412
    e81c:	1009883a 	mov	r4,r2
    e820:	180b883a 	mov	r5,r3
    e824:	00162180 	call	16218 <__adddf3>
    e828:	047f3034 	movhi	r17,64704
    e82c:	1021883a 	mov	r16,r2
    e830:	1c63883a 	add	r17,r3,r17
    e834:	d9000f17 	ldw	r4,60(sp)
    e838:	d9401017 	ldw	r5,64(sp)
    e83c:	000d883a 	mov	r6,zero
    e840:	01d00534 	movhi	r7,16404
    e844:	0007ca40 	call	7ca4 <__subdf3>
    e848:	800d883a 	mov	r6,r16
    e84c:	880f883a 	mov	r7,r17
    e850:	1009883a 	mov	r4,r2
    e854:	180b883a 	mov	r5,r3
    e858:	102b883a 	mov	r21,r2
    e85c:	1829883a 	mov	r20,r3
    e860:	00073bc0 	call	73bc <__gedf2>
    e864:	00806c16 	blt	zero,r2,ea18 <_dtoa_r+0x1304>
    e868:	89e0003c 	xorhi	r7,r17,32768
    e86c:	800d883a 	mov	r6,r16
    e870:	a809883a 	mov	r4,r21
    e874:	a00b883a 	mov	r5,r20
    e878:	00074980 	call	7498 <__ledf2>
    e87c:	103d7e0e 	bge	r2,zero,de78 <__alt_data_end+0xf000de78>
    e880:	002b883a 	mov	r21,zero
    e884:	0023883a 	mov	r17,zero
    e888:	003efb06 	br	e478 <__alt_data_end+0xf000e478>
    e88c:	d8800717 	ldw	r2,28(sp)
    e890:	003bd006 	br	d7d4 <__alt_data_end+0xf000d7d4>
    e894:	d9000a17 	ldw	r4,40(sp)
    e898:	d9800d17 	ldw	r6,52(sp)
    e89c:	dd400a15 	stw	r21,40(sp)
    e8a0:	a905c83a 	sub	r2,r21,r4
    e8a4:	308d883a 	add	r6,r6,r2
    e8a8:	d9800d15 	stw	r6,52(sp)
    e8ac:	002b883a 	mov	r21,zero
    e8b0:	003e0606 	br	e0cc <__alt_data_end+0xf000e0cc>
    e8b4:	9023883a 	mov	r17,r18
    e8b8:	9829883a 	mov	r20,r19
    e8bc:	04000084 	movi	r16,2
    e8c0:	003c9206 	br	db0c <__alt_data_end+0xf000db0c>
    e8c4:	04000044 	movi	r16,1
    e8c8:	dc000c15 	stw	r16,48(sp)
    e8cc:	dc000615 	stw	r16,24(sp)
    e8d0:	dc002215 	stw	r16,136(sp)
    e8d4:	e0001115 	stw	zero,68(fp)
    e8d8:	000b883a 	mov	r5,zero
    e8dc:	003c6906 	br	da84 <__alt_data_end+0xf000da84>
    e8e0:	3021883a 	mov	r16,r6
    e8e4:	003ffb06 	br	e8d4 <__alt_data_end+0xf000e8d4>
    e8e8:	1000021e 	bne	r2,zero,e8f4 <_dtoa_r+0x11e0>
    e8ec:	4200004c 	andi	r8,r8,1
    e8f0:	403e7d1e 	bne	r8,zero,e2e8 <__alt_data_end+0xf000e2e8>
    e8f4:	01000c04 	movi	r4,48
    e8f8:	00000106 	br	e900 <_dtoa_r+0x11ec>
    e8fc:	102f883a 	mov	r23,r2
    e900:	b8bfffc4 	addi	r2,r23,-1
    e904:	10c00007 	ldb	r3,0(r2)
    e908:	193ffc26 	beq	r3,r4,e8fc <__alt_data_end+0xf000e8fc>
    e90c:	003e8706 	br	e32c <__alt_data_end+0xf000e32c>
    e910:	d8800517 	ldw	r2,20(sp)
    e914:	00a3c83a 	sub	r17,zero,r2
    e918:	8800a426 	beq	r17,zero,ebac <_dtoa_r+0x1498>
    e91c:	888003cc 	andi	r2,r17,15
    e920:	100490fa 	slli	r2,r2,3
    e924:	00c20034 	movhi	r3,2048
    e928:	18c14304 	addi	r3,r3,1292
    e92c:	1885883a 	add	r2,r3,r2
    e930:	11800017 	ldw	r6,0(r2)
    e934:	11c00117 	ldw	r7,4(r2)
    e938:	9009883a 	mov	r4,r18
    e93c:	980b883a 	mov	r5,r19
    e940:	8823d13a 	srai	r17,r17,4
    e944:	000758c0 	call	758c <__muldf3>
    e948:	d8800f15 	stw	r2,60(sp)
    e94c:	d8c01015 	stw	r3,64(sp)
    e950:	8800e826 	beq	r17,zero,ecf4 <_dtoa_r+0x15e0>
    e954:	05020034 	movhi	r20,2048
    e958:	a5013904 	addi	r20,r20,1252
    e95c:	04000084 	movi	r16,2
    e960:	8980004c 	andi	r6,r17,1
    e964:	1009883a 	mov	r4,r2
    e968:	8823d07a 	srai	r17,r17,1
    e96c:	180b883a 	mov	r5,r3
    e970:	30000426 	beq	r6,zero,e984 <_dtoa_r+0x1270>
    e974:	a1800017 	ldw	r6,0(r20)
    e978:	a1c00117 	ldw	r7,4(r20)
    e97c:	84000044 	addi	r16,r16,1
    e980:	000758c0 	call	758c <__muldf3>
    e984:	a5000204 	addi	r20,r20,8
    e988:	883ff51e 	bne	r17,zero,e960 <__alt_data_end+0xf000e960>
    e98c:	d8800f15 	stw	r2,60(sp)
    e990:	d8c01015 	stw	r3,64(sp)
    e994:	003c7606 	br	db70 <__alt_data_end+0xf000db70>
    e998:	00c00c04 	movi	r3,48
    e99c:	10c00005 	stb	r3,0(r2)
    e9a0:	d8c00517 	ldw	r3,20(sp)
    e9a4:	bd3fffc3 	ldbu	r20,-1(r23)
    e9a8:	18c00044 	addi	r3,r3,1
    e9ac:	d8c00515 	stw	r3,20(sp)
    e9b0:	003db906 	br	e098 <__alt_data_end+0xf000e098>
    e9b4:	89400117 	ldw	r5,4(r17)
    e9b8:	e009883a 	mov	r4,fp
    e9bc:	0010b400 	call	10b40 <_Balloc>
    e9c0:	89800417 	ldw	r6,16(r17)
    e9c4:	89400304 	addi	r5,r17,12
    e9c8:	11000304 	addi	r4,r2,12
    e9cc:	31800084 	addi	r6,r6,2
    e9d0:	318d883a 	add	r6,r6,r6
    e9d4:	318d883a 	add	r6,r6,r6
    e9d8:	1027883a 	mov	r19,r2
    e9dc:	00089900 	call	8990 <memcpy>
    e9e0:	01800044 	movi	r6,1
    e9e4:	980b883a 	mov	r5,r19
    e9e8:	e009883a 	mov	r4,fp
    e9ec:	00112c00 	call	112c0 <__lshift>
    e9f0:	1029883a 	mov	r20,r2
    e9f4:	003ecc06 	br	e528 <__alt_data_end+0xf000e528>
    e9f8:	00800e44 	movi	r2,57
    e9fc:	90809026 	beq	r18,r2,ec40 <_dtoa_r+0x152c>
    ea00:	92000044 	addi	r8,r18,1
    ea04:	003f1f06 	br	e684 <__alt_data_end+0xf000e684>
    ea08:	9011883a 	mov	r8,r18
    ea0c:	8825883a 	mov	r18,r17
    ea10:	a023883a 	mov	r17,r20
    ea14:	003e2906 	br	e2bc <__alt_data_end+0xf000e2bc>
    ea18:	002b883a 	mov	r21,zero
    ea1c:	0023883a 	mov	r17,zero
    ea20:	003f5406 	br	e774 <__alt_data_end+0xf000e774>
    ea24:	61bfffc4 	addi	r6,r12,-1
    ea28:	300490fa 	slli	r2,r6,3
    ea2c:	00c20034 	movhi	r3,2048
    ea30:	18c14304 	addi	r3,r3,1292
    ea34:	1885883a 	add	r2,r3,r2
    ea38:	11000017 	ldw	r4,0(r2)
    ea3c:	11400117 	ldw	r5,4(r2)
    ea40:	d8800717 	ldw	r2,28(sp)
    ea44:	880f883a 	mov	r7,r17
    ea48:	d9801215 	stw	r6,72(sp)
    ea4c:	800d883a 	mov	r6,r16
    ea50:	db001615 	stw	r12,88(sp)
    ea54:	15c00044 	addi	r23,r2,1
    ea58:	000758c0 	call	758c <__muldf3>
    ea5c:	d9401017 	ldw	r5,64(sp)
    ea60:	d9000f17 	ldw	r4,60(sp)
    ea64:	d8c01515 	stw	r3,84(sp)
    ea68:	d8801415 	stw	r2,80(sp)
    ea6c:	00085a00 	call	85a0 <__fixdfsi>
    ea70:	1009883a 	mov	r4,r2
    ea74:	1021883a 	mov	r16,r2
    ea78:	00086200 	call	8620 <__floatsidf>
    ea7c:	d9000f17 	ldw	r4,60(sp)
    ea80:	d9401017 	ldw	r5,64(sp)
    ea84:	100d883a 	mov	r6,r2
    ea88:	180f883a 	mov	r7,r3
    ea8c:	0007ca40 	call	7ca4 <__subdf3>
    ea90:	1829883a 	mov	r20,r3
    ea94:	d8c00717 	ldw	r3,28(sp)
    ea98:	84000c04 	addi	r16,r16,48
    ea9c:	1023883a 	mov	r17,r2
    eaa0:	1c000005 	stb	r16,0(r3)
    eaa4:	db001617 	ldw	r12,88(sp)
    eaa8:	00800044 	movi	r2,1
    eaac:	60802226 	beq	r12,r2,eb38 <_dtoa_r+0x1424>
    eab0:	d9c00717 	ldw	r7,28(sp)
    eab4:	8805883a 	mov	r2,r17
    eab8:	b82b883a 	mov	r21,r23
    eabc:	3b19883a 	add	r12,r7,r12
    eac0:	6023883a 	mov	r17,r12
    eac4:	a007883a 	mov	r3,r20
    eac8:	dc800f15 	stw	r18,60(sp)
    eacc:	000d883a 	mov	r6,zero
    ead0:	01d00934 	movhi	r7,16420
    ead4:	1009883a 	mov	r4,r2
    ead8:	180b883a 	mov	r5,r3
    eadc:	000758c0 	call	758c <__muldf3>
    eae0:	180b883a 	mov	r5,r3
    eae4:	1009883a 	mov	r4,r2
    eae8:	1829883a 	mov	r20,r3
    eaec:	1025883a 	mov	r18,r2
    eaf0:	00085a00 	call	85a0 <__fixdfsi>
    eaf4:	1009883a 	mov	r4,r2
    eaf8:	1021883a 	mov	r16,r2
    eafc:	00086200 	call	8620 <__floatsidf>
    eb00:	100d883a 	mov	r6,r2
    eb04:	180f883a 	mov	r7,r3
    eb08:	9009883a 	mov	r4,r18
    eb0c:	a00b883a 	mov	r5,r20
    eb10:	84000c04 	addi	r16,r16,48
    eb14:	0007ca40 	call	7ca4 <__subdf3>
    eb18:	ad400044 	addi	r21,r21,1
    eb1c:	ac3fffc5 	stb	r16,-1(r21)
    eb20:	ac7fea1e 	bne	r21,r17,eacc <__alt_data_end+0xf000eacc>
    eb24:	1023883a 	mov	r17,r2
    eb28:	d8801217 	ldw	r2,72(sp)
    eb2c:	dc800f17 	ldw	r18,60(sp)
    eb30:	1829883a 	mov	r20,r3
    eb34:	b8af883a 	add	r23,r23,r2
    eb38:	d9001417 	ldw	r4,80(sp)
    eb3c:	d9401517 	ldw	r5,84(sp)
    eb40:	000d883a 	mov	r6,zero
    eb44:	01cff834 	movhi	r7,16352
    eb48:	00162180 	call	16218 <__adddf3>
    eb4c:	880d883a 	mov	r6,r17
    eb50:	a00f883a 	mov	r7,r20
    eb54:	1009883a 	mov	r4,r2
    eb58:	180b883a 	mov	r5,r3
    eb5c:	00074980 	call	7498 <__ledf2>
    eb60:	10003e0e 	bge	r2,zero,ec5c <_dtoa_r+0x1548>
    eb64:	d9001317 	ldw	r4,76(sp)
    eb68:	bd3fffc3 	ldbu	r20,-1(r23)
    eb6c:	d9000515 	stw	r4,20(sp)
    eb70:	003d3b06 	br	e060 <__alt_data_end+0xf000e060>
    eb74:	0027883a 	mov	r19,zero
    eb78:	003f1b06 	br	e7e8 <__alt_data_end+0xf000e7e8>
    eb7c:	d8800817 	ldw	r2,32(sp)
    eb80:	11e9c83a 	sub	r20,r2,r7
    eb84:	0005883a 	mov	r2,zero
    eb88:	003d5406 	br	e0dc <__alt_data_end+0xf000e0dc>
    eb8c:	00800044 	movi	r2,1
    eb90:	003dc706 	br	e2b0 <__alt_data_end+0xf000e2b0>
    eb94:	d8c00217 	ldw	r3,8(sp)
    eb98:	00800d84 	movi	r2,54
    eb9c:	dd400a17 	ldw	r21,40(sp)
    eba0:	10c5c83a 	sub	r2,r2,r3
    eba4:	dd000817 	ldw	r20,32(sp)
    eba8:	003d4c06 	br	e0dc <__alt_data_end+0xf000e0dc>
    ebac:	dc800f15 	stw	r18,60(sp)
    ebb0:	dcc01015 	stw	r19,64(sp)
    ebb4:	04000084 	movi	r16,2
    ebb8:	003bed06 	br	db70 <__alt_data_end+0xf000db70>
    ebbc:	d9000617 	ldw	r4,24(sp)
    ebc0:	203f0d26 	beq	r4,zero,e7f8 <__alt_data_end+0xf000e7f8>
    ebc4:	d9800c17 	ldw	r6,48(sp)
    ebc8:	01bcab0e 	bge	zero,r6,de78 <__alt_data_end+0xf000de78>
    ebcc:	d9401017 	ldw	r5,64(sp)
    ebd0:	d9000f17 	ldw	r4,60(sp)
    ebd4:	000d883a 	mov	r6,zero
    ebd8:	01d00934 	movhi	r7,16420
    ebdc:	000758c0 	call	758c <__muldf3>
    ebe0:	81000044 	addi	r4,r16,1
    ebe4:	d8800f15 	stw	r2,60(sp)
    ebe8:	d8c01015 	stw	r3,64(sp)
    ebec:	00086200 	call	8620 <__floatsidf>
    ebf0:	d9800f17 	ldw	r6,60(sp)
    ebf4:	d9c01017 	ldw	r7,64(sp)
    ebf8:	1009883a 	mov	r4,r2
    ebfc:	180b883a 	mov	r5,r3
    ec00:	000758c0 	call	758c <__muldf3>
    ec04:	01d00734 	movhi	r7,16412
    ec08:	000d883a 	mov	r6,zero
    ec0c:	1009883a 	mov	r4,r2
    ec10:	180b883a 	mov	r5,r3
    ec14:	00162180 	call	16218 <__adddf3>
    ec18:	d9c00517 	ldw	r7,20(sp)
    ec1c:	047f3034 	movhi	r17,64704
    ec20:	1021883a 	mov	r16,r2
    ec24:	39ffffc4 	addi	r7,r7,-1
    ec28:	d9c01315 	stw	r7,76(sp)
    ec2c:	1c63883a 	add	r17,r3,r17
    ec30:	db000c17 	ldw	r12,48(sp)
    ec34:	003bea06 	br	dbe0 <__alt_data_end+0xf000dbe0>
    ec38:	dc000915 	stw	r16,36(sp)
    ec3c:	003e0e06 	br	e478 <__alt_data_end+0xf000e478>
    ec40:	01000e44 	movi	r4,57
    ec44:	8825883a 	mov	r18,r17
    ec48:	9dc00044 	addi	r23,r19,1
    ec4c:	99000005 	stb	r4,0(r19)
    ec50:	a023883a 	mov	r17,r20
    ec54:	dc000915 	stw	r16,36(sp)
    ec58:	003da406 	br	e2ec <__alt_data_end+0xf000e2ec>
    ec5c:	d9801417 	ldw	r6,80(sp)
    ec60:	d9c01517 	ldw	r7,84(sp)
    ec64:	0009883a 	mov	r4,zero
    ec68:	014ff834 	movhi	r5,16352
    ec6c:	0007ca40 	call	7ca4 <__subdf3>
    ec70:	880d883a 	mov	r6,r17
    ec74:	a00f883a 	mov	r7,r20
    ec78:	1009883a 	mov	r4,r2
    ec7c:	180b883a 	mov	r5,r3
    ec80:	00073bc0 	call	73bc <__gedf2>
    ec84:	00bc7c0e 	bge	zero,r2,de78 <__alt_data_end+0xf000de78>
    ec88:	01000c04 	movi	r4,48
    ec8c:	00000106 	br	ec94 <_dtoa_r+0x1580>
    ec90:	102f883a 	mov	r23,r2
    ec94:	b8bfffc4 	addi	r2,r23,-1
    ec98:	10c00007 	ldb	r3,0(r2)
    ec9c:	193ffc26 	beq	r3,r4,ec90 <__alt_data_end+0xf000ec90>
    eca0:	d9801317 	ldw	r6,76(sp)
    eca4:	d9800515 	stw	r6,20(sp)
    eca8:	003c4406 	br	ddbc <__alt_data_end+0xf000ddbc>
    ecac:	d9801317 	ldw	r6,76(sp)
    ecb0:	d9800515 	stw	r6,20(sp)
    ecb4:	003cea06 	br	e060 <__alt_data_end+0xf000e060>
    ecb8:	dd800f17 	ldw	r22,60(sp)
    ecbc:	dcc01017 	ldw	r19,64(sp)
    ecc0:	dc801217 	ldw	r18,72(sp)
    ecc4:	003c6c06 	br	de78 <__alt_data_end+0xf000de78>
    ecc8:	903e031e 	bne	r18,zero,e4d8 <__alt_data_end+0xf000e4d8>
    eccc:	003ebb06 	br	e7bc <__alt_data_end+0xf000e7bc>
    ecd0:	103e6c1e 	bne	r2,zero,e684 <__alt_data_end+0xf000e684>
    ecd4:	4080004c 	andi	r2,r8,1
    ecd8:	103e6a26 	beq	r2,zero,e684 <__alt_data_end+0xf000e684>
    ecdc:	003e6606 	br	e678 <__alt_data_end+0xf000e678>
    ece0:	d8c00317 	ldw	r3,12(sp)
    ece4:	00800084 	movi	r2,2
    ece8:	10c02916 	blt	r2,r3,ed90 <_dtoa_r+0x167c>
    ecec:	d9000c17 	ldw	r4,48(sp)
    ecf0:	003e8806 	br	e714 <__alt_data_end+0xf000e714>
    ecf4:	04000084 	movi	r16,2
    ecf8:	003b9d06 	br	db70 <__alt_data_end+0xf000db70>
    ecfc:	d9001317 	ldw	r4,76(sp)
    ed00:	d9000515 	stw	r4,20(sp)
    ed04:	003cd606 	br	e060 <__alt_data_end+0xf000e060>
    ed08:	d8801317 	ldw	r2,76(sp)
    ed0c:	d8800515 	stw	r2,20(sp)
    ed10:	003c2a06 	br	ddbc <__alt_data_end+0xf000ddbc>
    ed14:	d9800317 	ldw	r6,12(sp)
    ed18:	00800084 	movi	r2,2
    ed1c:	11801516 	blt	r2,r6,ed74 <_dtoa_r+0x1660>
    ed20:	d9c00c17 	ldw	r7,48(sp)
    ed24:	d9c00615 	stw	r7,24(sp)
    ed28:	003df706 	br	e508 <__alt_data_end+0xf000e508>
    ed2c:	193d3926 	beq	r3,r4,e214 <__alt_data_end+0xf000e214>
    ed30:	00c00f04 	movi	r3,60
    ed34:	1885c83a 	sub	r2,r3,r2
    ed38:	003ddf06 	br	e4b8 <__alt_data_end+0xf000e4b8>
    ed3c:	e009883a 	mov	r4,fp
    ed40:	e0001115 	stw	zero,68(fp)
    ed44:	000b883a 	mov	r5,zero
    ed48:	0010b400 	call	10b40 <_Balloc>
    ed4c:	d8800715 	stw	r2,28(sp)
    ed50:	d8c00717 	ldw	r3,28(sp)
    ed54:	00bfffc4 	movi	r2,-1
    ed58:	01000044 	movi	r4,1
    ed5c:	d8800c15 	stw	r2,48(sp)
    ed60:	e0c01015 	stw	r3,64(fp)
    ed64:	d9000b15 	stw	r4,44(sp)
    ed68:	d8800615 	stw	r2,24(sp)
    ed6c:	d8002215 	stw	zero,136(sp)
    ed70:	003c4106 	br	de78 <__alt_data_end+0xf000de78>
    ed74:	d8c00c17 	ldw	r3,48(sp)
    ed78:	d8c00615 	stw	r3,24(sp)
    ed7c:	003e7006 	br	e740 <__alt_data_end+0xf000e740>
    ed80:	04400044 	movi	r17,1
    ed84:	003b2006 	br	da08 <__alt_data_end+0xf000da08>
    ed88:	000b883a 	mov	r5,zero
    ed8c:	003b3d06 	br	da84 <__alt_data_end+0xf000da84>
    ed90:	d8800c17 	ldw	r2,48(sp)
    ed94:	d8800615 	stw	r2,24(sp)
    ed98:	003e6906 	br	e740 <__alt_data_end+0xf000e740>

0000ed9c <__sflush_r>:
    ed9c:	2880030b 	ldhu	r2,12(r5)
    eda0:	defffb04 	addi	sp,sp,-20
    eda4:	dcc00315 	stw	r19,12(sp)
    eda8:	dc400115 	stw	r17,4(sp)
    edac:	dfc00415 	stw	ra,16(sp)
    edb0:	dc800215 	stw	r18,8(sp)
    edb4:	dc000015 	stw	r16,0(sp)
    edb8:	10c0020c 	andi	r3,r2,8
    edbc:	2823883a 	mov	r17,r5
    edc0:	2027883a 	mov	r19,r4
    edc4:	1800311e 	bne	r3,zero,ee8c <__sflush_r+0xf0>
    edc8:	28c00117 	ldw	r3,4(r5)
    edcc:	10820014 	ori	r2,r2,2048
    edd0:	2880030d 	sth	r2,12(r5)
    edd4:	00c04b0e 	bge	zero,r3,ef04 <__sflush_r+0x168>
    edd8:	8a000a17 	ldw	r8,40(r17)
    eddc:	40002326 	beq	r8,zero,ee6c <__sflush_r+0xd0>
    ede0:	9c000017 	ldw	r16,0(r19)
    ede4:	10c4000c 	andi	r3,r2,4096
    ede8:	98000015 	stw	zero,0(r19)
    edec:	18004826 	beq	r3,zero,ef10 <__sflush_r+0x174>
    edf0:	89801417 	ldw	r6,80(r17)
    edf4:	10c0010c 	andi	r3,r2,4
    edf8:	18000626 	beq	r3,zero,ee14 <__sflush_r+0x78>
    edfc:	88c00117 	ldw	r3,4(r17)
    ee00:	88800c17 	ldw	r2,48(r17)
    ee04:	30cdc83a 	sub	r6,r6,r3
    ee08:	10000226 	beq	r2,zero,ee14 <__sflush_r+0x78>
    ee0c:	88800f17 	ldw	r2,60(r17)
    ee10:	308dc83a 	sub	r6,r6,r2
    ee14:	89400717 	ldw	r5,28(r17)
    ee18:	000f883a 	mov	r7,zero
    ee1c:	9809883a 	mov	r4,r19
    ee20:	403ee83a 	callr	r8
    ee24:	00ffffc4 	movi	r3,-1
    ee28:	10c04426 	beq	r2,r3,ef3c <__sflush_r+0x1a0>
    ee2c:	88c0030b 	ldhu	r3,12(r17)
    ee30:	89000417 	ldw	r4,16(r17)
    ee34:	88000115 	stw	zero,4(r17)
    ee38:	197dffcc 	andi	r5,r3,63487
    ee3c:	8940030d 	sth	r5,12(r17)
    ee40:	89000015 	stw	r4,0(r17)
    ee44:	18c4000c 	andi	r3,r3,4096
    ee48:	18002c1e 	bne	r3,zero,eefc <__sflush_r+0x160>
    ee4c:	89400c17 	ldw	r5,48(r17)
    ee50:	9c000015 	stw	r16,0(r19)
    ee54:	28000526 	beq	r5,zero,ee6c <__sflush_r+0xd0>
    ee58:	88801004 	addi	r2,r17,64
    ee5c:	28800226 	beq	r5,r2,ee68 <__sflush_r+0xcc>
    ee60:	9809883a 	mov	r4,r19
    ee64:	000f5080 	call	f508 <_free_r>
    ee68:	88000c15 	stw	zero,48(r17)
    ee6c:	0005883a 	mov	r2,zero
    ee70:	dfc00417 	ldw	ra,16(sp)
    ee74:	dcc00317 	ldw	r19,12(sp)
    ee78:	dc800217 	ldw	r18,8(sp)
    ee7c:	dc400117 	ldw	r17,4(sp)
    ee80:	dc000017 	ldw	r16,0(sp)
    ee84:	dec00504 	addi	sp,sp,20
    ee88:	f800283a 	ret
    ee8c:	2c800417 	ldw	r18,16(r5)
    ee90:	903ff626 	beq	r18,zero,ee6c <__alt_data_end+0xf000ee6c>
    ee94:	2c000017 	ldw	r16,0(r5)
    ee98:	108000cc 	andi	r2,r2,3
    ee9c:	2c800015 	stw	r18,0(r5)
    eea0:	84a1c83a 	sub	r16,r16,r18
    eea4:	1000131e 	bne	r2,zero,eef4 <__sflush_r+0x158>
    eea8:	28800517 	ldw	r2,20(r5)
    eeac:	88800215 	stw	r2,8(r17)
    eeb0:	04000316 	blt	zero,r16,eec0 <__sflush_r+0x124>
    eeb4:	003fed06 	br	ee6c <__alt_data_end+0xf000ee6c>
    eeb8:	90a5883a 	add	r18,r18,r2
    eebc:	043feb0e 	bge	zero,r16,ee6c <__alt_data_end+0xf000ee6c>
    eec0:	88800917 	ldw	r2,36(r17)
    eec4:	89400717 	ldw	r5,28(r17)
    eec8:	800f883a 	mov	r7,r16
    eecc:	900d883a 	mov	r6,r18
    eed0:	9809883a 	mov	r4,r19
    eed4:	103ee83a 	callr	r2
    eed8:	80a1c83a 	sub	r16,r16,r2
    eedc:	00bff616 	blt	zero,r2,eeb8 <__alt_data_end+0xf000eeb8>
    eee0:	88c0030b 	ldhu	r3,12(r17)
    eee4:	00bfffc4 	movi	r2,-1
    eee8:	18c01014 	ori	r3,r3,64
    eeec:	88c0030d 	sth	r3,12(r17)
    eef0:	003fdf06 	br	ee70 <__alt_data_end+0xf000ee70>
    eef4:	0005883a 	mov	r2,zero
    eef8:	003fec06 	br	eeac <__alt_data_end+0xf000eeac>
    eefc:	88801415 	stw	r2,80(r17)
    ef00:	003fd206 	br	ee4c <__alt_data_end+0xf000ee4c>
    ef04:	28c00f17 	ldw	r3,60(r5)
    ef08:	00ffb316 	blt	zero,r3,edd8 <__alt_data_end+0xf000edd8>
    ef0c:	003fd706 	br	ee6c <__alt_data_end+0xf000ee6c>
    ef10:	89400717 	ldw	r5,28(r17)
    ef14:	000d883a 	mov	r6,zero
    ef18:	01c00044 	movi	r7,1
    ef1c:	9809883a 	mov	r4,r19
    ef20:	403ee83a 	callr	r8
    ef24:	100d883a 	mov	r6,r2
    ef28:	00bfffc4 	movi	r2,-1
    ef2c:	30801426 	beq	r6,r2,ef80 <__sflush_r+0x1e4>
    ef30:	8880030b 	ldhu	r2,12(r17)
    ef34:	8a000a17 	ldw	r8,40(r17)
    ef38:	003fae06 	br	edf4 <__alt_data_end+0xf000edf4>
    ef3c:	98c00017 	ldw	r3,0(r19)
    ef40:	183fba26 	beq	r3,zero,ee2c <__alt_data_end+0xf000ee2c>
    ef44:	01000744 	movi	r4,29
    ef48:	19000626 	beq	r3,r4,ef64 <__sflush_r+0x1c8>
    ef4c:	01000584 	movi	r4,22
    ef50:	19000426 	beq	r3,r4,ef64 <__sflush_r+0x1c8>
    ef54:	88c0030b 	ldhu	r3,12(r17)
    ef58:	18c01014 	ori	r3,r3,64
    ef5c:	88c0030d 	sth	r3,12(r17)
    ef60:	003fc306 	br	ee70 <__alt_data_end+0xf000ee70>
    ef64:	8880030b 	ldhu	r2,12(r17)
    ef68:	88c00417 	ldw	r3,16(r17)
    ef6c:	88000115 	stw	zero,4(r17)
    ef70:	10bdffcc 	andi	r2,r2,63487
    ef74:	8880030d 	sth	r2,12(r17)
    ef78:	88c00015 	stw	r3,0(r17)
    ef7c:	003fb306 	br	ee4c <__alt_data_end+0xf000ee4c>
    ef80:	98800017 	ldw	r2,0(r19)
    ef84:	103fea26 	beq	r2,zero,ef30 <__alt_data_end+0xf000ef30>
    ef88:	00c00744 	movi	r3,29
    ef8c:	10c00226 	beq	r2,r3,ef98 <__sflush_r+0x1fc>
    ef90:	00c00584 	movi	r3,22
    ef94:	10c0031e 	bne	r2,r3,efa4 <__sflush_r+0x208>
    ef98:	9c000015 	stw	r16,0(r19)
    ef9c:	0005883a 	mov	r2,zero
    efa0:	003fb306 	br	ee70 <__alt_data_end+0xf000ee70>
    efa4:	88c0030b 	ldhu	r3,12(r17)
    efa8:	3005883a 	mov	r2,r6
    efac:	18c01014 	ori	r3,r3,64
    efb0:	88c0030d 	sth	r3,12(r17)
    efb4:	003fae06 	br	ee70 <__alt_data_end+0xf000ee70>

0000efb8 <_fflush_r>:
    efb8:	defffd04 	addi	sp,sp,-12
    efbc:	dc000115 	stw	r16,4(sp)
    efc0:	dfc00215 	stw	ra,8(sp)
    efc4:	2021883a 	mov	r16,r4
    efc8:	20000226 	beq	r4,zero,efd4 <_fflush_r+0x1c>
    efcc:	20800e17 	ldw	r2,56(r4)
    efd0:	10000c26 	beq	r2,zero,f004 <_fflush_r+0x4c>
    efd4:	2880030f 	ldh	r2,12(r5)
    efd8:	1000051e 	bne	r2,zero,eff0 <_fflush_r+0x38>
    efdc:	0005883a 	mov	r2,zero
    efe0:	dfc00217 	ldw	ra,8(sp)
    efe4:	dc000117 	ldw	r16,4(sp)
    efe8:	dec00304 	addi	sp,sp,12
    efec:	f800283a 	ret
    eff0:	8009883a 	mov	r4,r16
    eff4:	dfc00217 	ldw	ra,8(sp)
    eff8:	dc000117 	ldw	r16,4(sp)
    effc:	dec00304 	addi	sp,sp,12
    f000:	000ed9c1 	jmpi	ed9c <__sflush_r>
    f004:	d9400015 	stw	r5,0(sp)
    f008:	000f3940 	call	f394 <__sinit>
    f00c:	d9400017 	ldw	r5,0(sp)
    f010:	003ff006 	br	efd4 <__alt_data_end+0xf000efd4>

0000f014 <fflush>:
    f014:	20000526 	beq	r4,zero,f02c <fflush+0x18>
    f018:	00820034 	movhi	r2,2048
    f01c:	1089f404 	addi	r2,r2,10192
    f020:	200b883a 	mov	r5,r4
    f024:	11000017 	ldw	r4,0(r2)
    f028:	000efb81 	jmpi	efb8 <_fflush_r>
    f02c:	00820034 	movhi	r2,2048
    f030:	1089f304 	addi	r2,r2,10188
    f034:	11000017 	ldw	r4,0(r2)
    f038:	01400074 	movhi	r5,1
    f03c:	297bee04 	addi	r5,r5,-4168
    f040:	000fd981 	jmpi	fd98 <_fwalk_reent>

0000f044 <__fp_unlock>:
    f044:	0005883a 	mov	r2,zero
    f048:	f800283a 	ret

0000f04c <_cleanup_r>:
    f04c:	01400074 	movhi	r5,1
    f050:	2953d304 	addi	r5,r5,20300
    f054:	000fd981 	jmpi	fd98 <_fwalk_reent>

0000f058 <__sinit.part.1>:
    f058:	defff704 	addi	sp,sp,-36
    f05c:	00c00074 	movhi	r3,1
    f060:	dfc00815 	stw	ra,32(sp)
    f064:	ddc00715 	stw	r23,28(sp)
    f068:	dd800615 	stw	r22,24(sp)
    f06c:	dd400515 	stw	r21,20(sp)
    f070:	dd000415 	stw	r20,16(sp)
    f074:	dcc00315 	stw	r19,12(sp)
    f078:	dc800215 	stw	r18,8(sp)
    f07c:	dc400115 	stw	r17,4(sp)
    f080:	dc000015 	stw	r16,0(sp)
    f084:	18fc1304 	addi	r3,r3,-4020
    f088:	24000117 	ldw	r16,4(r4)
    f08c:	20c00f15 	stw	r3,60(r4)
    f090:	2080bb04 	addi	r2,r4,748
    f094:	00c000c4 	movi	r3,3
    f098:	20c0b915 	stw	r3,740(r4)
    f09c:	2080ba15 	stw	r2,744(r4)
    f0a0:	2000b815 	stw	zero,736(r4)
    f0a4:	05c00204 	movi	r23,8
    f0a8:	00800104 	movi	r2,4
    f0ac:	2025883a 	mov	r18,r4
    f0b0:	b80d883a 	mov	r6,r23
    f0b4:	81001704 	addi	r4,r16,92
    f0b8:	000b883a 	mov	r5,zero
    f0bc:	80000015 	stw	zero,0(r16)
    f0c0:	80000115 	stw	zero,4(r16)
    f0c4:	80000215 	stw	zero,8(r16)
    f0c8:	8080030d 	sth	r2,12(r16)
    f0cc:	80001915 	stw	zero,100(r16)
    f0d0:	8000038d 	sth	zero,14(r16)
    f0d4:	80000415 	stw	zero,16(r16)
    f0d8:	80000515 	stw	zero,20(r16)
    f0dc:	80000615 	stw	zero,24(r16)
    f0e0:	0008ad80 	call	8ad8 <memset>
    f0e4:	05800074 	movhi	r22,1
    f0e8:	94400217 	ldw	r17,8(r18)
    f0ec:	05400074 	movhi	r21,1
    f0f0:	05000074 	movhi	r20,1
    f0f4:	04c00074 	movhi	r19,1
    f0f8:	b5885a04 	addi	r22,r22,8552
    f0fc:	ad487104 	addi	r21,r21,8644
    f100:	a5089004 	addi	r20,r20,8768
    f104:	9cc8a704 	addi	r19,r19,8860
    f108:	85800815 	stw	r22,32(r16)
    f10c:	85400915 	stw	r21,36(r16)
    f110:	85000a15 	stw	r20,40(r16)
    f114:	84c00b15 	stw	r19,44(r16)
    f118:	84000715 	stw	r16,28(r16)
    f11c:	00800284 	movi	r2,10
    f120:	8880030d 	sth	r2,12(r17)
    f124:	00800044 	movi	r2,1
    f128:	b80d883a 	mov	r6,r23
    f12c:	89001704 	addi	r4,r17,92
    f130:	000b883a 	mov	r5,zero
    f134:	88000015 	stw	zero,0(r17)
    f138:	88000115 	stw	zero,4(r17)
    f13c:	88000215 	stw	zero,8(r17)
    f140:	88001915 	stw	zero,100(r17)
    f144:	8880038d 	sth	r2,14(r17)
    f148:	88000415 	stw	zero,16(r17)
    f14c:	88000515 	stw	zero,20(r17)
    f150:	88000615 	stw	zero,24(r17)
    f154:	0008ad80 	call	8ad8 <memset>
    f158:	94000317 	ldw	r16,12(r18)
    f15c:	00800484 	movi	r2,18
    f160:	8c400715 	stw	r17,28(r17)
    f164:	8d800815 	stw	r22,32(r17)
    f168:	8d400915 	stw	r21,36(r17)
    f16c:	8d000a15 	stw	r20,40(r17)
    f170:	8cc00b15 	stw	r19,44(r17)
    f174:	8080030d 	sth	r2,12(r16)
    f178:	00800084 	movi	r2,2
    f17c:	80000015 	stw	zero,0(r16)
    f180:	80000115 	stw	zero,4(r16)
    f184:	80000215 	stw	zero,8(r16)
    f188:	80001915 	stw	zero,100(r16)
    f18c:	8080038d 	sth	r2,14(r16)
    f190:	80000415 	stw	zero,16(r16)
    f194:	80000515 	stw	zero,20(r16)
    f198:	80000615 	stw	zero,24(r16)
    f19c:	b80d883a 	mov	r6,r23
    f1a0:	000b883a 	mov	r5,zero
    f1a4:	81001704 	addi	r4,r16,92
    f1a8:	0008ad80 	call	8ad8 <memset>
    f1ac:	00800044 	movi	r2,1
    f1b0:	84000715 	stw	r16,28(r16)
    f1b4:	85800815 	stw	r22,32(r16)
    f1b8:	85400915 	stw	r21,36(r16)
    f1bc:	85000a15 	stw	r20,40(r16)
    f1c0:	84c00b15 	stw	r19,44(r16)
    f1c4:	90800e15 	stw	r2,56(r18)
    f1c8:	dfc00817 	ldw	ra,32(sp)
    f1cc:	ddc00717 	ldw	r23,28(sp)
    f1d0:	dd800617 	ldw	r22,24(sp)
    f1d4:	dd400517 	ldw	r21,20(sp)
    f1d8:	dd000417 	ldw	r20,16(sp)
    f1dc:	dcc00317 	ldw	r19,12(sp)
    f1e0:	dc800217 	ldw	r18,8(sp)
    f1e4:	dc400117 	ldw	r17,4(sp)
    f1e8:	dc000017 	ldw	r16,0(sp)
    f1ec:	dec00904 	addi	sp,sp,36
    f1f0:	f800283a 	ret

0000f1f4 <__fp_lock>:
    f1f4:	0005883a 	mov	r2,zero
    f1f8:	f800283a 	ret

0000f1fc <__sfmoreglue>:
    f1fc:	defffc04 	addi	sp,sp,-16
    f200:	dc400115 	stw	r17,4(sp)
    f204:	2c7fffc4 	addi	r17,r5,-1
    f208:	8c401a24 	muli	r17,r17,104
    f20c:	dc800215 	stw	r18,8(sp)
    f210:	2825883a 	mov	r18,r5
    f214:	89401d04 	addi	r5,r17,116
    f218:	dc000015 	stw	r16,0(sp)
    f21c:	dfc00315 	stw	ra,12(sp)
    f220:	00100f40 	call	100f4 <_malloc_r>
    f224:	1021883a 	mov	r16,r2
    f228:	10000726 	beq	r2,zero,f248 <__sfmoreglue+0x4c>
    f22c:	11000304 	addi	r4,r2,12
    f230:	10000015 	stw	zero,0(r2)
    f234:	14800115 	stw	r18,4(r2)
    f238:	11000215 	stw	r4,8(r2)
    f23c:	89801a04 	addi	r6,r17,104
    f240:	000b883a 	mov	r5,zero
    f244:	0008ad80 	call	8ad8 <memset>
    f248:	8005883a 	mov	r2,r16
    f24c:	dfc00317 	ldw	ra,12(sp)
    f250:	dc800217 	ldw	r18,8(sp)
    f254:	dc400117 	ldw	r17,4(sp)
    f258:	dc000017 	ldw	r16,0(sp)
    f25c:	dec00404 	addi	sp,sp,16
    f260:	f800283a 	ret

0000f264 <__sfp>:
    f264:	defffb04 	addi	sp,sp,-20
    f268:	dc000015 	stw	r16,0(sp)
    f26c:	04020034 	movhi	r16,2048
    f270:	8409f304 	addi	r16,r16,10188
    f274:	dcc00315 	stw	r19,12(sp)
    f278:	2027883a 	mov	r19,r4
    f27c:	81000017 	ldw	r4,0(r16)
    f280:	dfc00415 	stw	ra,16(sp)
    f284:	dc800215 	stw	r18,8(sp)
    f288:	20800e17 	ldw	r2,56(r4)
    f28c:	dc400115 	stw	r17,4(sp)
    f290:	1000021e 	bne	r2,zero,f29c <__sfp+0x38>
    f294:	000f0580 	call	f058 <__sinit.part.1>
    f298:	81000017 	ldw	r4,0(r16)
    f29c:	2480b804 	addi	r18,r4,736
    f2a0:	047fffc4 	movi	r17,-1
    f2a4:	91000117 	ldw	r4,4(r18)
    f2a8:	94000217 	ldw	r16,8(r18)
    f2ac:	213fffc4 	addi	r4,r4,-1
    f2b0:	20000a16 	blt	r4,zero,f2dc <__sfp+0x78>
    f2b4:	8080030f 	ldh	r2,12(r16)
    f2b8:	10000c26 	beq	r2,zero,f2ec <__sfp+0x88>
    f2bc:	80c01d04 	addi	r3,r16,116
    f2c0:	00000206 	br	f2cc <__sfp+0x68>
    f2c4:	18bfe60f 	ldh	r2,-104(r3)
    f2c8:	10000826 	beq	r2,zero,f2ec <__sfp+0x88>
    f2cc:	213fffc4 	addi	r4,r4,-1
    f2d0:	1c3ffd04 	addi	r16,r3,-12
    f2d4:	18c01a04 	addi	r3,r3,104
    f2d8:	247ffa1e 	bne	r4,r17,f2c4 <__alt_data_end+0xf000f2c4>
    f2dc:	90800017 	ldw	r2,0(r18)
    f2e0:	10001d26 	beq	r2,zero,f358 <__sfp+0xf4>
    f2e4:	1025883a 	mov	r18,r2
    f2e8:	003fee06 	br	f2a4 <__alt_data_end+0xf000f2a4>
    f2ec:	00bfffc4 	movi	r2,-1
    f2f0:	8080038d 	sth	r2,14(r16)
    f2f4:	00800044 	movi	r2,1
    f2f8:	8080030d 	sth	r2,12(r16)
    f2fc:	80001915 	stw	zero,100(r16)
    f300:	80000015 	stw	zero,0(r16)
    f304:	80000215 	stw	zero,8(r16)
    f308:	80000115 	stw	zero,4(r16)
    f30c:	80000415 	stw	zero,16(r16)
    f310:	80000515 	stw	zero,20(r16)
    f314:	80000615 	stw	zero,24(r16)
    f318:	01800204 	movi	r6,8
    f31c:	000b883a 	mov	r5,zero
    f320:	81001704 	addi	r4,r16,92
    f324:	0008ad80 	call	8ad8 <memset>
    f328:	8005883a 	mov	r2,r16
    f32c:	80000c15 	stw	zero,48(r16)
    f330:	80000d15 	stw	zero,52(r16)
    f334:	80001115 	stw	zero,68(r16)
    f338:	80001215 	stw	zero,72(r16)
    f33c:	dfc00417 	ldw	ra,16(sp)
    f340:	dcc00317 	ldw	r19,12(sp)
    f344:	dc800217 	ldw	r18,8(sp)
    f348:	dc400117 	ldw	r17,4(sp)
    f34c:	dc000017 	ldw	r16,0(sp)
    f350:	dec00504 	addi	sp,sp,20
    f354:	f800283a 	ret
    f358:	01400104 	movi	r5,4
    f35c:	9809883a 	mov	r4,r19
    f360:	000f1fc0 	call	f1fc <__sfmoreglue>
    f364:	90800015 	stw	r2,0(r18)
    f368:	103fde1e 	bne	r2,zero,f2e4 <__alt_data_end+0xf000f2e4>
    f36c:	00800304 	movi	r2,12
    f370:	98800015 	stw	r2,0(r19)
    f374:	0005883a 	mov	r2,zero
    f378:	003ff006 	br	f33c <__alt_data_end+0xf000f33c>

0000f37c <_cleanup>:
    f37c:	00820034 	movhi	r2,2048
    f380:	1089f304 	addi	r2,r2,10188
    f384:	11000017 	ldw	r4,0(r2)
    f388:	01400074 	movhi	r5,1
    f38c:	2953d304 	addi	r5,r5,20300
    f390:	000fd981 	jmpi	fd98 <_fwalk_reent>

0000f394 <__sinit>:
    f394:	20800e17 	ldw	r2,56(r4)
    f398:	10000126 	beq	r2,zero,f3a0 <__sinit+0xc>
    f39c:	f800283a 	ret
    f3a0:	000f0581 	jmpi	f058 <__sinit.part.1>

0000f3a4 <__sfp_lock_acquire>:
    f3a4:	f800283a 	ret

0000f3a8 <__sfp_lock_release>:
    f3a8:	f800283a 	ret

0000f3ac <__sinit_lock_acquire>:
    f3ac:	f800283a 	ret

0000f3b0 <__sinit_lock_release>:
    f3b0:	f800283a 	ret

0000f3b4 <__fp_lock_all>:
    f3b4:	00820034 	movhi	r2,2048
    f3b8:	1089f404 	addi	r2,r2,10192
    f3bc:	11000017 	ldw	r4,0(r2)
    f3c0:	01400074 	movhi	r5,1
    f3c4:	297c7d04 	addi	r5,r5,-3596
    f3c8:	000fcd41 	jmpi	fcd4 <_fwalk>

0000f3cc <__fp_unlock_all>:
    f3cc:	00820034 	movhi	r2,2048
    f3d0:	1089f404 	addi	r2,r2,10192
    f3d4:	11000017 	ldw	r4,0(r2)
    f3d8:	01400074 	movhi	r5,1
    f3dc:	297c1104 	addi	r5,r5,-4028
    f3e0:	000fcd41 	jmpi	fcd4 <_fwalk>

0000f3e4 <_malloc_trim_r>:
    f3e4:	defffb04 	addi	sp,sp,-20
    f3e8:	dcc00315 	stw	r19,12(sp)
    f3ec:	04c20034 	movhi	r19,2048
    f3f0:	dc800215 	stw	r18,8(sp)
    f3f4:	dc400115 	stw	r17,4(sp)
    f3f8:	dc000015 	stw	r16,0(sp)
    f3fc:	dfc00415 	stw	ra,16(sp)
    f400:	2821883a 	mov	r16,r5
    f404:	9cc38604 	addi	r19,r19,3608
    f408:	2025883a 	mov	r18,r4
    f40c:	00170840 	call	17084 <__malloc_lock>
    f410:	98800217 	ldw	r2,8(r19)
    f414:	14400117 	ldw	r17,4(r2)
    f418:	00bfff04 	movi	r2,-4
    f41c:	88a2703a 	and	r17,r17,r2
    f420:	8c21c83a 	sub	r16,r17,r16
    f424:	8403fbc4 	addi	r16,r16,4079
    f428:	8020d33a 	srli	r16,r16,12
    f42c:	0083ffc4 	movi	r2,4095
    f430:	843fffc4 	addi	r16,r16,-1
    f434:	8020933a 	slli	r16,r16,12
    f438:	1400060e 	bge	r2,r16,f454 <_malloc_trim_r+0x70>
    f43c:	000b883a 	mov	r5,zero
    f440:	9009883a 	mov	r4,r18
    f444:	00121140 	call	12114 <_sbrk_r>
    f448:	98c00217 	ldw	r3,8(r19)
    f44c:	1c47883a 	add	r3,r3,r17
    f450:	10c00a26 	beq	r2,r3,f47c <_malloc_trim_r+0x98>
    f454:	9009883a 	mov	r4,r18
    f458:	00170a80 	call	170a8 <__malloc_unlock>
    f45c:	0005883a 	mov	r2,zero
    f460:	dfc00417 	ldw	ra,16(sp)
    f464:	dcc00317 	ldw	r19,12(sp)
    f468:	dc800217 	ldw	r18,8(sp)
    f46c:	dc400117 	ldw	r17,4(sp)
    f470:	dc000017 	ldw	r16,0(sp)
    f474:	dec00504 	addi	sp,sp,20
    f478:	f800283a 	ret
    f47c:	040bc83a 	sub	r5,zero,r16
    f480:	9009883a 	mov	r4,r18
    f484:	00121140 	call	12114 <_sbrk_r>
    f488:	00ffffc4 	movi	r3,-1
    f48c:	10c00d26 	beq	r2,r3,f4c4 <_malloc_trim_r+0xe0>
    f490:	00c20234 	movhi	r3,2056
    f494:	18feb304 	addi	r3,r3,-1332
    f498:	18800017 	ldw	r2,0(r3)
    f49c:	99000217 	ldw	r4,8(r19)
    f4a0:	8c23c83a 	sub	r17,r17,r16
    f4a4:	8c400054 	ori	r17,r17,1
    f4a8:	1421c83a 	sub	r16,r2,r16
    f4ac:	24400115 	stw	r17,4(r4)
    f4b0:	9009883a 	mov	r4,r18
    f4b4:	1c000015 	stw	r16,0(r3)
    f4b8:	00170a80 	call	170a8 <__malloc_unlock>
    f4bc:	00800044 	movi	r2,1
    f4c0:	003fe706 	br	f460 <__alt_data_end+0xf000f460>
    f4c4:	000b883a 	mov	r5,zero
    f4c8:	9009883a 	mov	r4,r18
    f4cc:	00121140 	call	12114 <_sbrk_r>
    f4d0:	99000217 	ldw	r4,8(r19)
    f4d4:	014003c4 	movi	r5,15
    f4d8:	1107c83a 	sub	r3,r2,r4
    f4dc:	28ffdd0e 	bge	r5,r3,f454 <__alt_data_end+0xf000f454>
    f4e0:	01420034 	movhi	r5,2048
    f4e4:	2949f604 	addi	r5,r5,10200
    f4e8:	29400017 	ldw	r5,0(r5)
    f4ec:	18c00054 	ori	r3,r3,1
    f4f0:	20c00115 	stw	r3,4(r4)
    f4f4:	00c20234 	movhi	r3,2056
    f4f8:	1145c83a 	sub	r2,r2,r5
    f4fc:	18feb304 	addi	r3,r3,-1332
    f500:	18800015 	stw	r2,0(r3)
    f504:	003fd306 	br	f454 <__alt_data_end+0xf000f454>

0000f508 <_free_r>:
    f508:	28004126 	beq	r5,zero,f610 <_free_r+0x108>
    f50c:	defffd04 	addi	sp,sp,-12
    f510:	dc400115 	stw	r17,4(sp)
    f514:	dc000015 	stw	r16,0(sp)
    f518:	2023883a 	mov	r17,r4
    f51c:	2821883a 	mov	r16,r5
    f520:	dfc00215 	stw	ra,8(sp)
    f524:	00170840 	call	17084 <__malloc_lock>
    f528:	81ffff17 	ldw	r7,-4(r16)
    f52c:	00bfff84 	movi	r2,-2
    f530:	01020034 	movhi	r4,2048
    f534:	81bffe04 	addi	r6,r16,-8
    f538:	3884703a 	and	r2,r7,r2
    f53c:	21038604 	addi	r4,r4,3608
    f540:	308b883a 	add	r5,r6,r2
    f544:	2a400117 	ldw	r9,4(r5)
    f548:	22000217 	ldw	r8,8(r4)
    f54c:	00ffff04 	movi	r3,-4
    f550:	48c6703a 	and	r3,r9,r3
    f554:	2a005726 	beq	r5,r8,f6b4 <_free_r+0x1ac>
    f558:	28c00115 	stw	r3,4(r5)
    f55c:	39c0004c 	andi	r7,r7,1
    f560:	3800091e 	bne	r7,zero,f588 <_free_r+0x80>
    f564:	823ffe17 	ldw	r8,-8(r16)
    f568:	22400204 	addi	r9,r4,8
    f56c:	320dc83a 	sub	r6,r6,r8
    f570:	31c00217 	ldw	r7,8(r6)
    f574:	1205883a 	add	r2,r2,r8
    f578:	3a406526 	beq	r7,r9,f710 <_free_r+0x208>
    f57c:	32000317 	ldw	r8,12(r6)
    f580:	3a000315 	stw	r8,12(r7)
    f584:	41c00215 	stw	r7,8(r8)
    f588:	28cf883a 	add	r7,r5,r3
    f58c:	39c00117 	ldw	r7,4(r7)
    f590:	39c0004c 	andi	r7,r7,1
    f594:	38003a26 	beq	r7,zero,f680 <_free_r+0x178>
    f598:	10c00054 	ori	r3,r2,1
    f59c:	30c00115 	stw	r3,4(r6)
    f5a0:	3087883a 	add	r3,r6,r2
    f5a4:	18800015 	stw	r2,0(r3)
    f5a8:	00c07fc4 	movi	r3,511
    f5ac:	18801936 	bltu	r3,r2,f614 <_free_r+0x10c>
    f5b0:	1004d0fa 	srli	r2,r2,3
    f5b4:	01c00044 	movi	r7,1
    f5b8:	21400117 	ldw	r5,4(r4)
    f5bc:	10c00044 	addi	r3,r2,1
    f5c0:	18c7883a 	add	r3,r3,r3
    f5c4:	1005d0ba 	srai	r2,r2,2
    f5c8:	18c7883a 	add	r3,r3,r3
    f5cc:	18c7883a 	add	r3,r3,r3
    f5d0:	1907883a 	add	r3,r3,r4
    f5d4:	3884983a 	sll	r2,r7,r2
    f5d8:	19c00017 	ldw	r7,0(r3)
    f5dc:	1a3ffe04 	addi	r8,r3,-8
    f5e0:	1144b03a 	or	r2,r2,r5
    f5e4:	32000315 	stw	r8,12(r6)
    f5e8:	31c00215 	stw	r7,8(r6)
    f5ec:	20800115 	stw	r2,4(r4)
    f5f0:	19800015 	stw	r6,0(r3)
    f5f4:	39800315 	stw	r6,12(r7)
    f5f8:	8809883a 	mov	r4,r17
    f5fc:	dfc00217 	ldw	ra,8(sp)
    f600:	dc400117 	ldw	r17,4(sp)
    f604:	dc000017 	ldw	r16,0(sp)
    f608:	dec00304 	addi	sp,sp,12
    f60c:	00170a81 	jmpi	170a8 <__malloc_unlock>
    f610:	f800283a 	ret
    f614:	100ad27a 	srli	r5,r2,9
    f618:	00c00104 	movi	r3,4
    f61c:	19404a36 	bltu	r3,r5,f748 <_free_r+0x240>
    f620:	100ad1ba 	srli	r5,r2,6
    f624:	28c00e44 	addi	r3,r5,57
    f628:	18c7883a 	add	r3,r3,r3
    f62c:	29400e04 	addi	r5,r5,56
    f630:	18c7883a 	add	r3,r3,r3
    f634:	18c7883a 	add	r3,r3,r3
    f638:	1909883a 	add	r4,r3,r4
    f63c:	20c00017 	ldw	r3,0(r4)
    f640:	01c20034 	movhi	r7,2048
    f644:	213ffe04 	addi	r4,r4,-8
    f648:	39c38604 	addi	r7,r7,3608
    f64c:	20c04426 	beq	r4,r3,f760 <_free_r+0x258>
    f650:	01ffff04 	movi	r7,-4
    f654:	19400117 	ldw	r5,4(r3)
    f658:	29ca703a 	and	r5,r5,r7
    f65c:	1140022e 	bgeu	r2,r5,f668 <_free_r+0x160>
    f660:	18c00217 	ldw	r3,8(r3)
    f664:	20fffb1e 	bne	r4,r3,f654 <__alt_data_end+0xf000f654>
    f668:	19000317 	ldw	r4,12(r3)
    f66c:	31000315 	stw	r4,12(r6)
    f670:	30c00215 	stw	r3,8(r6)
    f674:	21800215 	stw	r6,8(r4)
    f678:	19800315 	stw	r6,12(r3)
    f67c:	003fde06 	br	f5f8 <__alt_data_end+0xf000f5f8>
    f680:	29c00217 	ldw	r7,8(r5)
    f684:	10c5883a 	add	r2,r2,r3
    f688:	00c20034 	movhi	r3,2048
    f68c:	18c38804 	addi	r3,r3,3616
    f690:	38c03b26 	beq	r7,r3,f780 <_free_r+0x278>
    f694:	2a000317 	ldw	r8,12(r5)
    f698:	11400054 	ori	r5,r2,1
    f69c:	3087883a 	add	r3,r6,r2
    f6a0:	3a000315 	stw	r8,12(r7)
    f6a4:	41c00215 	stw	r7,8(r8)
    f6a8:	31400115 	stw	r5,4(r6)
    f6ac:	18800015 	stw	r2,0(r3)
    f6b0:	003fbd06 	br	f5a8 <__alt_data_end+0xf000f5a8>
    f6b4:	39c0004c 	andi	r7,r7,1
    f6b8:	10c5883a 	add	r2,r2,r3
    f6bc:	3800071e 	bne	r7,zero,f6dc <_free_r+0x1d4>
    f6c0:	81fffe17 	ldw	r7,-8(r16)
    f6c4:	31cdc83a 	sub	r6,r6,r7
    f6c8:	30c00317 	ldw	r3,12(r6)
    f6cc:	31400217 	ldw	r5,8(r6)
    f6d0:	11c5883a 	add	r2,r2,r7
    f6d4:	28c00315 	stw	r3,12(r5)
    f6d8:	19400215 	stw	r5,8(r3)
    f6dc:	10c00054 	ori	r3,r2,1
    f6e0:	30c00115 	stw	r3,4(r6)
    f6e4:	00c20034 	movhi	r3,2048
    f6e8:	18c9f704 	addi	r3,r3,10204
    f6ec:	18c00017 	ldw	r3,0(r3)
    f6f0:	21800215 	stw	r6,8(r4)
    f6f4:	10ffc036 	bltu	r2,r3,f5f8 <__alt_data_end+0xf000f5f8>
    f6f8:	00820034 	movhi	r2,2048
    f6fc:	108a3804 	addi	r2,r2,10464
    f700:	11400017 	ldw	r5,0(r2)
    f704:	8809883a 	mov	r4,r17
    f708:	000f3e40 	call	f3e4 <_malloc_trim_r>
    f70c:	003fba06 	br	f5f8 <__alt_data_end+0xf000f5f8>
    f710:	28c9883a 	add	r4,r5,r3
    f714:	21000117 	ldw	r4,4(r4)
    f718:	2100004c 	andi	r4,r4,1
    f71c:	2000391e 	bne	r4,zero,f804 <_free_r+0x2fc>
    f720:	29c00217 	ldw	r7,8(r5)
    f724:	29000317 	ldw	r4,12(r5)
    f728:	1885883a 	add	r2,r3,r2
    f72c:	10c00054 	ori	r3,r2,1
    f730:	39000315 	stw	r4,12(r7)
    f734:	21c00215 	stw	r7,8(r4)
    f738:	30c00115 	stw	r3,4(r6)
    f73c:	308d883a 	add	r6,r6,r2
    f740:	30800015 	stw	r2,0(r6)
    f744:	003fac06 	br	f5f8 <__alt_data_end+0xf000f5f8>
    f748:	00c00504 	movi	r3,20
    f74c:	19401536 	bltu	r3,r5,f7a4 <_free_r+0x29c>
    f750:	28c01704 	addi	r3,r5,92
    f754:	18c7883a 	add	r3,r3,r3
    f758:	294016c4 	addi	r5,r5,91
    f75c:	003fb406 	br	f630 <__alt_data_end+0xf000f630>
    f760:	280bd0ba 	srai	r5,r5,2
    f764:	00c00044 	movi	r3,1
    f768:	38800117 	ldw	r2,4(r7)
    f76c:	194a983a 	sll	r5,r3,r5
    f770:	2007883a 	mov	r3,r4
    f774:	2884b03a 	or	r2,r5,r2
    f778:	38800115 	stw	r2,4(r7)
    f77c:	003fbb06 	br	f66c <__alt_data_end+0xf000f66c>
    f780:	21800515 	stw	r6,20(r4)
    f784:	21800415 	stw	r6,16(r4)
    f788:	10c00054 	ori	r3,r2,1
    f78c:	31c00315 	stw	r7,12(r6)
    f790:	31c00215 	stw	r7,8(r6)
    f794:	30c00115 	stw	r3,4(r6)
    f798:	308d883a 	add	r6,r6,r2
    f79c:	30800015 	stw	r2,0(r6)
    f7a0:	003f9506 	br	f5f8 <__alt_data_end+0xf000f5f8>
    f7a4:	00c01504 	movi	r3,84
    f7a8:	19400536 	bltu	r3,r5,f7c0 <_free_r+0x2b8>
    f7ac:	100ad33a 	srli	r5,r2,12
    f7b0:	28c01bc4 	addi	r3,r5,111
    f7b4:	18c7883a 	add	r3,r3,r3
    f7b8:	29401b84 	addi	r5,r5,110
    f7bc:	003f9c06 	br	f630 <__alt_data_end+0xf000f630>
    f7c0:	00c05504 	movi	r3,340
    f7c4:	19400536 	bltu	r3,r5,f7dc <_free_r+0x2d4>
    f7c8:	100ad3fa 	srli	r5,r2,15
    f7cc:	28c01e04 	addi	r3,r5,120
    f7d0:	18c7883a 	add	r3,r3,r3
    f7d4:	29401dc4 	addi	r5,r5,119
    f7d8:	003f9506 	br	f630 <__alt_data_end+0xf000f630>
    f7dc:	00c15504 	movi	r3,1364
    f7e0:	19400536 	bltu	r3,r5,f7f8 <_free_r+0x2f0>
    f7e4:	100ad4ba 	srli	r5,r2,18
    f7e8:	28c01f44 	addi	r3,r5,125
    f7ec:	18c7883a 	add	r3,r3,r3
    f7f0:	29401f04 	addi	r5,r5,124
    f7f4:	003f8e06 	br	f630 <__alt_data_end+0xf000f630>
    f7f8:	00c03f84 	movi	r3,254
    f7fc:	01401f84 	movi	r5,126
    f800:	003f8b06 	br	f630 <__alt_data_end+0xf000f630>
    f804:	10c00054 	ori	r3,r2,1
    f808:	30c00115 	stw	r3,4(r6)
    f80c:	308d883a 	add	r6,r6,r2
    f810:	30800015 	stw	r2,0(r6)
    f814:	003f7806 	br	f5f8 <__alt_data_end+0xf000f5f8>

0000f818 <__sfvwrite_r>:
    f818:	30800217 	ldw	r2,8(r6)
    f81c:	10006726 	beq	r2,zero,f9bc <__sfvwrite_r+0x1a4>
    f820:	28c0030b 	ldhu	r3,12(r5)
    f824:	defff404 	addi	sp,sp,-48
    f828:	dd400715 	stw	r21,28(sp)
    f82c:	dd000615 	stw	r20,24(sp)
    f830:	dc000215 	stw	r16,8(sp)
    f834:	dfc00b15 	stw	ra,44(sp)
    f838:	df000a15 	stw	fp,40(sp)
    f83c:	ddc00915 	stw	r23,36(sp)
    f840:	dd800815 	stw	r22,32(sp)
    f844:	dcc00515 	stw	r19,20(sp)
    f848:	dc800415 	stw	r18,16(sp)
    f84c:	dc400315 	stw	r17,12(sp)
    f850:	1880020c 	andi	r2,r3,8
    f854:	2821883a 	mov	r16,r5
    f858:	202b883a 	mov	r21,r4
    f85c:	3029883a 	mov	r20,r6
    f860:	10002726 	beq	r2,zero,f900 <__sfvwrite_r+0xe8>
    f864:	28800417 	ldw	r2,16(r5)
    f868:	10002526 	beq	r2,zero,f900 <__sfvwrite_r+0xe8>
    f86c:	1880008c 	andi	r2,r3,2
    f870:	a4400017 	ldw	r17,0(r20)
    f874:	10002a26 	beq	r2,zero,f920 <__sfvwrite_r+0x108>
    f878:	05a00034 	movhi	r22,32768
    f87c:	0027883a 	mov	r19,zero
    f880:	0025883a 	mov	r18,zero
    f884:	b5bf0004 	addi	r22,r22,-1024
    f888:	980d883a 	mov	r6,r19
    f88c:	a809883a 	mov	r4,r21
    f890:	90004626 	beq	r18,zero,f9ac <__sfvwrite_r+0x194>
    f894:	900f883a 	mov	r7,r18
    f898:	b480022e 	bgeu	r22,r18,f8a4 <__sfvwrite_r+0x8c>
    f89c:	01e00034 	movhi	r7,32768
    f8a0:	39ff0004 	addi	r7,r7,-1024
    f8a4:	80800917 	ldw	r2,36(r16)
    f8a8:	81400717 	ldw	r5,28(r16)
    f8ac:	103ee83a 	callr	r2
    f8b0:	0080570e 	bge	zero,r2,fa10 <__sfvwrite_r+0x1f8>
    f8b4:	a0c00217 	ldw	r3,8(r20)
    f8b8:	98a7883a 	add	r19,r19,r2
    f8bc:	90a5c83a 	sub	r18,r18,r2
    f8c0:	1885c83a 	sub	r2,r3,r2
    f8c4:	a0800215 	stw	r2,8(r20)
    f8c8:	103fef1e 	bne	r2,zero,f888 <__alt_data_end+0xf000f888>
    f8cc:	0005883a 	mov	r2,zero
    f8d0:	dfc00b17 	ldw	ra,44(sp)
    f8d4:	df000a17 	ldw	fp,40(sp)
    f8d8:	ddc00917 	ldw	r23,36(sp)
    f8dc:	dd800817 	ldw	r22,32(sp)
    f8e0:	dd400717 	ldw	r21,28(sp)
    f8e4:	dd000617 	ldw	r20,24(sp)
    f8e8:	dcc00517 	ldw	r19,20(sp)
    f8ec:	dc800417 	ldw	r18,16(sp)
    f8f0:	dc400317 	ldw	r17,12(sp)
    f8f4:	dc000217 	ldw	r16,8(sp)
    f8f8:	dec00c04 	addi	sp,sp,48
    f8fc:	f800283a 	ret
    f900:	800b883a 	mov	r5,r16
    f904:	a809883a 	mov	r4,r21
    f908:	000d3c00 	call	d3c0 <__swsetup_r>
    f90c:	1000eb1e 	bne	r2,zero,fcbc <__sfvwrite_r+0x4a4>
    f910:	80c0030b 	ldhu	r3,12(r16)
    f914:	a4400017 	ldw	r17,0(r20)
    f918:	1880008c 	andi	r2,r3,2
    f91c:	103fd61e 	bne	r2,zero,f878 <__alt_data_end+0xf000f878>
    f920:	1880004c 	andi	r2,r3,1
    f924:	10003f1e 	bne	r2,zero,fa24 <__sfvwrite_r+0x20c>
    f928:	0039883a 	mov	fp,zero
    f92c:	0025883a 	mov	r18,zero
    f930:	90001a26 	beq	r18,zero,f99c <__sfvwrite_r+0x184>
    f934:	1880800c 	andi	r2,r3,512
    f938:	84c00217 	ldw	r19,8(r16)
    f93c:	10002126 	beq	r2,zero,f9c4 <__sfvwrite_r+0x1ac>
    f940:	982f883a 	mov	r23,r19
    f944:	94c09336 	bltu	r18,r19,fb94 <__sfvwrite_r+0x37c>
    f948:	1881200c 	andi	r2,r3,1152
    f94c:	10009e1e 	bne	r2,zero,fbc8 <__sfvwrite_r+0x3b0>
    f950:	81000017 	ldw	r4,0(r16)
    f954:	b80d883a 	mov	r6,r23
    f958:	e00b883a 	mov	r5,fp
    f95c:	00109e40 	call	109e4 <memmove>
    f960:	80c00217 	ldw	r3,8(r16)
    f964:	81000017 	ldw	r4,0(r16)
    f968:	9005883a 	mov	r2,r18
    f96c:	1ce7c83a 	sub	r19,r3,r19
    f970:	25cf883a 	add	r7,r4,r23
    f974:	84c00215 	stw	r19,8(r16)
    f978:	81c00015 	stw	r7,0(r16)
    f97c:	a0c00217 	ldw	r3,8(r20)
    f980:	e0b9883a 	add	fp,fp,r2
    f984:	90a5c83a 	sub	r18,r18,r2
    f988:	18a7c83a 	sub	r19,r3,r2
    f98c:	a4c00215 	stw	r19,8(r20)
    f990:	983fce26 	beq	r19,zero,f8cc <__alt_data_end+0xf000f8cc>
    f994:	80c0030b 	ldhu	r3,12(r16)
    f998:	903fe61e 	bne	r18,zero,f934 <__alt_data_end+0xf000f934>
    f99c:	8f000017 	ldw	fp,0(r17)
    f9a0:	8c800117 	ldw	r18,4(r17)
    f9a4:	8c400204 	addi	r17,r17,8
    f9a8:	003fe106 	br	f930 <__alt_data_end+0xf000f930>
    f9ac:	8cc00017 	ldw	r19,0(r17)
    f9b0:	8c800117 	ldw	r18,4(r17)
    f9b4:	8c400204 	addi	r17,r17,8
    f9b8:	003fb306 	br	f888 <__alt_data_end+0xf000f888>
    f9bc:	0005883a 	mov	r2,zero
    f9c0:	f800283a 	ret
    f9c4:	81000017 	ldw	r4,0(r16)
    f9c8:	80800417 	ldw	r2,16(r16)
    f9cc:	11005736 	bltu	r2,r4,fb2c <__sfvwrite_r+0x314>
    f9d0:	85c00517 	ldw	r23,20(r16)
    f9d4:	95c05536 	bltu	r18,r23,fb2c <__sfvwrite_r+0x314>
    f9d8:	00a00034 	movhi	r2,32768
    f9dc:	10bfffc4 	addi	r2,r2,-1
    f9e0:	9009883a 	mov	r4,r18
    f9e4:	1480012e 	bgeu	r2,r18,f9ec <__sfvwrite_r+0x1d4>
    f9e8:	1009883a 	mov	r4,r2
    f9ec:	b80b883a 	mov	r5,r23
    f9f0:	00087600 	call	8760 <__divsi3>
    f9f4:	15cf383a 	mul	r7,r2,r23
    f9f8:	81400717 	ldw	r5,28(r16)
    f9fc:	80800917 	ldw	r2,36(r16)
    fa00:	e00d883a 	mov	r6,fp
    fa04:	a809883a 	mov	r4,r21
    fa08:	103ee83a 	callr	r2
    fa0c:	00bfdb16 	blt	zero,r2,f97c <__alt_data_end+0xf000f97c>
    fa10:	8080030b 	ldhu	r2,12(r16)
    fa14:	10801014 	ori	r2,r2,64
    fa18:	8080030d 	sth	r2,12(r16)
    fa1c:	00bfffc4 	movi	r2,-1
    fa20:	003fab06 	br	f8d0 <__alt_data_end+0xf000f8d0>
    fa24:	0027883a 	mov	r19,zero
    fa28:	0011883a 	mov	r8,zero
    fa2c:	0039883a 	mov	fp,zero
    fa30:	0025883a 	mov	r18,zero
    fa34:	90001f26 	beq	r18,zero,fab4 <__sfvwrite_r+0x29c>
    fa38:	40005a26 	beq	r8,zero,fba4 <__sfvwrite_r+0x38c>
    fa3c:	982d883a 	mov	r22,r19
    fa40:	94c0012e 	bgeu	r18,r19,fa48 <__sfvwrite_r+0x230>
    fa44:	902d883a 	mov	r22,r18
    fa48:	81000017 	ldw	r4,0(r16)
    fa4c:	80800417 	ldw	r2,16(r16)
    fa50:	b02f883a 	mov	r23,r22
    fa54:	81c00517 	ldw	r7,20(r16)
    fa58:	1100032e 	bgeu	r2,r4,fa68 <__sfvwrite_r+0x250>
    fa5c:	80c00217 	ldw	r3,8(r16)
    fa60:	38c7883a 	add	r3,r7,r3
    fa64:	1d801816 	blt	r3,r22,fac8 <__sfvwrite_r+0x2b0>
    fa68:	b1c03e16 	blt	r22,r7,fb64 <__sfvwrite_r+0x34c>
    fa6c:	80800917 	ldw	r2,36(r16)
    fa70:	81400717 	ldw	r5,28(r16)
    fa74:	e00d883a 	mov	r6,fp
    fa78:	da000115 	stw	r8,4(sp)
    fa7c:	a809883a 	mov	r4,r21
    fa80:	103ee83a 	callr	r2
    fa84:	102f883a 	mov	r23,r2
    fa88:	da000117 	ldw	r8,4(sp)
    fa8c:	00bfe00e 	bge	zero,r2,fa10 <__alt_data_end+0xf000fa10>
    fa90:	9de7c83a 	sub	r19,r19,r23
    fa94:	98001f26 	beq	r19,zero,fb14 <__sfvwrite_r+0x2fc>
    fa98:	a0800217 	ldw	r2,8(r20)
    fa9c:	e5f9883a 	add	fp,fp,r23
    faa0:	95e5c83a 	sub	r18,r18,r23
    faa4:	15efc83a 	sub	r23,r2,r23
    faa8:	a5c00215 	stw	r23,8(r20)
    faac:	b83f8726 	beq	r23,zero,f8cc <__alt_data_end+0xf000f8cc>
    fab0:	903fe11e 	bne	r18,zero,fa38 <__alt_data_end+0xf000fa38>
    fab4:	8f000017 	ldw	fp,0(r17)
    fab8:	8c800117 	ldw	r18,4(r17)
    fabc:	0011883a 	mov	r8,zero
    fac0:	8c400204 	addi	r17,r17,8
    fac4:	003fdb06 	br	fa34 <__alt_data_end+0xf000fa34>
    fac8:	180d883a 	mov	r6,r3
    facc:	e00b883a 	mov	r5,fp
    fad0:	da000115 	stw	r8,4(sp)
    fad4:	d8c00015 	stw	r3,0(sp)
    fad8:	00109e40 	call	109e4 <memmove>
    fadc:	d8c00017 	ldw	r3,0(sp)
    fae0:	80800017 	ldw	r2,0(r16)
    fae4:	800b883a 	mov	r5,r16
    fae8:	a809883a 	mov	r4,r21
    faec:	10c5883a 	add	r2,r2,r3
    faf0:	80800015 	stw	r2,0(r16)
    faf4:	d8c00015 	stw	r3,0(sp)
    faf8:	000efb80 	call	efb8 <_fflush_r>
    fafc:	d8c00017 	ldw	r3,0(sp)
    fb00:	da000117 	ldw	r8,4(sp)
    fb04:	103fc21e 	bne	r2,zero,fa10 <__alt_data_end+0xf000fa10>
    fb08:	182f883a 	mov	r23,r3
    fb0c:	9de7c83a 	sub	r19,r19,r23
    fb10:	983fe11e 	bne	r19,zero,fa98 <__alt_data_end+0xf000fa98>
    fb14:	800b883a 	mov	r5,r16
    fb18:	a809883a 	mov	r4,r21
    fb1c:	000efb80 	call	efb8 <_fflush_r>
    fb20:	103fbb1e 	bne	r2,zero,fa10 <__alt_data_end+0xf000fa10>
    fb24:	0011883a 	mov	r8,zero
    fb28:	003fdb06 	br	fa98 <__alt_data_end+0xf000fa98>
    fb2c:	94c0012e 	bgeu	r18,r19,fb34 <__sfvwrite_r+0x31c>
    fb30:	9027883a 	mov	r19,r18
    fb34:	980d883a 	mov	r6,r19
    fb38:	e00b883a 	mov	r5,fp
    fb3c:	00109e40 	call	109e4 <memmove>
    fb40:	80800217 	ldw	r2,8(r16)
    fb44:	80c00017 	ldw	r3,0(r16)
    fb48:	14c5c83a 	sub	r2,r2,r19
    fb4c:	1cc7883a 	add	r3,r3,r19
    fb50:	80800215 	stw	r2,8(r16)
    fb54:	80c00015 	stw	r3,0(r16)
    fb58:	10004326 	beq	r2,zero,fc68 <__sfvwrite_r+0x450>
    fb5c:	9805883a 	mov	r2,r19
    fb60:	003f8606 	br	f97c <__alt_data_end+0xf000f97c>
    fb64:	b00d883a 	mov	r6,r22
    fb68:	e00b883a 	mov	r5,fp
    fb6c:	da000115 	stw	r8,4(sp)
    fb70:	00109e40 	call	109e4 <memmove>
    fb74:	80800217 	ldw	r2,8(r16)
    fb78:	80c00017 	ldw	r3,0(r16)
    fb7c:	da000117 	ldw	r8,4(sp)
    fb80:	1585c83a 	sub	r2,r2,r22
    fb84:	1dad883a 	add	r22,r3,r22
    fb88:	80800215 	stw	r2,8(r16)
    fb8c:	85800015 	stw	r22,0(r16)
    fb90:	003fbf06 	br	fa90 <__alt_data_end+0xf000fa90>
    fb94:	81000017 	ldw	r4,0(r16)
    fb98:	9027883a 	mov	r19,r18
    fb9c:	902f883a 	mov	r23,r18
    fba0:	003f6c06 	br	f954 <__alt_data_end+0xf000f954>
    fba4:	900d883a 	mov	r6,r18
    fba8:	01400284 	movi	r5,10
    fbac:	e009883a 	mov	r4,fp
    fbb0:	00109000 	call	10900 <memchr>
    fbb4:	10003e26 	beq	r2,zero,fcb0 <__sfvwrite_r+0x498>
    fbb8:	10800044 	addi	r2,r2,1
    fbbc:	1727c83a 	sub	r19,r2,fp
    fbc0:	02000044 	movi	r8,1
    fbc4:	003f9d06 	br	fa3c <__alt_data_end+0xf000fa3c>
    fbc8:	80800517 	ldw	r2,20(r16)
    fbcc:	81400417 	ldw	r5,16(r16)
    fbd0:	81c00017 	ldw	r7,0(r16)
    fbd4:	10a7883a 	add	r19,r2,r2
    fbd8:	9885883a 	add	r2,r19,r2
    fbdc:	1026d7fa 	srli	r19,r2,31
    fbe0:	396dc83a 	sub	r22,r7,r5
    fbe4:	b1000044 	addi	r4,r22,1
    fbe8:	9885883a 	add	r2,r19,r2
    fbec:	1027d07a 	srai	r19,r2,1
    fbf0:	2485883a 	add	r2,r4,r18
    fbf4:	980d883a 	mov	r6,r19
    fbf8:	9880022e 	bgeu	r19,r2,fc04 <__sfvwrite_r+0x3ec>
    fbfc:	1027883a 	mov	r19,r2
    fc00:	100d883a 	mov	r6,r2
    fc04:	18c1000c 	andi	r3,r3,1024
    fc08:	18001c26 	beq	r3,zero,fc7c <__sfvwrite_r+0x464>
    fc0c:	300b883a 	mov	r5,r6
    fc10:	a809883a 	mov	r4,r21
    fc14:	00100f40 	call	100f4 <_malloc_r>
    fc18:	102f883a 	mov	r23,r2
    fc1c:	10002926 	beq	r2,zero,fcc4 <__sfvwrite_r+0x4ac>
    fc20:	81400417 	ldw	r5,16(r16)
    fc24:	b00d883a 	mov	r6,r22
    fc28:	1009883a 	mov	r4,r2
    fc2c:	00089900 	call	8990 <memcpy>
    fc30:	8080030b 	ldhu	r2,12(r16)
    fc34:	00fedfc4 	movi	r3,-1153
    fc38:	10c4703a 	and	r2,r2,r3
    fc3c:	10802014 	ori	r2,r2,128
    fc40:	8080030d 	sth	r2,12(r16)
    fc44:	bd89883a 	add	r4,r23,r22
    fc48:	9d8fc83a 	sub	r7,r19,r22
    fc4c:	85c00415 	stw	r23,16(r16)
    fc50:	84c00515 	stw	r19,20(r16)
    fc54:	81000015 	stw	r4,0(r16)
    fc58:	9027883a 	mov	r19,r18
    fc5c:	81c00215 	stw	r7,8(r16)
    fc60:	902f883a 	mov	r23,r18
    fc64:	003f3b06 	br	f954 <__alt_data_end+0xf000f954>
    fc68:	800b883a 	mov	r5,r16
    fc6c:	a809883a 	mov	r4,r21
    fc70:	000efb80 	call	efb8 <_fflush_r>
    fc74:	103fb926 	beq	r2,zero,fb5c <__alt_data_end+0xf000fb5c>
    fc78:	003f6506 	br	fa10 <__alt_data_end+0xf000fa10>
    fc7c:	a809883a 	mov	r4,r21
    fc80:	0011b3c0 	call	11b3c <_realloc_r>
    fc84:	102f883a 	mov	r23,r2
    fc88:	103fee1e 	bne	r2,zero,fc44 <__alt_data_end+0xf000fc44>
    fc8c:	81400417 	ldw	r5,16(r16)
    fc90:	a809883a 	mov	r4,r21
    fc94:	000f5080 	call	f508 <_free_r>
    fc98:	8080030b 	ldhu	r2,12(r16)
    fc9c:	00ffdfc4 	movi	r3,-129
    fca0:	1884703a 	and	r2,r3,r2
    fca4:	00c00304 	movi	r3,12
    fca8:	a8c00015 	stw	r3,0(r21)
    fcac:	003f5906 	br	fa14 <__alt_data_end+0xf000fa14>
    fcb0:	94c00044 	addi	r19,r18,1
    fcb4:	02000044 	movi	r8,1
    fcb8:	003f6006 	br	fa3c <__alt_data_end+0xf000fa3c>
    fcbc:	00bfffc4 	movi	r2,-1
    fcc0:	003f0306 	br	f8d0 <__alt_data_end+0xf000f8d0>
    fcc4:	00800304 	movi	r2,12
    fcc8:	a8800015 	stw	r2,0(r21)
    fccc:	8080030b 	ldhu	r2,12(r16)
    fcd0:	003f5006 	br	fa14 <__alt_data_end+0xf000fa14>

0000fcd4 <_fwalk>:
    fcd4:	defff704 	addi	sp,sp,-36
    fcd8:	dd000415 	stw	r20,16(sp)
    fcdc:	dfc00815 	stw	ra,32(sp)
    fce0:	ddc00715 	stw	r23,28(sp)
    fce4:	dd800615 	stw	r22,24(sp)
    fce8:	dd400515 	stw	r21,20(sp)
    fcec:	dcc00315 	stw	r19,12(sp)
    fcf0:	dc800215 	stw	r18,8(sp)
    fcf4:	dc400115 	stw	r17,4(sp)
    fcf8:	dc000015 	stw	r16,0(sp)
    fcfc:	2500b804 	addi	r20,r4,736
    fd00:	a0002326 	beq	r20,zero,fd90 <_fwalk+0xbc>
    fd04:	282b883a 	mov	r21,r5
    fd08:	002f883a 	mov	r23,zero
    fd0c:	05800044 	movi	r22,1
    fd10:	04ffffc4 	movi	r19,-1
    fd14:	a4400117 	ldw	r17,4(r20)
    fd18:	a4800217 	ldw	r18,8(r20)
    fd1c:	8c7fffc4 	addi	r17,r17,-1
    fd20:	88000d16 	blt	r17,zero,fd58 <_fwalk+0x84>
    fd24:	94000304 	addi	r16,r18,12
    fd28:	94800384 	addi	r18,r18,14
    fd2c:	8080000b 	ldhu	r2,0(r16)
    fd30:	8c7fffc4 	addi	r17,r17,-1
    fd34:	813ffd04 	addi	r4,r16,-12
    fd38:	b080042e 	bgeu	r22,r2,fd4c <_fwalk+0x78>
    fd3c:	9080000f 	ldh	r2,0(r18)
    fd40:	14c00226 	beq	r2,r19,fd4c <_fwalk+0x78>
    fd44:	a83ee83a 	callr	r21
    fd48:	b8aeb03a 	or	r23,r23,r2
    fd4c:	84001a04 	addi	r16,r16,104
    fd50:	94801a04 	addi	r18,r18,104
    fd54:	8cfff51e 	bne	r17,r19,fd2c <__alt_data_end+0xf000fd2c>
    fd58:	a5000017 	ldw	r20,0(r20)
    fd5c:	a03fed1e 	bne	r20,zero,fd14 <__alt_data_end+0xf000fd14>
    fd60:	b805883a 	mov	r2,r23
    fd64:	dfc00817 	ldw	ra,32(sp)
    fd68:	ddc00717 	ldw	r23,28(sp)
    fd6c:	dd800617 	ldw	r22,24(sp)
    fd70:	dd400517 	ldw	r21,20(sp)
    fd74:	dd000417 	ldw	r20,16(sp)
    fd78:	dcc00317 	ldw	r19,12(sp)
    fd7c:	dc800217 	ldw	r18,8(sp)
    fd80:	dc400117 	ldw	r17,4(sp)
    fd84:	dc000017 	ldw	r16,0(sp)
    fd88:	dec00904 	addi	sp,sp,36
    fd8c:	f800283a 	ret
    fd90:	002f883a 	mov	r23,zero
    fd94:	003ff206 	br	fd60 <__alt_data_end+0xf000fd60>

0000fd98 <_fwalk_reent>:
    fd98:	defff704 	addi	sp,sp,-36
    fd9c:	dd000415 	stw	r20,16(sp)
    fda0:	dfc00815 	stw	ra,32(sp)
    fda4:	ddc00715 	stw	r23,28(sp)
    fda8:	dd800615 	stw	r22,24(sp)
    fdac:	dd400515 	stw	r21,20(sp)
    fdb0:	dcc00315 	stw	r19,12(sp)
    fdb4:	dc800215 	stw	r18,8(sp)
    fdb8:	dc400115 	stw	r17,4(sp)
    fdbc:	dc000015 	stw	r16,0(sp)
    fdc0:	2500b804 	addi	r20,r4,736
    fdc4:	a0002326 	beq	r20,zero,fe54 <_fwalk_reent+0xbc>
    fdc8:	282b883a 	mov	r21,r5
    fdcc:	2027883a 	mov	r19,r4
    fdd0:	002f883a 	mov	r23,zero
    fdd4:	05800044 	movi	r22,1
    fdd8:	04bfffc4 	movi	r18,-1
    fddc:	a4400117 	ldw	r17,4(r20)
    fde0:	a4000217 	ldw	r16,8(r20)
    fde4:	8c7fffc4 	addi	r17,r17,-1
    fde8:	88000c16 	blt	r17,zero,fe1c <_fwalk_reent+0x84>
    fdec:	84000304 	addi	r16,r16,12
    fdf0:	8080000b 	ldhu	r2,0(r16)
    fdf4:	8c7fffc4 	addi	r17,r17,-1
    fdf8:	817ffd04 	addi	r5,r16,-12
    fdfc:	b080052e 	bgeu	r22,r2,fe14 <_fwalk_reent+0x7c>
    fe00:	8080008f 	ldh	r2,2(r16)
    fe04:	9809883a 	mov	r4,r19
    fe08:	14800226 	beq	r2,r18,fe14 <_fwalk_reent+0x7c>
    fe0c:	a83ee83a 	callr	r21
    fe10:	b8aeb03a 	or	r23,r23,r2
    fe14:	84001a04 	addi	r16,r16,104
    fe18:	8cbff51e 	bne	r17,r18,fdf0 <__alt_data_end+0xf000fdf0>
    fe1c:	a5000017 	ldw	r20,0(r20)
    fe20:	a03fee1e 	bne	r20,zero,fddc <__alt_data_end+0xf000fddc>
    fe24:	b805883a 	mov	r2,r23
    fe28:	dfc00817 	ldw	ra,32(sp)
    fe2c:	ddc00717 	ldw	r23,28(sp)
    fe30:	dd800617 	ldw	r22,24(sp)
    fe34:	dd400517 	ldw	r21,20(sp)
    fe38:	dd000417 	ldw	r20,16(sp)
    fe3c:	dcc00317 	ldw	r19,12(sp)
    fe40:	dc800217 	ldw	r18,8(sp)
    fe44:	dc400117 	ldw	r17,4(sp)
    fe48:	dc000017 	ldw	r16,0(sp)
    fe4c:	dec00904 	addi	sp,sp,36
    fe50:	f800283a 	ret
    fe54:	002f883a 	mov	r23,zero
    fe58:	003ff206 	br	fe24 <__alt_data_end+0xf000fe24>

0000fe5c <_setlocale_r>:
    fe5c:	30001b26 	beq	r6,zero,fecc <_setlocale_r+0x70>
    fe60:	01420034 	movhi	r5,2048
    fe64:	defffe04 	addi	sp,sp,-8
    fe68:	29412904 	addi	r5,r5,1188
    fe6c:	3009883a 	mov	r4,r6
    fe70:	dc000015 	stw	r16,0(sp)
    fe74:	dfc00115 	stw	ra,4(sp)
    fe78:	3021883a 	mov	r16,r6
    fe7c:	00122a40 	call	122a4 <strcmp>
    fe80:	1000061e 	bne	r2,zero,fe9c <_setlocale_r+0x40>
    fe84:	00820034 	movhi	r2,2048
    fe88:	10812804 	addi	r2,r2,1184
    fe8c:	dfc00117 	ldw	ra,4(sp)
    fe90:	dc000017 	ldw	r16,0(sp)
    fe94:	dec00204 	addi	sp,sp,8
    fe98:	f800283a 	ret
    fe9c:	01420034 	movhi	r5,2048
    fea0:	29412804 	addi	r5,r5,1184
    fea4:	8009883a 	mov	r4,r16
    fea8:	00122a40 	call	122a4 <strcmp>
    feac:	103ff526 	beq	r2,zero,fe84 <__alt_data_end+0xf000fe84>
    feb0:	01420034 	movhi	r5,2048
    feb4:	29410b04 	addi	r5,r5,1068
    feb8:	8009883a 	mov	r4,r16
    febc:	00122a40 	call	122a4 <strcmp>
    fec0:	103ff026 	beq	r2,zero,fe84 <__alt_data_end+0xf000fe84>
    fec4:	0005883a 	mov	r2,zero
    fec8:	003ff006 	br	fe8c <__alt_data_end+0xf000fe8c>
    fecc:	00820034 	movhi	r2,2048
    fed0:	10812804 	addi	r2,r2,1184
    fed4:	f800283a 	ret

0000fed8 <__locale_charset>:
    fed8:	00820034 	movhi	r2,2048
    fedc:	10837004 	addi	r2,r2,3520
    fee0:	f800283a 	ret

0000fee4 <__locale_mb_cur_max>:
    fee4:	00820034 	movhi	r2,2048
    fee8:	1089f504 	addi	r2,r2,10196
    feec:	10800017 	ldw	r2,0(r2)
    fef0:	f800283a 	ret

0000fef4 <__locale_msgcharset>:
    fef4:	00820034 	movhi	r2,2048
    fef8:	10836804 	addi	r2,r2,3488
    fefc:	f800283a 	ret

0000ff00 <__locale_cjk_lang>:
    ff00:	0005883a 	mov	r2,zero
    ff04:	f800283a 	ret

0000ff08 <_localeconv_r>:
    ff08:	00820034 	movhi	r2,2048
    ff0c:	10837804 	addi	r2,r2,3552
    ff10:	f800283a 	ret

0000ff14 <setlocale>:
    ff14:	00820034 	movhi	r2,2048
    ff18:	1089f404 	addi	r2,r2,10192
    ff1c:	280d883a 	mov	r6,r5
    ff20:	200b883a 	mov	r5,r4
    ff24:	11000017 	ldw	r4,0(r2)
    ff28:	000fe5c1 	jmpi	fe5c <_setlocale_r>

0000ff2c <localeconv>:
    ff2c:	00820034 	movhi	r2,2048
    ff30:	10837804 	addi	r2,r2,3552
    ff34:	f800283a 	ret

0000ff38 <__smakebuf_r>:
    ff38:	2880030b 	ldhu	r2,12(r5)
    ff3c:	10c0008c 	andi	r3,r2,2
    ff40:	1800411e 	bne	r3,zero,10048 <__smakebuf_r+0x110>
    ff44:	deffec04 	addi	sp,sp,-80
    ff48:	dc000f15 	stw	r16,60(sp)
    ff4c:	2821883a 	mov	r16,r5
    ff50:	2940038f 	ldh	r5,14(r5)
    ff54:	dc401015 	stw	r17,64(sp)
    ff58:	dfc01315 	stw	ra,76(sp)
    ff5c:	dcc01215 	stw	r19,72(sp)
    ff60:	dc801115 	stw	r18,68(sp)
    ff64:	2023883a 	mov	r17,r4
    ff68:	28001c16 	blt	r5,zero,ffdc <__smakebuf_r+0xa4>
    ff6c:	d80d883a 	mov	r6,sp
    ff70:	00152580 	call	15258 <_fstat_r>
    ff74:	10001816 	blt	r2,zero,ffd8 <__smakebuf_r+0xa0>
    ff78:	d8800117 	ldw	r2,4(sp)
    ff7c:	00e00014 	movui	r3,32768
    ff80:	10bc000c 	andi	r2,r2,61440
    ff84:	14c80020 	cmpeqi	r19,r2,8192
    ff88:	10c03726 	beq	r2,r3,10068 <__smakebuf_r+0x130>
    ff8c:	80c0030b 	ldhu	r3,12(r16)
    ff90:	18c20014 	ori	r3,r3,2048
    ff94:	80c0030d 	sth	r3,12(r16)
    ff98:	00c80004 	movi	r3,8192
    ff9c:	10c0521e 	bne	r2,r3,100e8 <__smakebuf_r+0x1b0>
    ffa0:	8140038f 	ldh	r5,14(r16)
    ffa4:	8809883a 	mov	r4,r17
    ffa8:	00152b40 	call	152b4 <_isatty_r>
    ffac:	10004c26 	beq	r2,zero,100e0 <__smakebuf_r+0x1a8>
    ffb0:	8080030b 	ldhu	r2,12(r16)
    ffb4:	80c010c4 	addi	r3,r16,67
    ffb8:	80c00015 	stw	r3,0(r16)
    ffbc:	10800054 	ori	r2,r2,1
    ffc0:	8080030d 	sth	r2,12(r16)
    ffc4:	00800044 	movi	r2,1
    ffc8:	80c00415 	stw	r3,16(r16)
    ffcc:	80800515 	stw	r2,20(r16)
    ffd0:	04810004 	movi	r18,1024
    ffd4:	00000706 	br	fff4 <__smakebuf_r+0xbc>
    ffd8:	8080030b 	ldhu	r2,12(r16)
    ffdc:	10c0200c 	andi	r3,r2,128
    ffe0:	18001f1e 	bne	r3,zero,10060 <__smakebuf_r+0x128>
    ffe4:	04810004 	movi	r18,1024
    ffe8:	10820014 	ori	r2,r2,2048
    ffec:	8080030d 	sth	r2,12(r16)
    fff0:	0027883a 	mov	r19,zero
    fff4:	900b883a 	mov	r5,r18
    fff8:	8809883a 	mov	r4,r17
    fffc:	00100f40 	call	100f4 <_malloc_r>
   10000:	10002c26 	beq	r2,zero,100b4 <__smakebuf_r+0x17c>
   10004:	80c0030b 	ldhu	r3,12(r16)
   10008:	01000074 	movhi	r4,1
   1000c:	213c1304 	addi	r4,r4,-4020
   10010:	89000f15 	stw	r4,60(r17)
   10014:	18c02014 	ori	r3,r3,128
   10018:	80c0030d 	sth	r3,12(r16)
   1001c:	80800015 	stw	r2,0(r16)
   10020:	80800415 	stw	r2,16(r16)
   10024:	84800515 	stw	r18,20(r16)
   10028:	98001a1e 	bne	r19,zero,10094 <__smakebuf_r+0x15c>
   1002c:	dfc01317 	ldw	ra,76(sp)
   10030:	dcc01217 	ldw	r19,72(sp)
   10034:	dc801117 	ldw	r18,68(sp)
   10038:	dc401017 	ldw	r17,64(sp)
   1003c:	dc000f17 	ldw	r16,60(sp)
   10040:	dec01404 	addi	sp,sp,80
   10044:	f800283a 	ret
   10048:	288010c4 	addi	r2,r5,67
   1004c:	28800015 	stw	r2,0(r5)
   10050:	28800415 	stw	r2,16(r5)
   10054:	00800044 	movi	r2,1
   10058:	28800515 	stw	r2,20(r5)
   1005c:	f800283a 	ret
   10060:	04801004 	movi	r18,64
   10064:	003fe006 	br	ffe8 <__alt_data_end+0xf000ffe8>
   10068:	81000a17 	ldw	r4,40(r16)
   1006c:	00c00074 	movhi	r3,1
   10070:	18c89004 	addi	r3,r3,8768
   10074:	20ffc51e 	bne	r4,r3,ff8c <__alt_data_end+0xf000ff8c>
   10078:	8080030b 	ldhu	r2,12(r16)
   1007c:	04810004 	movi	r18,1024
   10080:	84801315 	stw	r18,76(r16)
   10084:	1484b03a 	or	r2,r2,r18
   10088:	8080030d 	sth	r2,12(r16)
   1008c:	0027883a 	mov	r19,zero
   10090:	003fd806 	br	fff4 <__alt_data_end+0xf000fff4>
   10094:	8140038f 	ldh	r5,14(r16)
   10098:	8809883a 	mov	r4,r17
   1009c:	00152b40 	call	152b4 <_isatty_r>
   100a0:	103fe226 	beq	r2,zero,1002c <__alt_data_end+0xf001002c>
   100a4:	8080030b 	ldhu	r2,12(r16)
   100a8:	10800054 	ori	r2,r2,1
   100ac:	8080030d 	sth	r2,12(r16)
   100b0:	003fde06 	br	1002c <__alt_data_end+0xf001002c>
   100b4:	8080030b 	ldhu	r2,12(r16)
   100b8:	10c0800c 	andi	r3,r2,512
   100bc:	183fdb1e 	bne	r3,zero,1002c <__alt_data_end+0xf001002c>
   100c0:	10800094 	ori	r2,r2,2
   100c4:	80c010c4 	addi	r3,r16,67
   100c8:	8080030d 	sth	r2,12(r16)
   100cc:	00800044 	movi	r2,1
   100d0:	80c00015 	stw	r3,0(r16)
   100d4:	80c00415 	stw	r3,16(r16)
   100d8:	80800515 	stw	r2,20(r16)
   100dc:	003fd306 	br	1002c <__alt_data_end+0xf001002c>
   100e0:	04810004 	movi	r18,1024
   100e4:	003fc306 	br	fff4 <__alt_data_end+0xf000fff4>
   100e8:	0027883a 	mov	r19,zero
   100ec:	04810004 	movi	r18,1024
   100f0:	003fc006 	br	fff4 <__alt_data_end+0xf000fff4>

000100f4 <_malloc_r>:
   100f4:	defff504 	addi	sp,sp,-44
   100f8:	dc800315 	stw	r18,12(sp)
   100fc:	dfc00a15 	stw	ra,40(sp)
   10100:	df000915 	stw	fp,36(sp)
   10104:	ddc00815 	stw	r23,32(sp)
   10108:	dd800715 	stw	r22,28(sp)
   1010c:	dd400615 	stw	r21,24(sp)
   10110:	dd000515 	stw	r20,20(sp)
   10114:	dcc00415 	stw	r19,16(sp)
   10118:	dc400215 	stw	r17,8(sp)
   1011c:	dc000115 	stw	r16,4(sp)
   10120:	288002c4 	addi	r2,r5,11
   10124:	00c00584 	movi	r3,22
   10128:	2025883a 	mov	r18,r4
   1012c:	18807f2e 	bgeu	r3,r2,1032c <_malloc_r+0x238>
   10130:	047ffe04 	movi	r17,-8
   10134:	1462703a 	and	r17,r2,r17
   10138:	8800a316 	blt	r17,zero,103c8 <_malloc_r+0x2d4>
   1013c:	8940a236 	bltu	r17,r5,103c8 <_malloc_r+0x2d4>
   10140:	00170840 	call	17084 <__malloc_lock>
   10144:	00807dc4 	movi	r2,503
   10148:	1441e92e 	bgeu	r2,r17,108f0 <_malloc_r+0x7fc>
   1014c:	8804d27a 	srli	r2,r17,9
   10150:	1000a126 	beq	r2,zero,103d8 <_malloc_r+0x2e4>
   10154:	00c00104 	movi	r3,4
   10158:	18811e36 	bltu	r3,r2,105d4 <_malloc_r+0x4e0>
   1015c:	8804d1ba 	srli	r2,r17,6
   10160:	12000e44 	addi	r8,r2,57
   10164:	11c00e04 	addi	r7,r2,56
   10168:	4209883a 	add	r4,r8,r8
   1016c:	04c20034 	movhi	r19,2048
   10170:	2109883a 	add	r4,r4,r4
   10174:	9cc38604 	addi	r19,r19,3608
   10178:	2109883a 	add	r4,r4,r4
   1017c:	9909883a 	add	r4,r19,r4
   10180:	24000117 	ldw	r16,4(r4)
   10184:	213ffe04 	addi	r4,r4,-8
   10188:	24009726 	beq	r4,r16,103e8 <_malloc_r+0x2f4>
   1018c:	80800117 	ldw	r2,4(r16)
   10190:	01bfff04 	movi	r6,-4
   10194:	014003c4 	movi	r5,15
   10198:	1184703a 	and	r2,r2,r6
   1019c:	1447c83a 	sub	r3,r2,r17
   101a0:	28c00716 	blt	r5,r3,101c0 <_malloc_r+0xcc>
   101a4:	1800920e 	bge	r3,zero,103f0 <_malloc_r+0x2fc>
   101a8:	84000317 	ldw	r16,12(r16)
   101ac:	24008e26 	beq	r4,r16,103e8 <_malloc_r+0x2f4>
   101b0:	80800117 	ldw	r2,4(r16)
   101b4:	1184703a 	and	r2,r2,r6
   101b8:	1447c83a 	sub	r3,r2,r17
   101bc:	28fff90e 	bge	r5,r3,101a4 <__alt_data_end+0xf00101a4>
   101c0:	3809883a 	mov	r4,r7
   101c4:	01820034 	movhi	r6,2048
   101c8:	9c000417 	ldw	r16,16(r19)
   101cc:	31838604 	addi	r6,r6,3608
   101d0:	32000204 	addi	r8,r6,8
   101d4:	82013426 	beq	r16,r8,106a8 <_malloc_r+0x5b4>
   101d8:	80c00117 	ldw	r3,4(r16)
   101dc:	00bfff04 	movi	r2,-4
   101e0:	188e703a 	and	r7,r3,r2
   101e4:	3c45c83a 	sub	r2,r7,r17
   101e8:	00c003c4 	movi	r3,15
   101ec:	18811f16 	blt	r3,r2,1066c <_malloc_r+0x578>
   101f0:	32000515 	stw	r8,20(r6)
   101f4:	32000415 	stw	r8,16(r6)
   101f8:	10007f0e 	bge	r2,zero,103f8 <_malloc_r+0x304>
   101fc:	00807fc4 	movi	r2,511
   10200:	11c0fd36 	bltu	r2,r7,105f8 <_malloc_r+0x504>
   10204:	3806d0fa 	srli	r3,r7,3
   10208:	01c00044 	movi	r7,1
   1020c:	30800117 	ldw	r2,4(r6)
   10210:	19400044 	addi	r5,r3,1
   10214:	294b883a 	add	r5,r5,r5
   10218:	1807d0ba 	srai	r3,r3,2
   1021c:	294b883a 	add	r5,r5,r5
   10220:	294b883a 	add	r5,r5,r5
   10224:	298b883a 	add	r5,r5,r6
   10228:	38c6983a 	sll	r3,r7,r3
   1022c:	29c00017 	ldw	r7,0(r5)
   10230:	2a7ffe04 	addi	r9,r5,-8
   10234:	1886b03a 	or	r3,r3,r2
   10238:	82400315 	stw	r9,12(r16)
   1023c:	81c00215 	stw	r7,8(r16)
   10240:	30c00115 	stw	r3,4(r6)
   10244:	2c000015 	stw	r16,0(r5)
   10248:	3c000315 	stw	r16,12(r7)
   1024c:	2005d0ba 	srai	r2,r4,2
   10250:	01400044 	movi	r5,1
   10254:	288a983a 	sll	r5,r5,r2
   10258:	19406f36 	bltu	r3,r5,10418 <_malloc_r+0x324>
   1025c:	28c4703a 	and	r2,r5,r3
   10260:	10000a1e 	bne	r2,zero,1028c <_malloc_r+0x198>
   10264:	00bfff04 	movi	r2,-4
   10268:	294b883a 	add	r5,r5,r5
   1026c:	2088703a 	and	r4,r4,r2
   10270:	28c4703a 	and	r2,r5,r3
   10274:	21000104 	addi	r4,r4,4
   10278:	1000041e 	bne	r2,zero,1028c <_malloc_r+0x198>
   1027c:	294b883a 	add	r5,r5,r5
   10280:	28c4703a 	and	r2,r5,r3
   10284:	21000104 	addi	r4,r4,4
   10288:	103ffc26 	beq	r2,zero,1027c <__alt_data_end+0xf001027c>
   1028c:	02bfff04 	movi	r10,-4
   10290:	024003c4 	movi	r9,15
   10294:	21800044 	addi	r6,r4,1
   10298:	318d883a 	add	r6,r6,r6
   1029c:	318d883a 	add	r6,r6,r6
   102a0:	318d883a 	add	r6,r6,r6
   102a4:	998d883a 	add	r6,r19,r6
   102a8:	333ffe04 	addi	r12,r6,-8
   102ac:	2017883a 	mov	r11,r4
   102b0:	31800104 	addi	r6,r6,4
   102b4:	34000017 	ldw	r16,0(r6)
   102b8:	31fffd04 	addi	r7,r6,-12
   102bc:	81c0041e 	bne	r16,r7,102d0 <_malloc_r+0x1dc>
   102c0:	0000fb06 	br	106b0 <_malloc_r+0x5bc>
   102c4:	1801030e 	bge	r3,zero,106d4 <_malloc_r+0x5e0>
   102c8:	84000317 	ldw	r16,12(r16)
   102cc:	81c0f826 	beq	r16,r7,106b0 <_malloc_r+0x5bc>
   102d0:	80800117 	ldw	r2,4(r16)
   102d4:	1284703a 	and	r2,r2,r10
   102d8:	1447c83a 	sub	r3,r2,r17
   102dc:	48fff90e 	bge	r9,r3,102c4 <__alt_data_end+0xf00102c4>
   102e0:	80800317 	ldw	r2,12(r16)
   102e4:	81000217 	ldw	r4,8(r16)
   102e8:	89400054 	ori	r5,r17,1
   102ec:	81400115 	stw	r5,4(r16)
   102f0:	20800315 	stw	r2,12(r4)
   102f4:	11000215 	stw	r4,8(r2)
   102f8:	8463883a 	add	r17,r16,r17
   102fc:	9c400515 	stw	r17,20(r19)
   10300:	9c400415 	stw	r17,16(r19)
   10304:	18800054 	ori	r2,r3,1
   10308:	88800115 	stw	r2,4(r17)
   1030c:	8a000315 	stw	r8,12(r17)
   10310:	8a000215 	stw	r8,8(r17)
   10314:	88e3883a 	add	r17,r17,r3
   10318:	88c00015 	stw	r3,0(r17)
   1031c:	9009883a 	mov	r4,r18
   10320:	00170a80 	call	170a8 <__malloc_unlock>
   10324:	80800204 	addi	r2,r16,8
   10328:	00001b06 	br	10398 <_malloc_r+0x2a4>
   1032c:	04400404 	movi	r17,16
   10330:	89402536 	bltu	r17,r5,103c8 <_malloc_r+0x2d4>
   10334:	00170840 	call	17084 <__malloc_lock>
   10338:	00800184 	movi	r2,6
   1033c:	01000084 	movi	r4,2
   10340:	04c20034 	movhi	r19,2048
   10344:	1085883a 	add	r2,r2,r2
   10348:	9cc38604 	addi	r19,r19,3608
   1034c:	1085883a 	add	r2,r2,r2
   10350:	9885883a 	add	r2,r19,r2
   10354:	14000117 	ldw	r16,4(r2)
   10358:	10fffe04 	addi	r3,r2,-8
   1035c:	80c0d926 	beq	r16,r3,106c4 <_malloc_r+0x5d0>
   10360:	80c00117 	ldw	r3,4(r16)
   10364:	81000317 	ldw	r4,12(r16)
   10368:	00bfff04 	movi	r2,-4
   1036c:	1884703a 	and	r2,r3,r2
   10370:	81400217 	ldw	r5,8(r16)
   10374:	8085883a 	add	r2,r16,r2
   10378:	10c00117 	ldw	r3,4(r2)
   1037c:	29000315 	stw	r4,12(r5)
   10380:	21400215 	stw	r5,8(r4)
   10384:	18c00054 	ori	r3,r3,1
   10388:	10c00115 	stw	r3,4(r2)
   1038c:	9009883a 	mov	r4,r18
   10390:	00170a80 	call	170a8 <__malloc_unlock>
   10394:	80800204 	addi	r2,r16,8
   10398:	dfc00a17 	ldw	ra,40(sp)
   1039c:	df000917 	ldw	fp,36(sp)
   103a0:	ddc00817 	ldw	r23,32(sp)
   103a4:	dd800717 	ldw	r22,28(sp)
   103a8:	dd400617 	ldw	r21,24(sp)
   103ac:	dd000517 	ldw	r20,20(sp)
   103b0:	dcc00417 	ldw	r19,16(sp)
   103b4:	dc800317 	ldw	r18,12(sp)
   103b8:	dc400217 	ldw	r17,8(sp)
   103bc:	dc000117 	ldw	r16,4(sp)
   103c0:	dec00b04 	addi	sp,sp,44
   103c4:	f800283a 	ret
   103c8:	00800304 	movi	r2,12
   103cc:	90800015 	stw	r2,0(r18)
   103d0:	0005883a 	mov	r2,zero
   103d4:	003ff006 	br	10398 <__alt_data_end+0xf0010398>
   103d8:	01002004 	movi	r4,128
   103dc:	02001004 	movi	r8,64
   103e0:	01c00fc4 	movi	r7,63
   103e4:	003f6106 	br	1016c <__alt_data_end+0xf001016c>
   103e8:	4009883a 	mov	r4,r8
   103ec:	003f7506 	br	101c4 <__alt_data_end+0xf00101c4>
   103f0:	81000317 	ldw	r4,12(r16)
   103f4:	003fde06 	br	10370 <__alt_data_end+0xf0010370>
   103f8:	81c5883a 	add	r2,r16,r7
   103fc:	11400117 	ldw	r5,4(r2)
   10400:	9009883a 	mov	r4,r18
   10404:	29400054 	ori	r5,r5,1
   10408:	11400115 	stw	r5,4(r2)
   1040c:	00170a80 	call	170a8 <__malloc_unlock>
   10410:	80800204 	addi	r2,r16,8
   10414:	003fe006 	br	10398 <__alt_data_end+0xf0010398>
   10418:	9c000217 	ldw	r16,8(r19)
   1041c:	00bfff04 	movi	r2,-4
   10420:	85800117 	ldw	r22,4(r16)
   10424:	b0ac703a 	and	r22,r22,r2
   10428:	b4400336 	bltu	r22,r17,10438 <_malloc_r+0x344>
   1042c:	b445c83a 	sub	r2,r22,r17
   10430:	00c003c4 	movi	r3,15
   10434:	18805d16 	blt	r3,r2,105ac <_malloc_r+0x4b8>
   10438:	05c20034 	movhi	r23,2048
   1043c:	00820034 	movhi	r2,2048
   10440:	108a3804 	addi	r2,r2,10464
   10444:	bdc9f604 	addi	r23,r23,10200
   10448:	15400017 	ldw	r21,0(r2)
   1044c:	b8c00017 	ldw	r3,0(r23)
   10450:	00bfffc4 	movi	r2,-1
   10454:	858d883a 	add	r6,r16,r22
   10458:	8d6b883a 	add	r21,r17,r21
   1045c:	1880ea26 	beq	r3,r2,10808 <_malloc_r+0x714>
   10460:	ad4403c4 	addi	r21,r21,4111
   10464:	00bc0004 	movi	r2,-4096
   10468:	a8aa703a 	and	r21,r21,r2
   1046c:	a80b883a 	mov	r5,r21
   10470:	9009883a 	mov	r4,r18
   10474:	d9800015 	stw	r6,0(sp)
   10478:	00121140 	call	12114 <_sbrk_r>
   1047c:	1029883a 	mov	r20,r2
   10480:	00bfffc4 	movi	r2,-1
   10484:	d9800017 	ldw	r6,0(sp)
   10488:	a080e826 	beq	r20,r2,1082c <_malloc_r+0x738>
   1048c:	a180a636 	bltu	r20,r6,10728 <_malloc_r+0x634>
   10490:	07020234 	movhi	fp,2056
   10494:	e73eb304 	addi	fp,fp,-1332
   10498:	e0800017 	ldw	r2,0(fp)
   1049c:	a887883a 	add	r3,r21,r2
   104a0:	e0c00015 	stw	r3,0(fp)
   104a4:	3500e626 	beq	r6,r20,10840 <_malloc_r+0x74c>
   104a8:	b9000017 	ldw	r4,0(r23)
   104ac:	00bfffc4 	movi	r2,-1
   104b0:	2080ee26 	beq	r4,r2,1086c <_malloc_r+0x778>
   104b4:	a185c83a 	sub	r2,r20,r6
   104b8:	10c5883a 	add	r2,r2,r3
   104bc:	e0800015 	stw	r2,0(fp)
   104c0:	a0c001cc 	andi	r3,r20,7
   104c4:	1800bc26 	beq	r3,zero,107b8 <_malloc_r+0x6c4>
   104c8:	a0e9c83a 	sub	r20,r20,r3
   104cc:	00840204 	movi	r2,4104
   104d0:	a5000204 	addi	r20,r20,8
   104d4:	10c7c83a 	sub	r3,r2,r3
   104d8:	a545883a 	add	r2,r20,r21
   104dc:	1083ffcc 	andi	r2,r2,4095
   104e0:	18abc83a 	sub	r21,r3,r2
   104e4:	a80b883a 	mov	r5,r21
   104e8:	9009883a 	mov	r4,r18
   104ec:	00121140 	call	12114 <_sbrk_r>
   104f0:	00ffffc4 	movi	r3,-1
   104f4:	10c0e126 	beq	r2,r3,1087c <_malloc_r+0x788>
   104f8:	1505c83a 	sub	r2,r2,r20
   104fc:	1545883a 	add	r2,r2,r21
   10500:	10800054 	ori	r2,r2,1
   10504:	e0c00017 	ldw	r3,0(fp)
   10508:	9d000215 	stw	r20,8(r19)
   1050c:	a0800115 	stw	r2,4(r20)
   10510:	a8c7883a 	add	r3,r21,r3
   10514:	e0c00015 	stw	r3,0(fp)
   10518:	84c00e26 	beq	r16,r19,10554 <_malloc_r+0x460>
   1051c:	018003c4 	movi	r6,15
   10520:	3580a72e 	bgeu	r6,r22,107c0 <_malloc_r+0x6cc>
   10524:	81400117 	ldw	r5,4(r16)
   10528:	013ffe04 	movi	r4,-8
   1052c:	b0bffd04 	addi	r2,r22,-12
   10530:	1104703a 	and	r2,r2,r4
   10534:	2900004c 	andi	r4,r5,1
   10538:	2088b03a 	or	r4,r4,r2
   1053c:	81000115 	stw	r4,4(r16)
   10540:	01400144 	movi	r5,5
   10544:	8089883a 	add	r4,r16,r2
   10548:	21400115 	stw	r5,4(r4)
   1054c:	21400215 	stw	r5,8(r4)
   10550:	3080cd36 	bltu	r6,r2,10888 <_malloc_r+0x794>
   10554:	00820034 	movhi	r2,2048
   10558:	108a3704 	addi	r2,r2,10460
   1055c:	11000017 	ldw	r4,0(r2)
   10560:	20c0012e 	bgeu	r4,r3,10568 <_malloc_r+0x474>
   10564:	10c00015 	stw	r3,0(r2)
   10568:	00820034 	movhi	r2,2048
   1056c:	108a3604 	addi	r2,r2,10456
   10570:	11000017 	ldw	r4,0(r2)
   10574:	9c000217 	ldw	r16,8(r19)
   10578:	20c0012e 	bgeu	r4,r3,10580 <_malloc_r+0x48c>
   1057c:	10c00015 	stw	r3,0(r2)
   10580:	80c00117 	ldw	r3,4(r16)
   10584:	00bfff04 	movi	r2,-4
   10588:	1886703a 	and	r3,r3,r2
   1058c:	1c45c83a 	sub	r2,r3,r17
   10590:	1c400236 	bltu	r3,r17,1059c <_malloc_r+0x4a8>
   10594:	00c003c4 	movi	r3,15
   10598:	18800416 	blt	r3,r2,105ac <_malloc_r+0x4b8>
   1059c:	9009883a 	mov	r4,r18
   105a0:	00170a80 	call	170a8 <__malloc_unlock>
   105a4:	0005883a 	mov	r2,zero
   105a8:	003f7b06 	br	10398 <__alt_data_end+0xf0010398>
   105ac:	88c00054 	ori	r3,r17,1
   105b0:	80c00115 	stw	r3,4(r16)
   105b4:	8463883a 	add	r17,r16,r17
   105b8:	10800054 	ori	r2,r2,1
   105bc:	9c400215 	stw	r17,8(r19)
   105c0:	88800115 	stw	r2,4(r17)
   105c4:	9009883a 	mov	r4,r18
   105c8:	00170a80 	call	170a8 <__malloc_unlock>
   105cc:	80800204 	addi	r2,r16,8
   105d0:	003f7106 	br	10398 <__alt_data_end+0xf0010398>
   105d4:	00c00504 	movi	r3,20
   105d8:	18804a2e 	bgeu	r3,r2,10704 <_malloc_r+0x610>
   105dc:	00c01504 	movi	r3,84
   105e0:	18806e36 	bltu	r3,r2,1079c <_malloc_r+0x6a8>
   105e4:	8804d33a 	srli	r2,r17,12
   105e8:	12001bc4 	addi	r8,r2,111
   105ec:	11c01b84 	addi	r7,r2,110
   105f0:	4209883a 	add	r4,r8,r8
   105f4:	003edd06 	br	1016c <__alt_data_end+0xf001016c>
   105f8:	3804d27a 	srli	r2,r7,9
   105fc:	00c00104 	movi	r3,4
   10600:	1880442e 	bgeu	r3,r2,10714 <_malloc_r+0x620>
   10604:	00c00504 	movi	r3,20
   10608:	18808136 	bltu	r3,r2,10810 <_malloc_r+0x71c>
   1060c:	11401704 	addi	r5,r2,92
   10610:	10c016c4 	addi	r3,r2,91
   10614:	294b883a 	add	r5,r5,r5
   10618:	294b883a 	add	r5,r5,r5
   1061c:	294b883a 	add	r5,r5,r5
   10620:	994b883a 	add	r5,r19,r5
   10624:	28800017 	ldw	r2,0(r5)
   10628:	01820034 	movhi	r6,2048
   1062c:	297ffe04 	addi	r5,r5,-8
   10630:	31838604 	addi	r6,r6,3608
   10634:	28806526 	beq	r5,r2,107cc <_malloc_r+0x6d8>
   10638:	01bfff04 	movi	r6,-4
   1063c:	10c00117 	ldw	r3,4(r2)
   10640:	1986703a 	and	r3,r3,r6
   10644:	38c0022e 	bgeu	r7,r3,10650 <_malloc_r+0x55c>
   10648:	10800217 	ldw	r2,8(r2)
   1064c:	28bffb1e 	bne	r5,r2,1063c <__alt_data_end+0xf001063c>
   10650:	11400317 	ldw	r5,12(r2)
   10654:	98c00117 	ldw	r3,4(r19)
   10658:	81400315 	stw	r5,12(r16)
   1065c:	80800215 	stw	r2,8(r16)
   10660:	2c000215 	stw	r16,8(r5)
   10664:	14000315 	stw	r16,12(r2)
   10668:	003ef806 	br	1024c <__alt_data_end+0xf001024c>
   1066c:	88c00054 	ori	r3,r17,1
   10670:	80c00115 	stw	r3,4(r16)
   10674:	8463883a 	add	r17,r16,r17
   10678:	34400515 	stw	r17,20(r6)
   1067c:	34400415 	stw	r17,16(r6)
   10680:	10c00054 	ori	r3,r2,1
   10684:	8a000315 	stw	r8,12(r17)
   10688:	8a000215 	stw	r8,8(r17)
   1068c:	88c00115 	stw	r3,4(r17)
   10690:	88a3883a 	add	r17,r17,r2
   10694:	88800015 	stw	r2,0(r17)
   10698:	9009883a 	mov	r4,r18
   1069c:	00170a80 	call	170a8 <__malloc_unlock>
   106a0:	80800204 	addi	r2,r16,8
   106a4:	003f3c06 	br	10398 <__alt_data_end+0xf0010398>
   106a8:	30c00117 	ldw	r3,4(r6)
   106ac:	003ee706 	br	1024c <__alt_data_end+0xf001024c>
   106b0:	5ac00044 	addi	r11,r11,1
   106b4:	588000cc 	andi	r2,r11,3
   106b8:	31800204 	addi	r6,r6,8
   106bc:	103efd1e 	bne	r2,zero,102b4 <__alt_data_end+0xf00102b4>
   106c0:	00002406 	br	10754 <_malloc_r+0x660>
   106c4:	14000317 	ldw	r16,12(r2)
   106c8:	143f251e 	bne	r2,r16,10360 <__alt_data_end+0xf0010360>
   106cc:	21000084 	addi	r4,r4,2
   106d0:	003ebc06 	br	101c4 <__alt_data_end+0xf00101c4>
   106d4:	8085883a 	add	r2,r16,r2
   106d8:	10c00117 	ldw	r3,4(r2)
   106dc:	81000317 	ldw	r4,12(r16)
   106e0:	81400217 	ldw	r5,8(r16)
   106e4:	18c00054 	ori	r3,r3,1
   106e8:	10c00115 	stw	r3,4(r2)
   106ec:	29000315 	stw	r4,12(r5)
   106f0:	21400215 	stw	r5,8(r4)
   106f4:	9009883a 	mov	r4,r18
   106f8:	00170a80 	call	170a8 <__malloc_unlock>
   106fc:	80800204 	addi	r2,r16,8
   10700:	003f2506 	br	10398 <__alt_data_end+0xf0010398>
   10704:	12001704 	addi	r8,r2,92
   10708:	11c016c4 	addi	r7,r2,91
   1070c:	4209883a 	add	r4,r8,r8
   10710:	003e9606 	br	1016c <__alt_data_end+0xf001016c>
   10714:	3804d1ba 	srli	r2,r7,6
   10718:	11400e44 	addi	r5,r2,57
   1071c:	10c00e04 	addi	r3,r2,56
   10720:	294b883a 	add	r5,r5,r5
   10724:	003fbc06 	br	10618 <__alt_data_end+0xf0010618>
   10728:	84ff5926 	beq	r16,r19,10490 <__alt_data_end+0xf0010490>
   1072c:	00820034 	movhi	r2,2048
   10730:	10838604 	addi	r2,r2,3608
   10734:	14000217 	ldw	r16,8(r2)
   10738:	00bfff04 	movi	r2,-4
   1073c:	80c00117 	ldw	r3,4(r16)
   10740:	1886703a 	and	r3,r3,r2
   10744:	003f9106 	br	1058c <__alt_data_end+0xf001058c>
   10748:	60800217 	ldw	r2,8(r12)
   1074c:	213fffc4 	addi	r4,r4,-1
   10750:	1300651e 	bne	r2,r12,108e8 <_malloc_r+0x7f4>
   10754:	208000cc 	andi	r2,r4,3
   10758:	633ffe04 	addi	r12,r12,-8
   1075c:	103ffa1e 	bne	r2,zero,10748 <__alt_data_end+0xf0010748>
   10760:	98800117 	ldw	r2,4(r19)
   10764:	0146303a 	nor	r3,zero,r5
   10768:	1884703a 	and	r2,r3,r2
   1076c:	98800115 	stw	r2,4(r19)
   10770:	294b883a 	add	r5,r5,r5
   10774:	117f2836 	bltu	r2,r5,10418 <__alt_data_end+0xf0010418>
   10778:	283f2726 	beq	r5,zero,10418 <__alt_data_end+0xf0010418>
   1077c:	2886703a 	and	r3,r5,r2
   10780:	5809883a 	mov	r4,r11
   10784:	183ec31e 	bne	r3,zero,10294 <__alt_data_end+0xf0010294>
   10788:	294b883a 	add	r5,r5,r5
   1078c:	2886703a 	and	r3,r5,r2
   10790:	21000104 	addi	r4,r4,4
   10794:	183ffc26 	beq	r3,zero,10788 <__alt_data_end+0xf0010788>
   10798:	003ebe06 	br	10294 <__alt_data_end+0xf0010294>
   1079c:	00c05504 	movi	r3,340
   107a0:	18801236 	bltu	r3,r2,107ec <_malloc_r+0x6f8>
   107a4:	8804d3fa 	srli	r2,r17,15
   107a8:	12001e04 	addi	r8,r2,120
   107ac:	11c01dc4 	addi	r7,r2,119
   107b0:	4209883a 	add	r4,r8,r8
   107b4:	003e6d06 	br	1016c <__alt_data_end+0xf001016c>
   107b8:	00c40004 	movi	r3,4096
   107bc:	003f4606 	br	104d8 <__alt_data_end+0xf00104d8>
   107c0:	00800044 	movi	r2,1
   107c4:	a0800115 	stw	r2,4(r20)
   107c8:	003f7406 	br	1059c <__alt_data_end+0xf001059c>
   107cc:	1805d0ba 	srai	r2,r3,2
   107d0:	01c00044 	movi	r7,1
   107d4:	30c00117 	ldw	r3,4(r6)
   107d8:	388e983a 	sll	r7,r7,r2
   107dc:	2805883a 	mov	r2,r5
   107e0:	38c6b03a 	or	r3,r7,r3
   107e4:	30c00115 	stw	r3,4(r6)
   107e8:	003f9b06 	br	10658 <__alt_data_end+0xf0010658>
   107ec:	00c15504 	movi	r3,1364
   107f0:	18801a36 	bltu	r3,r2,1085c <_malloc_r+0x768>
   107f4:	8804d4ba 	srli	r2,r17,18
   107f8:	12001f44 	addi	r8,r2,125
   107fc:	11c01f04 	addi	r7,r2,124
   10800:	4209883a 	add	r4,r8,r8
   10804:	003e5906 	br	1016c <__alt_data_end+0xf001016c>
   10808:	ad400404 	addi	r21,r21,16
   1080c:	003f1706 	br	1046c <__alt_data_end+0xf001046c>
   10810:	00c01504 	movi	r3,84
   10814:	18802336 	bltu	r3,r2,108a4 <_malloc_r+0x7b0>
   10818:	3804d33a 	srli	r2,r7,12
   1081c:	11401bc4 	addi	r5,r2,111
   10820:	10c01b84 	addi	r3,r2,110
   10824:	294b883a 	add	r5,r5,r5
   10828:	003f7b06 	br	10618 <__alt_data_end+0xf0010618>
   1082c:	9c000217 	ldw	r16,8(r19)
   10830:	00bfff04 	movi	r2,-4
   10834:	80c00117 	ldw	r3,4(r16)
   10838:	1886703a 	and	r3,r3,r2
   1083c:	003f5306 	br	1058c <__alt_data_end+0xf001058c>
   10840:	3083ffcc 	andi	r2,r6,4095
   10844:	103f181e 	bne	r2,zero,104a8 <__alt_data_end+0xf00104a8>
   10848:	99000217 	ldw	r4,8(r19)
   1084c:	b545883a 	add	r2,r22,r21
   10850:	10800054 	ori	r2,r2,1
   10854:	20800115 	stw	r2,4(r4)
   10858:	003f3e06 	br	10554 <__alt_data_end+0xf0010554>
   1085c:	01003f84 	movi	r4,254
   10860:	02001fc4 	movi	r8,127
   10864:	01c01f84 	movi	r7,126
   10868:	003e4006 	br	1016c <__alt_data_end+0xf001016c>
   1086c:	00820034 	movhi	r2,2048
   10870:	1089f604 	addi	r2,r2,10200
   10874:	15000015 	stw	r20,0(r2)
   10878:	003f1106 	br	104c0 <__alt_data_end+0xf00104c0>
   1087c:	00800044 	movi	r2,1
   10880:	002b883a 	mov	r21,zero
   10884:	003f1f06 	br	10504 <__alt_data_end+0xf0010504>
   10888:	81400204 	addi	r5,r16,8
   1088c:	9009883a 	mov	r4,r18
   10890:	000f5080 	call	f508 <_free_r>
   10894:	00820234 	movhi	r2,2056
   10898:	10beb304 	addi	r2,r2,-1332
   1089c:	10c00017 	ldw	r3,0(r2)
   108a0:	003f2c06 	br	10554 <__alt_data_end+0xf0010554>
   108a4:	00c05504 	movi	r3,340
   108a8:	18800536 	bltu	r3,r2,108c0 <_malloc_r+0x7cc>
   108ac:	3804d3fa 	srli	r2,r7,15
   108b0:	11401e04 	addi	r5,r2,120
   108b4:	10c01dc4 	addi	r3,r2,119
   108b8:	294b883a 	add	r5,r5,r5
   108bc:	003f5606 	br	10618 <__alt_data_end+0xf0010618>
   108c0:	00c15504 	movi	r3,1364
   108c4:	18800536 	bltu	r3,r2,108dc <_malloc_r+0x7e8>
   108c8:	3804d4ba 	srli	r2,r7,18
   108cc:	11401f44 	addi	r5,r2,125
   108d0:	10c01f04 	addi	r3,r2,124
   108d4:	294b883a 	add	r5,r5,r5
   108d8:	003f4f06 	br	10618 <__alt_data_end+0xf0010618>
   108dc:	01403f84 	movi	r5,254
   108e0:	00c01f84 	movi	r3,126
   108e4:	003f4c06 	br	10618 <__alt_data_end+0xf0010618>
   108e8:	98800117 	ldw	r2,4(r19)
   108ec:	003fa006 	br	10770 <__alt_data_end+0xf0010770>
   108f0:	8808d0fa 	srli	r4,r17,3
   108f4:	20800044 	addi	r2,r4,1
   108f8:	1085883a 	add	r2,r2,r2
   108fc:	003e9006 	br	10340 <__alt_data_end+0xf0010340>

00010900 <memchr>:
   10900:	208000cc 	andi	r2,r4,3
   10904:	280f883a 	mov	r7,r5
   10908:	10003426 	beq	r2,zero,109dc <memchr+0xdc>
   1090c:	30bfffc4 	addi	r2,r6,-1
   10910:	30001a26 	beq	r6,zero,1097c <memchr+0x7c>
   10914:	20c00003 	ldbu	r3,0(r4)
   10918:	29803fcc 	andi	r6,r5,255
   1091c:	30c0051e 	bne	r6,r3,10934 <memchr+0x34>
   10920:	00001806 	br	10984 <memchr+0x84>
   10924:	10001526 	beq	r2,zero,1097c <memchr+0x7c>
   10928:	20c00003 	ldbu	r3,0(r4)
   1092c:	10bfffc4 	addi	r2,r2,-1
   10930:	30c01426 	beq	r6,r3,10984 <memchr+0x84>
   10934:	21000044 	addi	r4,r4,1
   10938:	20c000cc 	andi	r3,r4,3
   1093c:	183ff91e 	bne	r3,zero,10924 <__alt_data_end+0xf0010924>
   10940:	020000c4 	movi	r8,3
   10944:	40801136 	bltu	r8,r2,1098c <memchr+0x8c>
   10948:	10000c26 	beq	r2,zero,1097c <memchr+0x7c>
   1094c:	20c00003 	ldbu	r3,0(r4)
   10950:	29403fcc 	andi	r5,r5,255
   10954:	28c00b26 	beq	r5,r3,10984 <memchr+0x84>
   10958:	20c00044 	addi	r3,r4,1
   1095c:	39803fcc 	andi	r6,r7,255
   10960:	2089883a 	add	r4,r4,r2
   10964:	00000306 	br	10974 <memchr+0x74>
   10968:	18c00044 	addi	r3,r3,1
   1096c:	197fffc3 	ldbu	r5,-1(r3)
   10970:	31400526 	beq	r6,r5,10988 <memchr+0x88>
   10974:	1805883a 	mov	r2,r3
   10978:	20fffb1e 	bne	r4,r3,10968 <__alt_data_end+0xf0010968>
   1097c:	0005883a 	mov	r2,zero
   10980:	f800283a 	ret
   10984:	2005883a 	mov	r2,r4
   10988:	f800283a 	ret
   1098c:	28c03fcc 	andi	r3,r5,255
   10990:	1812923a 	slli	r9,r3,8
   10994:	02ffbff4 	movhi	r11,65279
   10998:	02a02074 	movhi	r10,32897
   1099c:	48d2b03a 	or	r9,r9,r3
   109a0:	4806943a 	slli	r3,r9,16
   109a4:	5affbfc4 	addi	r11,r11,-257
   109a8:	52a02004 	addi	r10,r10,-32640
   109ac:	48d2b03a 	or	r9,r9,r3
   109b0:	20c00017 	ldw	r3,0(r4)
   109b4:	48c6f03a 	xor	r3,r9,r3
   109b8:	1acd883a 	add	r6,r3,r11
   109bc:	00c6303a 	nor	r3,zero,r3
   109c0:	30c6703a 	and	r3,r6,r3
   109c4:	1a86703a 	and	r3,r3,r10
   109c8:	183fe01e 	bne	r3,zero,1094c <__alt_data_end+0xf001094c>
   109cc:	10bfff04 	addi	r2,r2,-4
   109d0:	21000104 	addi	r4,r4,4
   109d4:	40bff636 	bltu	r8,r2,109b0 <__alt_data_end+0xf00109b0>
   109d8:	003fdb06 	br	10948 <__alt_data_end+0xf0010948>
   109dc:	3005883a 	mov	r2,r6
   109e0:	003fd706 	br	10940 <__alt_data_end+0xf0010940>

000109e4 <memmove>:
   109e4:	2005883a 	mov	r2,r4
   109e8:	29000b2e 	bgeu	r5,r4,10a18 <memmove+0x34>
   109ec:	298f883a 	add	r7,r5,r6
   109f0:	21c0092e 	bgeu	r4,r7,10a18 <memmove+0x34>
   109f4:	2187883a 	add	r3,r4,r6
   109f8:	198bc83a 	sub	r5,r3,r6
   109fc:	30004826 	beq	r6,zero,10b20 <memmove+0x13c>
   10a00:	39ffffc4 	addi	r7,r7,-1
   10a04:	39000003 	ldbu	r4,0(r7)
   10a08:	18ffffc4 	addi	r3,r3,-1
   10a0c:	19000005 	stb	r4,0(r3)
   10a10:	28fffb1e 	bne	r5,r3,10a00 <__alt_data_end+0xf0010a00>
   10a14:	f800283a 	ret
   10a18:	00c003c4 	movi	r3,15
   10a1c:	1980412e 	bgeu	r3,r6,10b24 <memmove+0x140>
   10a20:	2886b03a 	or	r3,r5,r2
   10a24:	18c000cc 	andi	r3,r3,3
   10a28:	1800401e 	bne	r3,zero,10b2c <memmove+0x148>
   10a2c:	33fffc04 	addi	r15,r6,-16
   10a30:	781ed13a 	srli	r15,r15,4
   10a34:	28c00104 	addi	r3,r5,4
   10a38:	13400104 	addi	r13,r2,4
   10a3c:	781c913a 	slli	r14,r15,4
   10a40:	2b000204 	addi	r12,r5,8
   10a44:	12c00204 	addi	r11,r2,8
   10a48:	73800504 	addi	r14,r14,20
   10a4c:	2a800304 	addi	r10,r5,12
   10a50:	12400304 	addi	r9,r2,12
   10a54:	2b9d883a 	add	r14,r5,r14
   10a58:	2811883a 	mov	r8,r5
   10a5c:	100f883a 	mov	r7,r2
   10a60:	41000017 	ldw	r4,0(r8)
   10a64:	39c00404 	addi	r7,r7,16
   10a68:	18c00404 	addi	r3,r3,16
   10a6c:	393ffc15 	stw	r4,-16(r7)
   10a70:	193ffc17 	ldw	r4,-16(r3)
   10a74:	6b400404 	addi	r13,r13,16
   10a78:	5ac00404 	addi	r11,r11,16
   10a7c:	693ffc15 	stw	r4,-16(r13)
   10a80:	61000017 	ldw	r4,0(r12)
   10a84:	4a400404 	addi	r9,r9,16
   10a88:	42000404 	addi	r8,r8,16
   10a8c:	593ffc15 	stw	r4,-16(r11)
   10a90:	51000017 	ldw	r4,0(r10)
   10a94:	63000404 	addi	r12,r12,16
   10a98:	52800404 	addi	r10,r10,16
   10a9c:	493ffc15 	stw	r4,-16(r9)
   10aa0:	1bbfef1e 	bne	r3,r14,10a60 <__alt_data_end+0xf0010a60>
   10aa4:	79000044 	addi	r4,r15,1
   10aa8:	2008913a 	slli	r4,r4,4
   10aac:	328003cc 	andi	r10,r6,15
   10ab0:	02c000c4 	movi	r11,3
   10ab4:	1107883a 	add	r3,r2,r4
   10ab8:	290b883a 	add	r5,r5,r4
   10abc:	5a801e2e 	bgeu	r11,r10,10b38 <memmove+0x154>
   10ac0:	1813883a 	mov	r9,r3
   10ac4:	2811883a 	mov	r8,r5
   10ac8:	500f883a 	mov	r7,r10
   10acc:	41000017 	ldw	r4,0(r8)
   10ad0:	4a400104 	addi	r9,r9,4
   10ad4:	39ffff04 	addi	r7,r7,-4
   10ad8:	493fff15 	stw	r4,-4(r9)
   10adc:	42000104 	addi	r8,r8,4
   10ae0:	59fffa36 	bltu	r11,r7,10acc <__alt_data_end+0xf0010acc>
   10ae4:	513fff04 	addi	r4,r10,-4
   10ae8:	2008d0ba 	srli	r4,r4,2
   10aec:	318000cc 	andi	r6,r6,3
   10af0:	21000044 	addi	r4,r4,1
   10af4:	2109883a 	add	r4,r4,r4
   10af8:	2109883a 	add	r4,r4,r4
   10afc:	1907883a 	add	r3,r3,r4
   10b00:	290b883a 	add	r5,r5,r4
   10b04:	30000b26 	beq	r6,zero,10b34 <memmove+0x150>
   10b08:	198d883a 	add	r6,r3,r6
   10b0c:	29c00003 	ldbu	r7,0(r5)
   10b10:	18c00044 	addi	r3,r3,1
   10b14:	29400044 	addi	r5,r5,1
   10b18:	19ffffc5 	stb	r7,-1(r3)
   10b1c:	19bffb1e 	bne	r3,r6,10b0c <__alt_data_end+0xf0010b0c>
   10b20:	f800283a 	ret
   10b24:	1007883a 	mov	r3,r2
   10b28:	003ff606 	br	10b04 <__alt_data_end+0xf0010b04>
   10b2c:	1007883a 	mov	r3,r2
   10b30:	003ff506 	br	10b08 <__alt_data_end+0xf0010b08>
   10b34:	f800283a 	ret
   10b38:	500d883a 	mov	r6,r10
   10b3c:	003ff106 	br	10b04 <__alt_data_end+0xf0010b04>

00010b40 <_Balloc>:
   10b40:	20801317 	ldw	r2,76(r4)
   10b44:	defffc04 	addi	sp,sp,-16
   10b48:	dc400115 	stw	r17,4(sp)
   10b4c:	dc000015 	stw	r16,0(sp)
   10b50:	dfc00315 	stw	ra,12(sp)
   10b54:	dc800215 	stw	r18,8(sp)
   10b58:	2023883a 	mov	r17,r4
   10b5c:	2821883a 	mov	r16,r5
   10b60:	10000f26 	beq	r2,zero,10ba0 <_Balloc+0x60>
   10b64:	8407883a 	add	r3,r16,r16
   10b68:	18c7883a 	add	r3,r3,r3
   10b6c:	10c7883a 	add	r3,r2,r3
   10b70:	18800017 	ldw	r2,0(r3)
   10b74:	10001126 	beq	r2,zero,10bbc <_Balloc+0x7c>
   10b78:	11000017 	ldw	r4,0(r2)
   10b7c:	19000015 	stw	r4,0(r3)
   10b80:	10000415 	stw	zero,16(r2)
   10b84:	10000315 	stw	zero,12(r2)
   10b88:	dfc00317 	ldw	ra,12(sp)
   10b8c:	dc800217 	ldw	r18,8(sp)
   10b90:	dc400117 	ldw	r17,4(sp)
   10b94:	dc000017 	ldw	r16,0(sp)
   10b98:	dec00404 	addi	sp,sp,16
   10b9c:	f800283a 	ret
   10ba0:	01800844 	movi	r6,33
   10ba4:	01400104 	movi	r5,4
   10ba8:	0014e880 	call	14e88 <_calloc_r>
   10bac:	88801315 	stw	r2,76(r17)
   10bb0:	103fec1e 	bne	r2,zero,10b64 <__alt_data_end+0xf0010b64>
   10bb4:	0005883a 	mov	r2,zero
   10bb8:	003ff306 	br	10b88 <__alt_data_end+0xf0010b88>
   10bbc:	01400044 	movi	r5,1
   10bc0:	2c24983a 	sll	r18,r5,r16
   10bc4:	8809883a 	mov	r4,r17
   10bc8:	91800144 	addi	r6,r18,5
   10bcc:	318d883a 	add	r6,r6,r6
   10bd0:	318d883a 	add	r6,r6,r6
   10bd4:	0014e880 	call	14e88 <_calloc_r>
   10bd8:	103ff626 	beq	r2,zero,10bb4 <__alt_data_end+0xf0010bb4>
   10bdc:	14000115 	stw	r16,4(r2)
   10be0:	14800215 	stw	r18,8(r2)
   10be4:	003fe606 	br	10b80 <__alt_data_end+0xf0010b80>

00010be8 <_Bfree>:
   10be8:	28000826 	beq	r5,zero,10c0c <_Bfree+0x24>
   10bec:	28c00117 	ldw	r3,4(r5)
   10bf0:	20801317 	ldw	r2,76(r4)
   10bf4:	18c7883a 	add	r3,r3,r3
   10bf8:	18c7883a 	add	r3,r3,r3
   10bfc:	10c5883a 	add	r2,r2,r3
   10c00:	10c00017 	ldw	r3,0(r2)
   10c04:	28c00015 	stw	r3,0(r5)
   10c08:	11400015 	stw	r5,0(r2)
   10c0c:	f800283a 	ret

00010c10 <__multadd>:
   10c10:	defffa04 	addi	sp,sp,-24
   10c14:	dc800315 	stw	r18,12(sp)
   10c18:	dc400215 	stw	r17,8(sp)
   10c1c:	dc000115 	stw	r16,4(sp)
   10c20:	2823883a 	mov	r17,r5
   10c24:	2c000417 	ldw	r16,16(r5)
   10c28:	dfc00515 	stw	ra,20(sp)
   10c2c:	dcc00415 	stw	r19,16(sp)
   10c30:	2025883a 	mov	r18,r4
   10c34:	29400504 	addi	r5,r5,20
   10c38:	0011883a 	mov	r8,zero
   10c3c:	28c00017 	ldw	r3,0(r5)
   10c40:	29400104 	addi	r5,r5,4
   10c44:	42000044 	addi	r8,r8,1
   10c48:	18bfffcc 	andi	r2,r3,65535
   10c4c:	1185383a 	mul	r2,r2,r6
   10c50:	1806d43a 	srli	r3,r3,16
   10c54:	11cf883a 	add	r7,r2,r7
   10c58:	3808d43a 	srli	r4,r7,16
   10c5c:	1987383a 	mul	r3,r3,r6
   10c60:	38bfffcc 	andi	r2,r7,65535
   10c64:	1907883a 	add	r3,r3,r4
   10c68:	1808943a 	slli	r4,r3,16
   10c6c:	180ed43a 	srli	r7,r3,16
   10c70:	2085883a 	add	r2,r4,r2
   10c74:	28bfff15 	stw	r2,-4(r5)
   10c78:	443ff016 	blt	r8,r16,10c3c <__alt_data_end+0xf0010c3c>
   10c7c:	38000926 	beq	r7,zero,10ca4 <__multadd+0x94>
   10c80:	88800217 	ldw	r2,8(r17)
   10c84:	80800f0e 	bge	r16,r2,10cc4 <__multadd+0xb4>
   10c88:	80800144 	addi	r2,r16,5
   10c8c:	1085883a 	add	r2,r2,r2
   10c90:	1085883a 	add	r2,r2,r2
   10c94:	8885883a 	add	r2,r17,r2
   10c98:	11c00015 	stw	r7,0(r2)
   10c9c:	84000044 	addi	r16,r16,1
   10ca0:	8c000415 	stw	r16,16(r17)
   10ca4:	8805883a 	mov	r2,r17
   10ca8:	dfc00517 	ldw	ra,20(sp)
   10cac:	dcc00417 	ldw	r19,16(sp)
   10cb0:	dc800317 	ldw	r18,12(sp)
   10cb4:	dc400217 	ldw	r17,8(sp)
   10cb8:	dc000117 	ldw	r16,4(sp)
   10cbc:	dec00604 	addi	sp,sp,24
   10cc0:	f800283a 	ret
   10cc4:	89400117 	ldw	r5,4(r17)
   10cc8:	9009883a 	mov	r4,r18
   10ccc:	d9c00015 	stw	r7,0(sp)
   10cd0:	29400044 	addi	r5,r5,1
   10cd4:	0010b400 	call	10b40 <_Balloc>
   10cd8:	89800417 	ldw	r6,16(r17)
   10cdc:	89400304 	addi	r5,r17,12
   10ce0:	11000304 	addi	r4,r2,12
   10ce4:	31800084 	addi	r6,r6,2
   10ce8:	318d883a 	add	r6,r6,r6
   10cec:	318d883a 	add	r6,r6,r6
   10cf0:	1027883a 	mov	r19,r2
   10cf4:	00089900 	call	8990 <memcpy>
   10cf8:	d9c00017 	ldw	r7,0(sp)
   10cfc:	88000a26 	beq	r17,zero,10d28 <__multadd+0x118>
   10d00:	88c00117 	ldw	r3,4(r17)
   10d04:	90801317 	ldw	r2,76(r18)
   10d08:	18c7883a 	add	r3,r3,r3
   10d0c:	18c7883a 	add	r3,r3,r3
   10d10:	10c5883a 	add	r2,r2,r3
   10d14:	10c00017 	ldw	r3,0(r2)
   10d18:	88c00015 	stw	r3,0(r17)
   10d1c:	14400015 	stw	r17,0(r2)
   10d20:	9823883a 	mov	r17,r19
   10d24:	003fd806 	br	10c88 <__alt_data_end+0xf0010c88>
   10d28:	9823883a 	mov	r17,r19
   10d2c:	003fd606 	br	10c88 <__alt_data_end+0xf0010c88>

00010d30 <__s2b>:
   10d30:	defff904 	addi	sp,sp,-28
   10d34:	dc400115 	stw	r17,4(sp)
   10d38:	dc000015 	stw	r16,0(sp)
   10d3c:	2023883a 	mov	r17,r4
   10d40:	2821883a 	mov	r16,r5
   10d44:	39000204 	addi	r4,r7,8
   10d48:	01400244 	movi	r5,9
   10d4c:	dcc00315 	stw	r19,12(sp)
   10d50:	dc800215 	stw	r18,8(sp)
   10d54:	dfc00615 	stw	ra,24(sp)
   10d58:	dd400515 	stw	r21,20(sp)
   10d5c:	dd000415 	stw	r20,16(sp)
   10d60:	3825883a 	mov	r18,r7
   10d64:	3027883a 	mov	r19,r6
   10d68:	00087600 	call	8760 <__divsi3>
   10d6c:	00c00044 	movi	r3,1
   10d70:	000b883a 	mov	r5,zero
   10d74:	1880030e 	bge	r3,r2,10d84 <__s2b+0x54>
   10d78:	18c7883a 	add	r3,r3,r3
   10d7c:	29400044 	addi	r5,r5,1
   10d80:	18bffd16 	blt	r3,r2,10d78 <__alt_data_end+0xf0010d78>
   10d84:	8809883a 	mov	r4,r17
   10d88:	0010b400 	call	10b40 <_Balloc>
   10d8c:	d8c00717 	ldw	r3,28(sp)
   10d90:	10c00515 	stw	r3,20(r2)
   10d94:	00c00044 	movi	r3,1
   10d98:	10c00415 	stw	r3,16(r2)
   10d9c:	00c00244 	movi	r3,9
   10da0:	1cc0210e 	bge	r3,r19,10e28 <__s2b+0xf8>
   10da4:	80eb883a 	add	r21,r16,r3
   10da8:	a829883a 	mov	r20,r21
   10dac:	84e1883a 	add	r16,r16,r19
   10db0:	a1c00007 	ldb	r7,0(r20)
   10db4:	01800284 	movi	r6,10
   10db8:	a5000044 	addi	r20,r20,1
   10dbc:	100b883a 	mov	r5,r2
   10dc0:	39fff404 	addi	r7,r7,-48
   10dc4:	8809883a 	mov	r4,r17
   10dc8:	0010c100 	call	10c10 <__multadd>
   10dcc:	a43ff81e 	bne	r20,r16,10db0 <__alt_data_end+0xf0010db0>
   10dd0:	ace1883a 	add	r16,r21,r19
   10dd4:	843ffe04 	addi	r16,r16,-8
   10dd8:	9c800a0e 	bge	r19,r18,10e04 <__s2b+0xd4>
   10ddc:	94e5c83a 	sub	r18,r18,r19
   10de0:	84a5883a 	add	r18,r16,r18
   10de4:	81c00007 	ldb	r7,0(r16)
   10de8:	01800284 	movi	r6,10
   10dec:	84000044 	addi	r16,r16,1
   10df0:	100b883a 	mov	r5,r2
   10df4:	39fff404 	addi	r7,r7,-48
   10df8:	8809883a 	mov	r4,r17
   10dfc:	0010c100 	call	10c10 <__multadd>
   10e00:	84bff81e 	bne	r16,r18,10de4 <__alt_data_end+0xf0010de4>
   10e04:	dfc00617 	ldw	ra,24(sp)
   10e08:	dd400517 	ldw	r21,20(sp)
   10e0c:	dd000417 	ldw	r20,16(sp)
   10e10:	dcc00317 	ldw	r19,12(sp)
   10e14:	dc800217 	ldw	r18,8(sp)
   10e18:	dc400117 	ldw	r17,4(sp)
   10e1c:	dc000017 	ldw	r16,0(sp)
   10e20:	dec00704 	addi	sp,sp,28
   10e24:	f800283a 	ret
   10e28:	84000284 	addi	r16,r16,10
   10e2c:	1827883a 	mov	r19,r3
   10e30:	003fe906 	br	10dd8 <__alt_data_end+0xf0010dd8>

00010e34 <__hi0bits>:
   10e34:	20bfffec 	andhi	r2,r4,65535
   10e38:	1000141e 	bne	r2,zero,10e8c <__hi0bits+0x58>
   10e3c:	2008943a 	slli	r4,r4,16
   10e40:	00800404 	movi	r2,16
   10e44:	20ffc02c 	andhi	r3,r4,65280
   10e48:	1800021e 	bne	r3,zero,10e54 <__hi0bits+0x20>
   10e4c:	2008923a 	slli	r4,r4,8
   10e50:	10800204 	addi	r2,r2,8
   10e54:	20fc002c 	andhi	r3,r4,61440
   10e58:	1800021e 	bne	r3,zero,10e64 <__hi0bits+0x30>
   10e5c:	2008913a 	slli	r4,r4,4
   10e60:	10800104 	addi	r2,r2,4
   10e64:	20f0002c 	andhi	r3,r4,49152
   10e68:	1800031e 	bne	r3,zero,10e78 <__hi0bits+0x44>
   10e6c:	2109883a 	add	r4,r4,r4
   10e70:	10800084 	addi	r2,r2,2
   10e74:	2109883a 	add	r4,r4,r4
   10e78:	20000316 	blt	r4,zero,10e88 <__hi0bits+0x54>
   10e7c:	2110002c 	andhi	r4,r4,16384
   10e80:	2000041e 	bne	r4,zero,10e94 <__hi0bits+0x60>
   10e84:	00800804 	movi	r2,32
   10e88:	f800283a 	ret
   10e8c:	0005883a 	mov	r2,zero
   10e90:	003fec06 	br	10e44 <__alt_data_end+0xf0010e44>
   10e94:	10800044 	addi	r2,r2,1
   10e98:	f800283a 	ret

00010e9c <__lo0bits>:
   10e9c:	20c00017 	ldw	r3,0(r4)
   10ea0:	188001cc 	andi	r2,r3,7
   10ea4:	10000826 	beq	r2,zero,10ec8 <__lo0bits+0x2c>
   10ea8:	1880004c 	andi	r2,r3,1
   10eac:	1000211e 	bne	r2,zero,10f34 <__lo0bits+0x98>
   10eb0:	1880008c 	andi	r2,r3,2
   10eb4:	1000211e 	bne	r2,zero,10f3c <__lo0bits+0xa0>
   10eb8:	1806d0ba 	srli	r3,r3,2
   10ebc:	00800084 	movi	r2,2
   10ec0:	20c00015 	stw	r3,0(r4)
   10ec4:	f800283a 	ret
   10ec8:	18bfffcc 	andi	r2,r3,65535
   10ecc:	10001326 	beq	r2,zero,10f1c <__lo0bits+0x80>
   10ed0:	0005883a 	mov	r2,zero
   10ed4:	19403fcc 	andi	r5,r3,255
   10ed8:	2800021e 	bne	r5,zero,10ee4 <__lo0bits+0x48>
   10edc:	1806d23a 	srli	r3,r3,8
   10ee0:	10800204 	addi	r2,r2,8
   10ee4:	194003cc 	andi	r5,r3,15
   10ee8:	2800021e 	bne	r5,zero,10ef4 <__lo0bits+0x58>
   10eec:	1806d13a 	srli	r3,r3,4
   10ef0:	10800104 	addi	r2,r2,4
   10ef4:	194000cc 	andi	r5,r3,3
   10ef8:	2800021e 	bne	r5,zero,10f04 <__lo0bits+0x68>
   10efc:	1806d0ba 	srli	r3,r3,2
   10f00:	10800084 	addi	r2,r2,2
   10f04:	1940004c 	andi	r5,r3,1
   10f08:	2800081e 	bne	r5,zero,10f2c <__lo0bits+0x90>
   10f0c:	1806d07a 	srli	r3,r3,1
   10f10:	1800051e 	bne	r3,zero,10f28 <__lo0bits+0x8c>
   10f14:	00800804 	movi	r2,32
   10f18:	f800283a 	ret
   10f1c:	1806d43a 	srli	r3,r3,16
   10f20:	00800404 	movi	r2,16
   10f24:	003feb06 	br	10ed4 <__alt_data_end+0xf0010ed4>
   10f28:	10800044 	addi	r2,r2,1
   10f2c:	20c00015 	stw	r3,0(r4)
   10f30:	f800283a 	ret
   10f34:	0005883a 	mov	r2,zero
   10f38:	f800283a 	ret
   10f3c:	1806d07a 	srli	r3,r3,1
   10f40:	00800044 	movi	r2,1
   10f44:	20c00015 	stw	r3,0(r4)
   10f48:	f800283a 	ret

00010f4c <__i2b>:
   10f4c:	defffd04 	addi	sp,sp,-12
   10f50:	dc000015 	stw	r16,0(sp)
   10f54:	04000044 	movi	r16,1
   10f58:	dc400115 	stw	r17,4(sp)
   10f5c:	2823883a 	mov	r17,r5
   10f60:	800b883a 	mov	r5,r16
   10f64:	dfc00215 	stw	ra,8(sp)
   10f68:	0010b400 	call	10b40 <_Balloc>
   10f6c:	14400515 	stw	r17,20(r2)
   10f70:	14000415 	stw	r16,16(r2)
   10f74:	dfc00217 	ldw	ra,8(sp)
   10f78:	dc400117 	ldw	r17,4(sp)
   10f7c:	dc000017 	ldw	r16,0(sp)
   10f80:	dec00304 	addi	sp,sp,12
   10f84:	f800283a 	ret

00010f88 <__multiply>:
   10f88:	defffa04 	addi	sp,sp,-24
   10f8c:	dcc00315 	stw	r19,12(sp)
   10f90:	dc800215 	stw	r18,8(sp)
   10f94:	34c00417 	ldw	r19,16(r6)
   10f98:	2c800417 	ldw	r18,16(r5)
   10f9c:	dd000415 	stw	r20,16(sp)
   10fa0:	dc400115 	stw	r17,4(sp)
   10fa4:	dfc00515 	stw	ra,20(sp)
   10fa8:	dc000015 	stw	r16,0(sp)
   10fac:	2829883a 	mov	r20,r5
   10fb0:	3023883a 	mov	r17,r6
   10fb4:	94c0050e 	bge	r18,r19,10fcc <__multiply+0x44>
   10fb8:	9007883a 	mov	r3,r18
   10fbc:	3029883a 	mov	r20,r6
   10fc0:	9825883a 	mov	r18,r19
   10fc4:	2823883a 	mov	r17,r5
   10fc8:	1827883a 	mov	r19,r3
   10fcc:	a0800217 	ldw	r2,8(r20)
   10fd0:	94e1883a 	add	r16,r18,r19
   10fd4:	a1400117 	ldw	r5,4(r20)
   10fd8:	1400010e 	bge	r2,r16,10fe0 <__multiply+0x58>
   10fdc:	29400044 	addi	r5,r5,1
   10fe0:	0010b400 	call	10b40 <_Balloc>
   10fe4:	8415883a 	add	r10,r16,r16
   10fe8:	12c00504 	addi	r11,r2,20
   10fec:	5295883a 	add	r10,r10,r10
   10ff0:	5a95883a 	add	r10,r11,r10
   10ff4:	5807883a 	mov	r3,r11
   10ff8:	5a80032e 	bgeu	r11,r10,11008 <__multiply+0x80>
   10ffc:	18000015 	stw	zero,0(r3)
   11000:	18c00104 	addi	r3,r3,4
   11004:	1abffd36 	bltu	r3,r10,10ffc <__alt_data_end+0xf0010ffc>
   11008:	9ce7883a 	add	r19,r19,r19
   1100c:	94a5883a 	add	r18,r18,r18
   11010:	89800504 	addi	r6,r17,20
   11014:	9ce7883a 	add	r19,r19,r19
   11018:	a3400504 	addi	r13,r20,20
   1101c:	94a5883a 	add	r18,r18,r18
   11020:	34d9883a 	add	r12,r6,r19
   11024:	6c93883a 	add	r9,r13,r18
   11028:	3300422e 	bgeu	r6,r12,11134 <__multiply+0x1ac>
   1102c:	37c00017 	ldw	ra,0(r6)
   11030:	fbffffcc 	andi	r15,ra,65535
   11034:	78001b26 	beq	r15,zero,110a4 <__multiply+0x11c>
   11038:	5811883a 	mov	r8,r11
   1103c:	681d883a 	mov	r14,r13
   11040:	000f883a 	mov	r7,zero
   11044:	71000017 	ldw	r4,0(r14)
   11048:	40c00017 	ldw	r3,0(r8)
   1104c:	73800104 	addi	r14,r14,4
   11050:	217fffcc 	andi	r5,r4,65535
   11054:	2bcb383a 	mul	r5,r5,r15
   11058:	2008d43a 	srli	r4,r4,16
   1105c:	1c7fffcc 	andi	r17,r3,65535
   11060:	2c4b883a 	add	r5,r5,r17
   11064:	29cb883a 	add	r5,r5,r7
   11068:	23c9383a 	mul	r4,r4,r15
   1106c:	1806d43a 	srli	r3,r3,16
   11070:	280ed43a 	srli	r7,r5,16
   11074:	297fffcc 	andi	r5,r5,65535
   11078:	20c7883a 	add	r3,r4,r3
   1107c:	19c7883a 	add	r3,r3,r7
   11080:	1808943a 	slli	r4,r3,16
   11084:	4023883a 	mov	r17,r8
   11088:	180ed43a 	srli	r7,r3,16
   1108c:	214ab03a 	or	r5,r4,r5
   11090:	41400015 	stw	r5,0(r8)
   11094:	42000104 	addi	r8,r8,4
   11098:	727fea36 	bltu	r14,r9,11044 <__alt_data_end+0xf0011044>
   1109c:	89c00115 	stw	r7,4(r17)
   110a0:	37c00017 	ldw	ra,0(r6)
   110a4:	f83ed43a 	srli	ra,ra,16
   110a8:	f8001f26 	beq	ra,zero,11128 <__multiply+0x1a0>
   110ac:	58c00017 	ldw	r3,0(r11)
   110b0:	681d883a 	mov	r14,r13
   110b4:	581f883a 	mov	r15,r11
   110b8:	1811883a 	mov	r8,r3
   110bc:	5825883a 	mov	r18,r11
   110c0:	000f883a 	mov	r7,zero
   110c4:	00000106 	br	110cc <__multiply+0x144>
   110c8:	8825883a 	mov	r18,r17
   110cc:	7140000b 	ldhu	r5,0(r14)
   110d0:	4010d43a 	srli	r8,r8,16
   110d4:	193fffcc 	andi	r4,r3,65535
   110d8:	2fcb383a 	mul	r5,r5,ra
   110dc:	7bc00104 	addi	r15,r15,4
   110e0:	73800104 	addi	r14,r14,4
   110e4:	2a0b883a 	add	r5,r5,r8
   110e8:	29cb883a 	add	r5,r5,r7
   110ec:	2806943a 	slli	r3,r5,16
   110f0:	94400104 	addi	r17,r18,4
   110f4:	280ad43a 	srli	r5,r5,16
   110f8:	1908b03a 	or	r4,r3,r4
   110fc:	793fff15 	stw	r4,-4(r15)
   11100:	70ffff17 	ldw	r3,-4(r14)
   11104:	8a000017 	ldw	r8,0(r17)
   11108:	1806d43a 	srli	r3,r3,16
   1110c:	413fffcc 	andi	r4,r8,65535
   11110:	1fc7383a 	mul	r3,r3,ra
   11114:	1907883a 	add	r3,r3,r4
   11118:	1947883a 	add	r3,r3,r5
   1111c:	180ed43a 	srli	r7,r3,16
   11120:	727fe936 	bltu	r14,r9,110c8 <__alt_data_end+0xf00110c8>
   11124:	90c00115 	stw	r3,4(r18)
   11128:	31800104 	addi	r6,r6,4
   1112c:	5ac00104 	addi	r11,r11,4
   11130:	333fbe36 	bltu	r6,r12,1102c <__alt_data_end+0xf001102c>
   11134:	0400090e 	bge	zero,r16,1115c <__multiply+0x1d4>
   11138:	50ffff17 	ldw	r3,-4(r10)
   1113c:	52bfff04 	addi	r10,r10,-4
   11140:	18000326 	beq	r3,zero,11150 <__multiply+0x1c8>
   11144:	00000506 	br	1115c <__multiply+0x1d4>
   11148:	50c00017 	ldw	r3,0(r10)
   1114c:	1800031e 	bne	r3,zero,1115c <__multiply+0x1d4>
   11150:	843fffc4 	addi	r16,r16,-1
   11154:	52bfff04 	addi	r10,r10,-4
   11158:	803ffb1e 	bne	r16,zero,11148 <__alt_data_end+0xf0011148>
   1115c:	14000415 	stw	r16,16(r2)
   11160:	dfc00517 	ldw	ra,20(sp)
   11164:	dd000417 	ldw	r20,16(sp)
   11168:	dcc00317 	ldw	r19,12(sp)
   1116c:	dc800217 	ldw	r18,8(sp)
   11170:	dc400117 	ldw	r17,4(sp)
   11174:	dc000017 	ldw	r16,0(sp)
   11178:	dec00604 	addi	sp,sp,24
   1117c:	f800283a 	ret

00011180 <__pow5mult>:
   11180:	defffa04 	addi	sp,sp,-24
   11184:	dcc00315 	stw	r19,12(sp)
   11188:	dc000015 	stw	r16,0(sp)
   1118c:	dfc00515 	stw	ra,20(sp)
   11190:	dd000415 	stw	r20,16(sp)
   11194:	dc800215 	stw	r18,8(sp)
   11198:	dc400115 	stw	r17,4(sp)
   1119c:	308000cc 	andi	r2,r6,3
   111a0:	3021883a 	mov	r16,r6
   111a4:	2027883a 	mov	r19,r4
   111a8:	10002f1e 	bne	r2,zero,11268 <__pow5mult+0xe8>
   111ac:	2825883a 	mov	r18,r5
   111b0:	8021d0ba 	srai	r16,r16,2
   111b4:	80001a26 	beq	r16,zero,11220 <__pow5mult+0xa0>
   111b8:	9c401217 	ldw	r17,72(r19)
   111bc:	8800061e 	bne	r17,zero,111d8 <__pow5mult+0x58>
   111c0:	00003406 	br	11294 <__pow5mult+0x114>
   111c4:	8021d07a 	srai	r16,r16,1
   111c8:	80001526 	beq	r16,zero,11220 <__pow5mult+0xa0>
   111cc:	88800017 	ldw	r2,0(r17)
   111d0:	10001c26 	beq	r2,zero,11244 <__pow5mult+0xc4>
   111d4:	1023883a 	mov	r17,r2
   111d8:	8080004c 	andi	r2,r16,1
   111dc:	103ff926 	beq	r2,zero,111c4 <__alt_data_end+0xf00111c4>
   111e0:	880d883a 	mov	r6,r17
   111e4:	900b883a 	mov	r5,r18
   111e8:	9809883a 	mov	r4,r19
   111ec:	0010f880 	call	10f88 <__multiply>
   111f0:	90001b26 	beq	r18,zero,11260 <__pow5mult+0xe0>
   111f4:	91000117 	ldw	r4,4(r18)
   111f8:	98c01317 	ldw	r3,76(r19)
   111fc:	8021d07a 	srai	r16,r16,1
   11200:	2109883a 	add	r4,r4,r4
   11204:	2109883a 	add	r4,r4,r4
   11208:	1907883a 	add	r3,r3,r4
   1120c:	19000017 	ldw	r4,0(r3)
   11210:	91000015 	stw	r4,0(r18)
   11214:	1c800015 	stw	r18,0(r3)
   11218:	1025883a 	mov	r18,r2
   1121c:	803feb1e 	bne	r16,zero,111cc <__alt_data_end+0xf00111cc>
   11220:	9005883a 	mov	r2,r18
   11224:	dfc00517 	ldw	ra,20(sp)
   11228:	dd000417 	ldw	r20,16(sp)
   1122c:	dcc00317 	ldw	r19,12(sp)
   11230:	dc800217 	ldw	r18,8(sp)
   11234:	dc400117 	ldw	r17,4(sp)
   11238:	dc000017 	ldw	r16,0(sp)
   1123c:	dec00604 	addi	sp,sp,24
   11240:	f800283a 	ret
   11244:	880d883a 	mov	r6,r17
   11248:	880b883a 	mov	r5,r17
   1124c:	9809883a 	mov	r4,r19
   11250:	0010f880 	call	10f88 <__multiply>
   11254:	88800015 	stw	r2,0(r17)
   11258:	10000015 	stw	zero,0(r2)
   1125c:	003fdd06 	br	111d4 <__alt_data_end+0xf00111d4>
   11260:	1025883a 	mov	r18,r2
   11264:	003fd706 	br	111c4 <__alt_data_end+0xf00111c4>
   11268:	10bfffc4 	addi	r2,r2,-1
   1126c:	1085883a 	add	r2,r2,r2
   11270:	00c20034 	movhi	r3,2048
   11274:	18c12c04 	addi	r3,r3,1200
   11278:	1085883a 	add	r2,r2,r2
   1127c:	1885883a 	add	r2,r3,r2
   11280:	11800017 	ldw	r6,0(r2)
   11284:	000f883a 	mov	r7,zero
   11288:	0010c100 	call	10c10 <__multadd>
   1128c:	1025883a 	mov	r18,r2
   11290:	003fc706 	br	111b0 <__alt_data_end+0xf00111b0>
   11294:	05000044 	movi	r20,1
   11298:	a00b883a 	mov	r5,r20
   1129c:	9809883a 	mov	r4,r19
   112a0:	0010b400 	call	10b40 <_Balloc>
   112a4:	1023883a 	mov	r17,r2
   112a8:	00809c44 	movi	r2,625
   112ac:	88800515 	stw	r2,20(r17)
   112b0:	8d000415 	stw	r20,16(r17)
   112b4:	9c401215 	stw	r17,72(r19)
   112b8:	88000015 	stw	zero,0(r17)
   112bc:	003fc606 	br	111d8 <__alt_data_end+0xf00111d8>

000112c0 <__lshift>:
   112c0:	defff904 	addi	sp,sp,-28
   112c4:	dd400515 	stw	r21,20(sp)
   112c8:	dcc00315 	stw	r19,12(sp)
   112cc:	302bd17a 	srai	r21,r6,5
   112d0:	2cc00417 	ldw	r19,16(r5)
   112d4:	28800217 	ldw	r2,8(r5)
   112d8:	dd000415 	stw	r20,16(sp)
   112dc:	ace7883a 	add	r19,r21,r19
   112e0:	dc800215 	stw	r18,8(sp)
   112e4:	dc400115 	stw	r17,4(sp)
   112e8:	dc000015 	stw	r16,0(sp)
   112ec:	dfc00615 	stw	ra,24(sp)
   112f0:	9c000044 	addi	r16,r19,1
   112f4:	2823883a 	mov	r17,r5
   112f8:	3029883a 	mov	r20,r6
   112fc:	2025883a 	mov	r18,r4
   11300:	29400117 	ldw	r5,4(r5)
   11304:	1400030e 	bge	r2,r16,11314 <__lshift+0x54>
   11308:	1085883a 	add	r2,r2,r2
   1130c:	29400044 	addi	r5,r5,1
   11310:	143ffd16 	blt	r2,r16,11308 <__alt_data_end+0xf0011308>
   11314:	9009883a 	mov	r4,r18
   11318:	0010b400 	call	10b40 <_Balloc>
   1131c:	10c00504 	addi	r3,r2,20
   11320:	0540070e 	bge	zero,r21,11340 <__lshift+0x80>
   11324:	ad6b883a 	add	r21,r21,r21
   11328:	ad6b883a 	add	r21,r21,r21
   1132c:	1809883a 	mov	r4,r3
   11330:	1d47883a 	add	r3,r3,r21
   11334:	20000015 	stw	zero,0(r4)
   11338:	21000104 	addi	r4,r4,4
   1133c:	193ffd1e 	bne	r3,r4,11334 <__alt_data_end+0xf0011334>
   11340:	8a000417 	ldw	r8,16(r17)
   11344:	89000504 	addi	r4,r17,20
   11348:	a18007cc 	andi	r6,r20,31
   1134c:	4211883a 	add	r8,r8,r8
   11350:	4211883a 	add	r8,r8,r8
   11354:	2211883a 	add	r8,r4,r8
   11358:	30002326 	beq	r6,zero,113e8 <__lshift+0x128>
   1135c:	02400804 	movi	r9,32
   11360:	4993c83a 	sub	r9,r9,r6
   11364:	000b883a 	mov	r5,zero
   11368:	21c00017 	ldw	r7,0(r4)
   1136c:	1815883a 	mov	r10,r3
   11370:	18c00104 	addi	r3,r3,4
   11374:	398e983a 	sll	r7,r7,r6
   11378:	21000104 	addi	r4,r4,4
   1137c:	394ab03a 	or	r5,r7,r5
   11380:	197fff15 	stw	r5,-4(r3)
   11384:	217fff17 	ldw	r5,-4(r4)
   11388:	2a4ad83a 	srl	r5,r5,r9
   1138c:	223ff636 	bltu	r4,r8,11368 <__alt_data_end+0xf0011368>
   11390:	51400115 	stw	r5,4(r10)
   11394:	28001a1e 	bne	r5,zero,11400 <__lshift+0x140>
   11398:	843fffc4 	addi	r16,r16,-1
   1139c:	14000415 	stw	r16,16(r2)
   113a0:	88000826 	beq	r17,zero,113c4 <__lshift+0x104>
   113a4:	89000117 	ldw	r4,4(r17)
   113a8:	90c01317 	ldw	r3,76(r18)
   113ac:	2109883a 	add	r4,r4,r4
   113b0:	2109883a 	add	r4,r4,r4
   113b4:	1907883a 	add	r3,r3,r4
   113b8:	19000017 	ldw	r4,0(r3)
   113bc:	89000015 	stw	r4,0(r17)
   113c0:	1c400015 	stw	r17,0(r3)
   113c4:	dfc00617 	ldw	ra,24(sp)
   113c8:	dd400517 	ldw	r21,20(sp)
   113cc:	dd000417 	ldw	r20,16(sp)
   113d0:	dcc00317 	ldw	r19,12(sp)
   113d4:	dc800217 	ldw	r18,8(sp)
   113d8:	dc400117 	ldw	r17,4(sp)
   113dc:	dc000017 	ldw	r16,0(sp)
   113e0:	dec00704 	addi	sp,sp,28
   113e4:	f800283a 	ret
   113e8:	21400017 	ldw	r5,0(r4)
   113ec:	18c00104 	addi	r3,r3,4
   113f0:	21000104 	addi	r4,r4,4
   113f4:	197fff15 	stw	r5,-4(r3)
   113f8:	223ffb36 	bltu	r4,r8,113e8 <__alt_data_end+0xf00113e8>
   113fc:	003fe606 	br	11398 <__alt_data_end+0xf0011398>
   11400:	9c000084 	addi	r16,r19,2
   11404:	003fe406 	br	11398 <__alt_data_end+0xf0011398>

00011408 <__mcmp>:
   11408:	20800417 	ldw	r2,16(r4)
   1140c:	28c00417 	ldw	r3,16(r5)
   11410:	10c5c83a 	sub	r2,r2,r3
   11414:	1000111e 	bne	r2,zero,1145c <__mcmp+0x54>
   11418:	18c7883a 	add	r3,r3,r3
   1141c:	18c7883a 	add	r3,r3,r3
   11420:	21000504 	addi	r4,r4,20
   11424:	29400504 	addi	r5,r5,20
   11428:	20c5883a 	add	r2,r4,r3
   1142c:	28cb883a 	add	r5,r5,r3
   11430:	00000106 	br	11438 <__mcmp+0x30>
   11434:	20800a2e 	bgeu	r4,r2,11460 <__mcmp+0x58>
   11438:	10bfff04 	addi	r2,r2,-4
   1143c:	297fff04 	addi	r5,r5,-4
   11440:	11800017 	ldw	r6,0(r2)
   11444:	28c00017 	ldw	r3,0(r5)
   11448:	30fffa26 	beq	r6,r3,11434 <__alt_data_end+0xf0011434>
   1144c:	30c00236 	bltu	r6,r3,11458 <__mcmp+0x50>
   11450:	00800044 	movi	r2,1
   11454:	f800283a 	ret
   11458:	00bfffc4 	movi	r2,-1
   1145c:	f800283a 	ret
   11460:	0005883a 	mov	r2,zero
   11464:	f800283a 	ret

00011468 <__mdiff>:
   11468:	28c00417 	ldw	r3,16(r5)
   1146c:	30800417 	ldw	r2,16(r6)
   11470:	defffa04 	addi	sp,sp,-24
   11474:	dcc00315 	stw	r19,12(sp)
   11478:	dc800215 	stw	r18,8(sp)
   1147c:	dfc00515 	stw	ra,20(sp)
   11480:	dd000415 	stw	r20,16(sp)
   11484:	dc400115 	stw	r17,4(sp)
   11488:	dc000015 	stw	r16,0(sp)
   1148c:	1887c83a 	sub	r3,r3,r2
   11490:	2825883a 	mov	r18,r5
   11494:	3027883a 	mov	r19,r6
   11498:	1800141e 	bne	r3,zero,114ec <__mdiff+0x84>
   1149c:	1085883a 	add	r2,r2,r2
   114a0:	1085883a 	add	r2,r2,r2
   114a4:	2a000504 	addi	r8,r5,20
   114a8:	34000504 	addi	r16,r6,20
   114ac:	4087883a 	add	r3,r8,r2
   114b0:	8085883a 	add	r2,r16,r2
   114b4:	00000106 	br	114bc <__mdiff+0x54>
   114b8:	40c0592e 	bgeu	r8,r3,11620 <__mdiff+0x1b8>
   114bc:	18ffff04 	addi	r3,r3,-4
   114c0:	10bfff04 	addi	r2,r2,-4
   114c4:	19c00017 	ldw	r7,0(r3)
   114c8:	11400017 	ldw	r5,0(r2)
   114cc:	397ffa26 	beq	r7,r5,114b8 <__alt_data_end+0xf00114b8>
   114d0:	3940592e 	bgeu	r7,r5,11638 <__mdiff+0x1d0>
   114d4:	9005883a 	mov	r2,r18
   114d8:	4023883a 	mov	r17,r8
   114dc:	9825883a 	mov	r18,r19
   114e0:	05000044 	movi	r20,1
   114e4:	1027883a 	mov	r19,r2
   114e8:	00000406 	br	114fc <__mdiff+0x94>
   114ec:	18005616 	blt	r3,zero,11648 <__mdiff+0x1e0>
   114f0:	34400504 	addi	r17,r6,20
   114f4:	2c000504 	addi	r16,r5,20
   114f8:	0029883a 	mov	r20,zero
   114fc:	91400117 	ldw	r5,4(r18)
   11500:	0010b400 	call	10b40 <_Balloc>
   11504:	92400417 	ldw	r9,16(r18)
   11508:	9b000417 	ldw	r12,16(r19)
   1150c:	12c00504 	addi	r11,r2,20
   11510:	4a51883a 	add	r8,r9,r9
   11514:	6319883a 	add	r12,r12,r12
   11518:	4211883a 	add	r8,r8,r8
   1151c:	6319883a 	add	r12,r12,r12
   11520:	15000315 	stw	r20,12(r2)
   11524:	8211883a 	add	r8,r16,r8
   11528:	8b19883a 	add	r12,r17,r12
   1152c:	0007883a 	mov	r3,zero
   11530:	81400017 	ldw	r5,0(r16)
   11534:	89c00017 	ldw	r7,0(r17)
   11538:	59800104 	addi	r6,r11,4
   1153c:	293fffcc 	andi	r4,r5,65535
   11540:	20c7883a 	add	r3,r4,r3
   11544:	393fffcc 	andi	r4,r7,65535
   11548:	1909c83a 	sub	r4,r3,r4
   1154c:	280ad43a 	srli	r5,r5,16
   11550:	380ed43a 	srli	r7,r7,16
   11554:	2007d43a 	srai	r3,r4,16
   11558:	213fffcc 	andi	r4,r4,65535
   1155c:	29cbc83a 	sub	r5,r5,r7
   11560:	28c7883a 	add	r3,r5,r3
   11564:	180a943a 	slli	r5,r3,16
   11568:	8c400104 	addi	r17,r17,4
   1156c:	84000104 	addi	r16,r16,4
   11570:	2908b03a 	or	r4,r5,r4
   11574:	59000015 	stw	r4,0(r11)
   11578:	1807d43a 	srai	r3,r3,16
   1157c:	3015883a 	mov	r10,r6
   11580:	3017883a 	mov	r11,r6
   11584:	8b3fea36 	bltu	r17,r12,11530 <__alt_data_end+0xf0011530>
   11588:	8200162e 	bgeu	r16,r8,115e4 <__mdiff+0x17c>
   1158c:	8017883a 	mov	r11,r16
   11590:	59400017 	ldw	r5,0(r11)
   11594:	31800104 	addi	r6,r6,4
   11598:	5ac00104 	addi	r11,r11,4
   1159c:	293fffcc 	andi	r4,r5,65535
   115a0:	20c7883a 	add	r3,r4,r3
   115a4:	280ed43a 	srli	r7,r5,16
   115a8:	180bd43a 	srai	r5,r3,16
   115ac:	193fffcc 	andi	r4,r3,65535
   115b0:	3947883a 	add	r3,r7,r5
   115b4:	180a943a 	slli	r5,r3,16
   115b8:	1807d43a 	srai	r3,r3,16
   115bc:	2908b03a 	or	r4,r5,r4
   115c0:	313fff15 	stw	r4,-4(r6)
   115c4:	5a3ff236 	bltu	r11,r8,11590 <__alt_data_end+0xf0011590>
   115c8:	0406303a 	nor	r3,zero,r16
   115cc:	1a07883a 	add	r3,r3,r8
   115d0:	1806d0ba 	srli	r3,r3,2
   115d4:	18c00044 	addi	r3,r3,1
   115d8:	18c7883a 	add	r3,r3,r3
   115dc:	18c7883a 	add	r3,r3,r3
   115e0:	50d5883a 	add	r10,r10,r3
   115e4:	50ffff04 	addi	r3,r10,-4
   115e8:	2000041e 	bne	r4,zero,115fc <__mdiff+0x194>
   115ec:	18ffff04 	addi	r3,r3,-4
   115f0:	19000017 	ldw	r4,0(r3)
   115f4:	4a7fffc4 	addi	r9,r9,-1
   115f8:	203ffc26 	beq	r4,zero,115ec <__alt_data_end+0xf00115ec>
   115fc:	12400415 	stw	r9,16(r2)
   11600:	dfc00517 	ldw	ra,20(sp)
   11604:	dd000417 	ldw	r20,16(sp)
   11608:	dcc00317 	ldw	r19,12(sp)
   1160c:	dc800217 	ldw	r18,8(sp)
   11610:	dc400117 	ldw	r17,4(sp)
   11614:	dc000017 	ldw	r16,0(sp)
   11618:	dec00604 	addi	sp,sp,24
   1161c:	f800283a 	ret
   11620:	000b883a 	mov	r5,zero
   11624:	0010b400 	call	10b40 <_Balloc>
   11628:	00c00044 	movi	r3,1
   1162c:	10c00415 	stw	r3,16(r2)
   11630:	10000515 	stw	zero,20(r2)
   11634:	003ff206 	br	11600 <__alt_data_end+0xf0011600>
   11638:	8023883a 	mov	r17,r16
   1163c:	0029883a 	mov	r20,zero
   11640:	4021883a 	mov	r16,r8
   11644:	003fad06 	br	114fc <__alt_data_end+0xf00114fc>
   11648:	9005883a 	mov	r2,r18
   1164c:	94400504 	addi	r17,r18,20
   11650:	9c000504 	addi	r16,r19,20
   11654:	9825883a 	mov	r18,r19
   11658:	05000044 	movi	r20,1
   1165c:	1027883a 	mov	r19,r2
   11660:	003fa606 	br	114fc <__alt_data_end+0xf00114fc>

00011664 <__ulp>:
   11664:	295ffc2c 	andhi	r5,r5,32752
   11668:	00bf3034 	movhi	r2,64704
   1166c:	2887883a 	add	r3,r5,r2
   11670:	00c0020e 	bge	zero,r3,1167c <__ulp+0x18>
   11674:	0005883a 	mov	r2,zero
   11678:	f800283a 	ret
   1167c:	00c7c83a 	sub	r3,zero,r3
   11680:	1807d53a 	srai	r3,r3,20
   11684:	008004c4 	movi	r2,19
   11688:	10c00b0e 	bge	r2,r3,116b8 <__ulp+0x54>
   1168c:	18bffb04 	addi	r2,r3,-20
   11690:	01000784 	movi	r4,30
   11694:	0007883a 	mov	r3,zero
   11698:	20800516 	blt	r4,r2,116b0 <__ulp+0x4c>
   1169c:	010007c4 	movi	r4,31
   116a0:	2089c83a 	sub	r4,r4,r2
   116a4:	00800044 	movi	r2,1
   116a8:	1104983a 	sll	r2,r2,r4
   116ac:	f800283a 	ret
   116b0:	00800044 	movi	r2,1
   116b4:	f800283a 	ret
   116b8:	01400234 	movhi	r5,8
   116bc:	28c7d83a 	sra	r3,r5,r3
   116c0:	0005883a 	mov	r2,zero
   116c4:	f800283a 	ret

000116c8 <__b2d>:
   116c8:	defffa04 	addi	sp,sp,-24
   116cc:	dc000015 	stw	r16,0(sp)
   116d0:	24000417 	ldw	r16,16(r4)
   116d4:	dc400115 	stw	r17,4(sp)
   116d8:	24400504 	addi	r17,r4,20
   116dc:	8421883a 	add	r16,r16,r16
   116e0:	8421883a 	add	r16,r16,r16
   116e4:	8c21883a 	add	r16,r17,r16
   116e8:	dc800215 	stw	r18,8(sp)
   116ec:	84bfff17 	ldw	r18,-4(r16)
   116f0:	dd000415 	stw	r20,16(sp)
   116f4:	dcc00315 	stw	r19,12(sp)
   116f8:	9009883a 	mov	r4,r18
   116fc:	2829883a 	mov	r20,r5
   11700:	dfc00515 	stw	ra,20(sp)
   11704:	0010e340 	call	10e34 <__hi0bits>
   11708:	00c00804 	movi	r3,32
   1170c:	1889c83a 	sub	r4,r3,r2
   11710:	a1000015 	stw	r4,0(r20)
   11714:	01000284 	movi	r4,10
   11718:	84ffff04 	addi	r19,r16,-4
   1171c:	20801216 	blt	r4,r2,11768 <__b2d+0xa0>
   11720:	018002c4 	movi	r6,11
   11724:	308dc83a 	sub	r6,r6,r2
   11728:	9186d83a 	srl	r3,r18,r6
   1172c:	18cffc34 	orhi	r3,r3,16368
   11730:	8cc0212e 	bgeu	r17,r19,117b8 <__b2d+0xf0>
   11734:	813ffe17 	ldw	r4,-8(r16)
   11738:	218cd83a 	srl	r6,r4,r6
   1173c:	10800544 	addi	r2,r2,21
   11740:	9084983a 	sll	r2,r18,r2
   11744:	1184b03a 	or	r2,r2,r6
   11748:	dfc00517 	ldw	ra,20(sp)
   1174c:	dd000417 	ldw	r20,16(sp)
   11750:	dcc00317 	ldw	r19,12(sp)
   11754:	dc800217 	ldw	r18,8(sp)
   11758:	dc400117 	ldw	r17,4(sp)
   1175c:	dc000017 	ldw	r16,0(sp)
   11760:	dec00604 	addi	sp,sp,24
   11764:	f800283a 	ret
   11768:	8cc00f2e 	bgeu	r17,r19,117a8 <__b2d+0xe0>
   1176c:	117ffd44 	addi	r5,r2,-11
   11770:	80bffe17 	ldw	r2,-8(r16)
   11774:	28000e26 	beq	r5,zero,117b0 <__b2d+0xe8>
   11778:	1949c83a 	sub	r4,r3,r5
   1177c:	9164983a 	sll	r18,r18,r5
   11780:	1106d83a 	srl	r3,r2,r4
   11784:	81bffe04 	addi	r6,r16,-8
   11788:	948ffc34 	orhi	r18,r18,16368
   1178c:	90c6b03a 	or	r3,r18,r3
   11790:	89800e2e 	bgeu	r17,r6,117cc <__b2d+0x104>
   11794:	81bffd17 	ldw	r6,-12(r16)
   11798:	1144983a 	sll	r2,r2,r5
   1179c:	310ad83a 	srl	r5,r6,r4
   117a0:	2884b03a 	or	r2,r5,r2
   117a4:	003fe806 	br	11748 <__alt_data_end+0xf0011748>
   117a8:	10bffd44 	addi	r2,r2,-11
   117ac:	1000041e 	bne	r2,zero,117c0 <__b2d+0xf8>
   117b0:	90cffc34 	orhi	r3,r18,16368
   117b4:	003fe406 	br	11748 <__alt_data_end+0xf0011748>
   117b8:	000d883a 	mov	r6,zero
   117bc:	003fdf06 	br	1173c <__alt_data_end+0xf001173c>
   117c0:	90a4983a 	sll	r18,r18,r2
   117c4:	0005883a 	mov	r2,zero
   117c8:	003ff906 	br	117b0 <__alt_data_end+0xf00117b0>
   117cc:	1144983a 	sll	r2,r2,r5
   117d0:	003fdd06 	br	11748 <__alt_data_end+0xf0011748>

000117d4 <__d2b>:
   117d4:	defff804 	addi	sp,sp,-32
   117d8:	dc000215 	stw	r16,8(sp)
   117dc:	3021883a 	mov	r16,r6
   117e0:	dc400315 	stw	r17,12(sp)
   117e4:	8022907a 	slli	r17,r16,1
   117e8:	dd000615 	stw	r20,24(sp)
   117ec:	2829883a 	mov	r20,r5
   117f0:	01400044 	movi	r5,1
   117f4:	dcc00515 	stw	r19,20(sp)
   117f8:	dc800415 	stw	r18,16(sp)
   117fc:	dfc00715 	stw	ra,28(sp)
   11800:	3825883a 	mov	r18,r7
   11804:	8822d57a 	srli	r17,r17,21
   11808:	0010b400 	call	10b40 <_Balloc>
   1180c:	1027883a 	mov	r19,r2
   11810:	00800434 	movhi	r2,16
   11814:	10bfffc4 	addi	r2,r2,-1
   11818:	808c703a 	and	r6,r16,r2
   1181c:	88000126 	beq	r17,zero,11824 <__d2b+0x50>
   11820:	31800434 	orhi	r6,r6,16
   11824:	d9800015 	stw	r6,0(sp)
   11828:	a0002426 	beq	r20,zero,118bc <__d2b+0xe8>
   1182c:	d9000104 	addi	r4,sp,4
   11830:	dd000115 	stw	r20,4(sp)
   11834:	0010e9c0 	call	10e9c <__lo0bits>
   11838:	d8c00017 	ldw	r3,0(sp)
   1183c:	10002f1e 	bne	r2,zero,118fc <__d2b+0x128>
   11840:	d9000117 	ldw	r4,4(sp)
   11844:	99000515 	stw	r4,20(r19)
   11848:	1821003a 	cmpeq	r16,r3,zero
   1184c:	01000084 	movi	r4,2
   11850:	2421c83a 	sub	r16,r4,r16
   11854:	98c00615 	stw	r3,24(r19)
   11858:	9c000415 	stw	r16,16(r19)
   1185c:	88001f1e 	bne	r17,zero,118dc <__d2b+0x108>
   11860:	10bef384 	addi	r2,r2,-1074
   11864:	90800015 	stw	r2,0(r18)
   11868:	00900034 	movhi	r2,16384
   1186c:	10bfffc4 	addi	r2,r2,-1
   11870:	8085883a 	add	r2,r16,r2
   11874:	1085883a 	add	r2,r2,r2
   11878:	1085883a 	add	r2,r2,r2
   1187c:	9885883a 	add	r2,r19,r2
   11880:	11000517 	ldw	r4,20(r2)
   11884:	8020917a 	slli	r16,r16,5
   11888:	0010e340 	call	10e34 <__hi0bits>
   1188c:	d8c00817 	ldw	r3,32(sp)
   11890:	8085c83a 	sub	r2,r16,r2
   11894:	18800015 	stw	r2,0(r3)
   11898:	9805883a 	mov	r2,r19
   1189c:	dfc00717 	ldw	ra,28(sp)
   118a0:	dd000617 	ldw	r20,24(sp)
   118a4:	dcc00517 	ldw	r19,20(sp)
   118a8:	dc800417 	ldw	r18,16(sp)
   118ac:	dc400317 	ldw	r17,12(sp)
   118b0:	dc000217 	ldw	r16,8(sp)
   118b4:	dec00804 	addi	sp,sp,32
   118b8:	f800283a 	ret
   118bc:	d809883a 	mov	r4,sp
   118c0:	0010e9c0 	call	10e9c <__lo0bits>
   118c4:	d8c00017 	ldw	r3,0(sp)
   118c8:	04000044 	movi	r16,1
   118cc:	9c000415 	stw	r16,16(r19)
   118d0:	98c00515 	stw	r3,20(r19)
   118d4:	10800804 	addi	r2,r2,32
   118d8:	883fe126 	beq	r17,zero,11860 <__alt_data_end+0xf0011860>
   118dc:	00c00d44 	movi	r3,53
   118e0:	8c7ef344 	addi	r17,r17,-1075
   118e4:	88a3883a 	add	r17,r17,r2
   118e8:	1885c83a 	sub	r2,r3,r2
   118ec:	d8c00817 	ldw	r3,32(sp)
   118f0:	94400015 	stw	r17,0(r18)
   118f4:	18800015 	stw	r2,0(r3)
   118f8:	003fe706 	br	11898 <__alt_data_end+0xf0011898>
   118fc:	01000804 	movi	r4,32
   11900:	2089c83a 	sub	r4,r4,r2
   11904:	1908983a 	sll	r4,r3,r4
   11908:	d9400117 	ldw	r5,4(sp)
   1190c:	1886d83a 	srl	r3,r3,r2
   11910:	2148b03a 	or	r4,r4,r5
   11914:	99000515 	stw	r4,20(r19)
   11918:	d8c00015 	stw	r3,0(sp)
   1191c:	003fca06 	br	11848 <__alt_data_end+0xf0011848>

00011920 <__ratio>:
   11920:	defff904 	addi	sp,sp,-28
   11924:	dc400315 	stw	r17,12(sp)
   11928:	2823883a 	mov	r17,r5
   1192c:	d9400104 	addi	r5,sp,4
   11930:	dfc00615 	stw	ra,24(sp)
   11934:	dcc00515 	stw	r19,20(sp)
   11938:	dc800415 	stw	r18,16(sp)
   1193c:	2027883a 	mov	r19,r4
   11940:	dc000215 	stw	r16,8(sp)
   11944:	00116c80 	call	116c8 <__b2d>
   11948:	d80b883a 	mov	r5,sp
   1194c:	8809883a 	mov	r4,r17
   11950:	1025883a 	mov	r18,r2
   11954:	1821883a 	mov	r16,r3
   11958:	00116c80 	call	116c8 <__b2d>
   1195c:	8a000417 	ldw	r8,16(r17)
   11960:	99000417 	ldw	r4,16(r19)
   11964:	d9400117 	ldw	r5,4(sp)
   11968:	2209c83a 	sub	r4,r4,r8
   1196c:	2010917a 	slli	r8,r4,5
   11970:	d9000017 	ldw	r4,0(sp)
   11974:	2909c83a 	sub	r4,r5,r4
   11978:	4109883a 	add	r4,r8,r4
   1197c:	01000e0e 	bge	zero,r4,119b8 <__ratio+0x98>
   11980:	2008953a 	slli	r4,r4,20
   11984:	2421883a 	add	r16,r4,r16
   11988:	100d883a 	mov	r6,r2
   1198c:	180f883a 	mov	r7,r3
   11990:	9009883a 	mov	r4,r18
   11994:	800b883a 	mov	r5,r16
   11998:	0006ad40 	call	6ad4 <__divdf3>
   1199c:	dfc00617 	ldw	ra,24(sp)
   119a0:	dcc00517 	ldw	r19,20(sp)
   119a4:	dc800417 	ldw	r18,16(sp)
   119a8:	dc400317 	ldw	r17,12(sp)
   119ac:	dc000217 	ldw	r16,8(sp)
   119b0:	dec00704 	addi	sp,sp,28
   119b4:	f800283a 	ret
   119b8:	2008953a 	slli	r4,r4,20
   119bc:	1907c83a 	sub	r3,r3,r4
   119c0:	003ff106 	br	11988 <__alt_data_end+0xf0011988>

000119c4 <_mprec_log10>:
   119c4:	defffe04 	addi	sp,sp,-8
   119c8:	dc000015 	stw	r16,0(sp)
   119cc:	dfc00115 	stw	ra,4(sp)
   119d0:	008005c4 	movi	r2,23
   119d4:	2021883a 	mov	r16,r4
   119d8:	11000d0e 	bge	r2,r4,11a10 <_mprec_log10+0x4c>
   119dc:	0005883a 	mov	r2,zero
   119e0:	00cffc34 	movhi	r3,16368
   119e4:	843fffc4 	addi	r16,r16,-1
   119e8:	000d883a 	mov	r6,zero
   119ec:	01d00934 	movhi	r7,16420
   119f0:	1009883a 	mov	r4,r2
   119f4:	180b883a 	mov	r5,r3
   119f8:	000758c0 	call	758c <__muldf3>
   119fc:	803ff91e 	bne	r16,zero,119e4 <__alt_data_end+0xf00119e4>
   11a00:	dfc00117 	ldw	ra,4(sp)
   11a04:	dc000017 	ldw	r16,0(sp)
   11a08:	dec00204 	addi	sp,sp,8
   11a0c:	f800283a 	ret
   11a10:	202090fa 	slli	r16,r4,3
   11a14:	00820034 	movhi	r2,2048
   11a18:	10814304 	addi	r2,r2,1292
   11a1c:	1421883a 	add	r16,r2,r16
   11a20:	80800017 	ldw	r2,0(r16)
   11a24:	80c00117 	ldw	r3,4(r16)
   11a28:	dfc00117 	ldw	ra,4(sp)
   11a2c:	dc000017 	ldw	r16,0(sp)
   11a30:	dec00204 	addi	sp,sp,8
   11a34:	f800283a 	ret

00011a38 <__copybits>:
   11a38:	297fffc4 	addi	r5,r5,-1
   11a3c:	280fd17a 	srai	r7,r5,5
   11a40:	30c00417 	ldw	r3,16(r6)
   11a44:	30800504 	addi	r2,r6,20
   11a48:	39c00044 	addi	r7,r7,1
   11a4c:	18c7883a 	add	r3,r3,r3
   11a50:	39cf883a 	add	r7,r7,r7
   11a54:	18c7883a 	add	r3,r3,r3
   11a58:	39cf883a 	add	r7,r7,r7
   11a5c:	10c7883a 	add	r3,r2,r3
   11a60:	21cf883a 	add	r7,r4,r7
   11a64:	10c00d2e 	bgeu	r2,r3,11a9c <__copybits+0x64>
   11a68:	200b883a 	mov	r5,r4
   11a6c:	12000017 	ldw	r8,0(r2)
   11a70:	29400104 	addi	r5,r5,4
   11a74:	10800104 	addi	r2,r2,4
   11a78:	2a3fff15 	stw	r8,-4(r5)
   11a7c:	10fffb36 	bltu	r2,r3,11a6c <__alt_data_end+0xf0011a6c>
   11a80:	1985c83a 	sub	r2,r3,r6
   11a84:	10bffac4 	addi	r2,r2,-21
   11a88:	1004d0ba 	srli	r2,r2,2
   11a8c:	10800044 	addi	r2,r2,1
   11a90:	1085883a 	add	r2,r2,r2
   11a94:	1085883a 	add	r2,r2,r2
   11a98:	2089883a 	add	r4,r4,r2
   11a9c:	21c0032e 	bgeu	r4,r7,11aac <__copybits+0x74>
   11aa0:	20000015 	stw	zero,0(r4)
   11aa4:	21000104 	addi	r4,r4,4
   11aa8:	21fffd36 	bltu	r4,r7,11aa0 <__alt_data_end+0xf0011aa0>
   11aac:	f800283a 	ret

00011ab0 <__any_on>:
   11ab0:	20c00417 	ldw	r3,16(r4)
   11ab4:	2805d17a 	srai	r2,r5,5
   11ab8:	21000504 	addi	r4,r4,20
   11abc:	18800d0e 	bge	r3,r2,11af4 <__any_on+0x44>
   11ac0:	18c7883a 	add	r3,r3,r3
   11ac4:	18c7883a 	add	r3,r3,r3
   11ac8:	20c7883a 	add	r3,r4,r3
   11acc:	20c0192e 	bgeu	r4,r3,11b34 <__any_on+0x84>
   11ad0:	18bfff17 	ldw	r2,-4(r3)
   11ad4:	18ffff04 	addi	r3,r3,-4
   11ad8:	1000041e 	bne	r2,zero,11aec <__any_on+0x3c>
   11adc:	20c0142e 	bgeu	r4,r3,11b30 <__any_on+0x80>
   11ae0:	18ffff04 	addi	r3,r3,-4
   11ae4:	19400017 	ldw	r5,0(r3)
   11ae8:	283ffc26 	beq	r5,zero,11adc <__alt_data_end+0xf0011adc>
   11aec:	00800044 	movi	r2,1
   11af0:	f800283a 	ret
   11af4:	10c00a0e 	bge	r2,r3,11b20 <__any_on+0x70>
   11af8:	1085883a 	add	r2,r2,r2
   11afc:	1085883a 	add	r2,r2,r2
   11b00:	294007cc 	andi	r5,r5,31
   11b04:	2087883a 	add	r3,r4,r2
   11b08:	283ff026 	beq	r5,zero,11acc <__alt_data_end+0xf0011acc>
   11b0c:	19800017 	ldw	r6,0(r3)
   11b10:	3144d83a 	srl	r2,r6,r5
   11b14:	114a983a 	sll	r5,r2,r5
   11b18:	317ff41e 	bne	r6,r5,11aec <__alt_data_end+0xf0011aec>
   11b1c:	003feb06 	br	11acc <__alt_data_end+0xf0011acc>
   11b20:	1085883a 	add	r2,r2,r2
   11b24:	1085883a 	add	r2,r2,r2
   11b28:	2087883a 	add	r3,r4,r2
   11b2c:	003fe706 	br	11acc <__alt_data_end+0xf0011acc>
   11b30:	f800283a 	ret
   11b34:	0005883a 	mov	r2,zero
   11b38:	f800283a 	ret

00011b3c <_realloc_r>:
   11b3c:	defff604 	addi	sp,sp,-40
   11b40:	dc800215 	stw	r18,8(sp)
   11b44:	dfc00915 	stw	ra,36(sp)
   11b48:	df000815 	stw	fp,32(sp)
   11b4c:	ddc00715 	stw	r23,28(sp)
   11b50:	dd800615 	stw	r22,24(sp)
   11b54:	dd400515 	stw	r21,20(sp)
   11b58:	dd000415 	stw	r20,16(sp)
   11b5c:	dcc00315 	stw	r19,12(sp)
   11b60:	dc400115 	stw	r17,4(sp)
   11b64:	dc000015 	stw	r16,0(sp)
   11b68:	3025883a 	mov	r18,r6
   11b6c:	2800b726 	beq	r5,zero,11e4c <_realloc_r+0x310>
   11b70:	282b883a 	mov	r21,r5
   11b74:	2029883a 	mov	r20,r4
   11b78:	00170840 	call	17084 <__malloc_lock>
   11b7c:	a8bfff17 	ldw	r2,-4(r21)
   11b80:	043fff04 	movi	r16,-4
   11b84:	90c002c4 	addi	r3,r18,11
   11b88:	01000584 	movi	r4,22
   11b8c:	acfffe04 	addi	r19,r21,-8
   11b90:	1420703a 	and	r16,r2,r16
   11b94:	20c0332e 	bgeu	r4,r3,11c64 <_realloc_r+0x128>
   11b98:	047ffe04 	movi	r17,-8
   11b9c:	1c62703a 	and	r17,r3,r17
   11ba0:	8807883a 	mov	r3,r17
   11ba4:	88005816 	blt	r17,zero,11d08 <_realloc_r+0x1cc>
   11ba8:	8c805736 	bltu	r17,r18,11d08 <_realloc_r+0x1cc>
   11bac:	80c0300e 	bge	r16,r3,11c70 <_realloc_r+0x134>
   11bb0:	07020034 	movhi	fp,2048
   11bb4:	e7038604 	addi	fp,fp,3608
   11bb8:	e1c00217 	ldw	r7,8(fp)
   11bbc:	9c09883a 	add	r4,r19,r16
   11bc0:	22000117 	ldw	r8,4(r4)
   11bc4:	21c06326 	beq	r4,r7,11d54 <_realloc_r+0x218>
   11bc8:	017fff84 	movi	r5,-2
   11bcc:	414a703a 	and	r5,r8,r5
   11bd0:	214b883a 	add	r5,r4,r5
   11bd4:	29800117 	ldw	r6,4(r5)
   11bd8:	3180004c 	andi	r6,r6,1
   11bdc:	30003f26 	beq	r6,zero,11cdc <_realloc_r+0x1a0>
   11be0:	1080004c 	andi	r2,r2,1
   11be4:	10008326 	beq	r2,zero,11df4 <_realloc_r+0x2b8>
   11be8:	900b883a 	mov	r5,r18
   11bec:	a009883a 	mov	r4,r20
   11bf0:	00100f40 	call	100f4 <_malloc_r>
   11bf4:	1025883a 	mov	r18,r2
   11bf8:	10011e26 	beq	r2,zero,12074 <_realloc_r+0x538>
   11bfc:	a93fff17 	ldw	r4,-4(r21)
   11c00:	10fffe04 	addi	r3,r2,-8
   11c04:	00bfff84 	movi	r2,-2
   11c08:	2084703a 	and	r2,r4,r2
   11c0c:	9885883a 	add	r2,r19,r2
   11c10:	1880ee26 	beq	r3,r2,11fcc <_realloc_r+0x490>
   11c14:	81bfff04 	addi	r6,r16,-4
   11c18:	00800904 	movi	r2,36
   11c1c:	1180b836 	bltu	r2,r6,11f00 <_realloc_r+0x3c4>
   11c20:	00c004c4 	movi	r3,19
   11c24:	19809636 	bltu	r3,r6,11e80 <_realloc_r+0x344>
   11c28:	9005883a 	mov	r2,r18
   11c2c:	a807883a 	mov	r3,r21
   11c30:	19000017 	ldw	r4,0(r3)
   11c34:	11000015 	stw	r4,0(r2)
   11c38:	19000117 	ldw	r4,4(r3)
   11c3c:	11000115 	stw	r4,4(r2)
   11c40:	18c00217 	ldw	r3,8(r3)
   11c44:	10c00215 	stw	r3,8(r2)
   11c48:	a80b883a 	mov	r5,r21
   11c4c:	a009883a 	mov	r4,r20
   11c50:	000f5080 	call	f508 <_free_r>
   11c54:	a009883a 	mov	r4,r20
   11c58:	00170a80 	call	170a8 <__malloc_unlock>
   11c5c:	9005883a 	mov	r2,r18
   11c60:	00001206 	br	11cac <_realloc_r+0x170>
   11c64:	00c00404 	movi	r3,16
   11c68:	1823883a 	mov	r17,r3
   11c6c:	003fce06 	br	11ba8 <__alt_data_end+0xf0011ba8>
   11c70:	a825883a 	mov	r18,r21
   11c74:	8445c83a 	sub	r2,r16,r17
   11c78:	00c003c4 	movi	r3,15
   11c7c:	18802636 	bltu	r3,r2,11d18 <_realloc_r+0x1dc>
   11c80:	99800117 	ldw	r6,4(r19)
   11c84:	9c07883a 	add	r3,r19,r16
   11c88:	3180004c 	andi	r6,r6,1
   11c8c:	3420b03a 	or	r16,r6,r16
   11c90:	9c000115 	stw	r16,4(r19)
   11c94:	18800117 	ldw	r2,4(r3)
   11c98:	10800054 	ori	r2,r2,1
   11c9c:	18800115 	stw	r2,4(r3)
   11ca0:	a009883a 	mov	r4,r20
   11ca4:	00170a80 	call	170a8 <__malloc_unlock>
   11ca8:	9005883a 	mov	r2,r18
   11cac:	dfc00917 	ldw	ra,36(sp)
   11cb0:	df000817 	ldw	fp,32(sp)
   11cb4:	ddc00717 	ldw	r23,28(sp)
   11cb8:	dd800617 	ldw	r22,24(sp)
   11cbc:	dd400517 	ldw	r21,20(sp)
   11cc0:	dd000417 	ldw	r20,16(sp)
   11cc4:	dcc00317 	ldw	r19,12(sp)
   11cc8:	dc800217 	ldw	r18,8(sp)
   11ccc:	dc400117 	ldw	r17,4(sp)
   11cd0:	dc000017 	ldw	r16,0(sp)
   11cd4:	dec00a04 	addi	sp,sp,40
   11cd8:	f800283a 	ret
   11cdc:	017fff04 	movi	r5,-4
   11ce0:	414a703a 	and	r5,r8,r5
   11ce4:	814d883a 	add	r6,r16,r5
   11ce8:	30c01f16 	blt	r6,r3,11d68 <_realloc_r+0x22c>
   11cec:	20800317 	ldw	r2,12(r4)
   11cf0:	20c00217 	ldw	r3,8(r4)
   11cf4:	a825883a 	mov	r18,r21
   11cf8:	3021883a 	mov	r16,r6
   11cfc:	18800315 	stw	r2,12(r3)
   11d00:	10c00215 	stw	r3,8(r2)
   11d04:	003fdb06 	br	11c74 <__alt_data_end+0xf0011c74>
   11d08:	00800304 	movi	r2,12
   11d0c:	a0800015 	stw	r2,0(r20)
   11d10:	0005883a 	mov	r2,zero
   11d14:	003fe506 	br	11cac <__alt_data_end+0xf0011cac>
   11d18:	98c00117 	ldw	r3,4(r19)
   11d1c:	9c4b883a 	add	r5,r19,r17
   11d20:	11000054 	ori	r4,r2,1
   11d24:	18c0004c 	andi	r3,r3,1
   11d28:	1c62b03a 	or	r17,r3,r17
   11d2c:	9c400115 	stw	r17,4(r19)
   11d30:	29000115 	stw	r4,4(r5)
   11d34:	2885883a 	add	r2,r5,r2
   11d38:	10c00117 	ldw	r3,4(r2)
   11d3c:	29400204 	addi	r5,r5,8
   11d40:	a009883a 	mov	r4,r20
   11d44:	18c00054 	ori	r3,r3,1
   11d48:	10c00115 	stw	r3,4(r2)
   11d4c:	000f5080 	call	f508 <_free_r>
   11d50:	003fd306 	br	11ca0 <__alt_data_end+0xf0011ca0>
   11d54:	017fff04 	movi	r5,-4
   11d58:	414a703a 	and	r5,r8,r5
   11d5c:	89800404 	addi	r6,r17,16
   11d60:	8151883a 	add	r8,r16,r5
   11d64:	4180590e 	bge	r8,r6,11ecc <_realloc_r+0x390>
   11d68:	1080004c 	andi	r2,r2,1
   11d6c:	103f9e1e 	bne	r2,zero,11be8 <__alt_data_end+0xf0011be8>
   11d70:	adbffe17 	ldw	r22,-8(r21)
   11d74:	00bfff04 	movi	r2,-4
   11d78:	9dadc83a 	sub	r22,r19,r22
   11d7c:	b1800117 	ldw	r6,4(r22)
   11d80:	3084703a 	and	r2,r6,r2
   11d84:	20002026 	beq	r4,zero,11e08 <_realloc_r+0x2cc>
   11d88:	80af883a 	add	r23,r16,r2
   11d8c:	b96f883a 	add	r23,r23,r5
   11d90:	21c05f26 	beq	r4,r7,11f10 <_realloc_r+0x3d4>
   11d94:	b8c01c16 	blt	r23,r3,11e08 <_realloc_r+0x2cc>
   11d98:	20800317 	ldw	r2,12(r4)
   11d9c:	20c00217 	ldw	r3,8(r4)
   11da0:	81bfff04 	addi	r6,r16,-4
   11da4:	01000904 	movi	r4,36
   11da8:	18800315 	stw	r2,12(r3)
   11dac:	10c00215 	stw	r3,8(r2)
   11db0:	b0c00217 	ldw	r3,8(r22)
   11db4:	b0800317 	ldw	r2,12(r22)
   11db8:	b4800204 	addi	r18,r22,8
   11dbc:	18800315 	stw	r2,12(r3)
   11dc0:	10c00215 	stw	r3,8(r2)
   11dc4:	21801b36 	bltu	r4,r6,11e34 <_realloc_r+0x2f8>
   11dc8:	008004c4 	movi	r2,19
   11dcc:	1180352e 	bgeu	r2,r6,11ea4 <_realloc_r+0x368>
   11dd0:	a8800017 	ldw	r2,0(r21)
   11dd4:	b0800215 	stw	r2,8(r22)
   11dd8:	a8800117 	ldw	r2,4(r21)
   11ddc:	b0800315 	stw	r2,12(r22)
   11de0:	008006c4 	movi	r2,27
   11de4:	11807f36 	bltu	r2,r6,11fe4 <_realloc_r+0x4a8>
   11de8:	b0800404 	addi	r2,r22,16
   11dec:	ad400204 	addi	r21,r21,8
   11df0:	00002d06 	br	11ea8 <_realloc_r+0x36c>
   11df4:	adbffe17 	ldw	r22,-8(r21)
   11df8:	00bfff04 	movi	r2,-4
   11dfc:	9dadc83a 	sub	r22,r19,r22
   11e00:	b1000117 	ldw	r4,4(r22)
   11e04:	2084703a 	and	r2,r4,r2
   11e08:	b03f7726 	beq	r22,zero,11be8 <__alt_data_end+0xf0011be8>
   11e0c:	80af883a 	add	r23,r16,r2
   11e10:	b8ff7516 	blt	r23,r3,11be8 <__alt_data_end+0xf0011be8>
   11e14:	b0800317 	ldw	r2,12(r22)
   11e18:	b0c00217 	ldw	r3,8(r22)
   11e1c:	81bfff04 	addi	r6,r16,-4
   11e20:	01000904 	movi	r4,36
   11e24:	18800315 	stw	r2,12(r3)
   11e28:	10c00215 	stw	r3,8(r2)
   11e2c:	b4800204 	addi	r18,r22,8
   11e30:	21bfe52e 	bgeu	r4,r6,11dc8 <__alt_data_end+0xf0011dc8>
   11e34:	a80b883a 	mov	r5,r21
   11e38:	9009883a 	mov	r4,r18
   11e3c:	00109e40 	call	109e4 <memmove>
   11e40:	b821883a 	mov	r16,r23
   11e44:	b027883a 	mov	r19,r22
   11e48:	003f8a06 	br	11c74 <__alt_data_end+0xf0011c74>
   11e4c:	300b883a 	mov	r5,r6
   11e50:	dfc00917 	ldw	ra,36(sp)
   11e54:	df000817 	ldw	fp,32(sp)
   11e58:	ddc00717 	ldw	r23,28(sp)
   11e5c:	dd800617 	ldw	r22,24(sp)
   11e60:	dd400517 	ldw	r21,20(sp)
   11e64:	dd000417 	ldw	r20,16(sp)
   11e68:	dcc00317 	ldw	r19,12(sp)
   11e6c:	dc800217 	ldw	r18,8(sp)
   11e70:	dc400117 	ldw	r17,4(sp)
   11e74:	dc000017 	ldw	r16,0(sp)
   11e78:	dec00a04 	addi	sp,sp,40
   11e7c:	00100f41 	jmpi	100f4 <_malloc_r>
   11e80:	a8c00017 	ldw	r3,0(r21)
   11e84:	90c00015 	stw	r3,0(r18)
   11e88:	a8c00117 	ldw	r3,4(r21)
   11e8c:	90c00115 	stw	r3,4(r18)
   11e90:	00c006c4 	movi	r3,27
   11e94:	19804536 	bltu	r3,r6,11fac <_realloc_r+0x470>
   11e98:	90800204 	addi	r2,r18,8
   11e9c:	a8c00204 	addi	r3,r21,8
   11ea0:	003f6306 	br	11c30 <__alt_data_end+0xf0011c30>
   11ea4:	9005883a 	mov	r2,r18
   11ea8:	a8c00017 	ldw	r3,0(r21)
   11eac:	b821883a 	mov	r16,r23
   11eb0:	b027883a 	mov	r19,r22
   11eb4:	10c00015 	stw	r3,0(r2)
   11eb8:	a8c00117 	ldw	r3,4(r21)
   11ebc:	10c00115 	stw	r3,4(r2)
   11ec0:	a8c00217 	ldw	r3,8(r21)
   11ec4:	10c00215 	stw	r3,8(r2)
   11ec8:	003f6a06 	br	11c74 <__alt_data_end+0xf0011c74>
   11ecc:	9c67883a 	add	r19,r19,r17
   11ed0:	4445c83a 	sub	r2,r8,r17
   11ed4:	e4c00215 	stw	r19,8(fp)
   11ed8:	10800054 	ori	r2,r2,1
   11edc:	98800115 	stw	r2,4(r19)
   11ee0:	a8bfff17 	ldw	r2,-4(r21)
   11ee4:	a009883a 	mov	r4,r20
   11ee8:	1080004c 	andi	r2,r2,1
   11eec:	1462b03a 	or	r17,r2,r17
   11ef0:	ac7fff15 	stw	r17,-4(r21)
   11ef4:	00170a80 	call	170a8 <__malloc_unlock>
   11ef8:	a805883a 	mov	r2,r21
   11efc:	003f6b06 	br	11cac <__alt_data_end+0xf0011cac>
   11f00:	a80b883a 	mov	r5,r21
   11f04:	9009883a 	mov	r4,r18
   11f08:	00109e40 	call	109e4 <memmove>
   11f0c:	003f4e06 	br	11c48 <__alt_data_end+0xf0011c48>
   11f10:	89000404 	addi	r4,r17,16
   11f14:	b93fbc16 	blt	r23,r4,11e08 <__alt_data_end+0xf0011e08>
   11f18:	b0800317 	ldw	r2,12(r22)
   11f1c:	b0c00217 	ldw	r3,8(r22)
   11f20:	81bfff04 	addi	r6,r16,-4
   11f24:	01000904 	movi	r4,36
   11f28:	18800315 	stw	r2,12(r3)
   11f2c:	10c00215 	stw	r3,8(r2)
   11f30:	b4800204 	addi	r18,r22,8
   11f34:	21804336 	bltu	r4,r6,12044 <_realloc_r+0x508>
   11f38:	008004c4 	movi	r2,19
   11f3c:	11803f2e 	bgeu	r2,r6,1203c <_realloc_r+0x500>
   11f40:	a8800017 	ldw	r2,0(r21)
   11f44:	b0800215 	stw	r2,8(r22)
   11f48:	a8800117 	ldw	r2,4(r21)
   11f4c:	b0800315 	stw	r2,12(r22)
   11f50:	008006c4 	movi	r2,27
   11f54:	11803f36 	bltu	r2,r6,12054 <_realloc_r+0x518>
   11f58:	b0800404 	addi	r2,r22,16
   11f5c:	ad400204 	addi	r21,r21,8
   11f60:	a8c00017 	ldw	r3,0(r21)
   11f64:	10c00015 	stw	r3,0(r2)
   11f68:	a8c00117 	ldw	r3,4(r21)
   11f6c:	10c00115 	stw	r3,4(r2)
   11f70:	a8c00217 	ldw	r3,8(r21)
   11f74:	10c00215 	stw	r3,8(r2)
   11f78:	b447883a 	add	r3,r22,r17
   11f7c:	bc45c83a 	sub	r2,r23,r17
   11f80:	e0c00215 	stw	r3,8(fp)
   11f84:	10800054 	ori	r2,r2,1
   11f88:	18800115 	stw	r2,4(r3)
   11f8c:	b0800117 	ldw	r2,4(r22)
   11f90:	a009883a 	mov	r4,r20
   11f94:	1080004c 	andi	r2,r2,1
   11f98:	1462b03a 	or	r17,r2,r17
   11f9c:	b4400115 	stw	r17,4(r22)
   11fa0:	00170a80 	call	170a8 <__malloc_unlock>
   11fa4:	9005883a 	mov	r2,r18
   11fa8:	003f4006 	br	11cac <__alt_data_end+0xf0011cac>
   11fac:	a8c00217 	ldw	r3,8(r21)
   11fb0:	90c00215 	stw	r3,8(r18)
   11fb4:	a8c00317 	ldw	r3,12(r21)
   11fb8:	90c00315 	stw	r3,12(r18)
   11fbc:	30801126 	beq	r6,r2,12004 <_realloc_r+0x4c8>
   11fc0:	90800404 	addi	r2,r18,16
   11fc4:	a8c00404 	addi	r3,r21,16
   11fc8:	003f1906 	br	11c30 <__alt_data_end+0xf0011c30>
   11fcc:	90ffff17 	ldw	r3,-4(r18)
   11fd0:	00bfff04 	movi	r2,-4
   11fd4:	a825883a 	mov	r18,r21
   11fd8:	1884703a 	and	r2,r3,r2
   11fdc:	80a1883a 	add	r16,r16,r2
   11fe0:	003f2406 	br	11c74 <__alt_data_end+0xf0011c74>
   11fe4:	a8800217 	ldw	r2,8(r21)
   11fe8:	b0800415 	stw	r2,16(r22)
   11fec:	a8800317 	ldw	r2,12(r21)
   11ff0:	b0800515 	stw	r2,20(r22)
   11ff4:	31000a26 	beq	r6,r4,12020 <_realloc_r+0x4e4>
   11ff8:	b0800604 	addi	r2,r22,24
   11ffc:	ad400404 	addi	r21,r21,16
   12000:	003fa906 	br	11ea8 <__alt_data_end+0xf0011ea8>
   12004:	a9000417 	ldw	r4,16(r21)
   12008:	90800604 	addi	r2,r18,24
   1200c:	a8c00604 	addi	r3,r21,24
   12010:	91000415 	stw	r4,16(r18)
   12014:	a9000517 	ldw	r4,20(r21)
   12018:	91000515 	stw	r4,20(r18)
   1201c:	003f0406 	br	11c30 <__alt_data_end+0xf0011c30>
   12020:	a8c00417 	ldw	r3,16(r21)
   12024:	ad400604 	addi	r21,r21,24
   12028:	b0800804 	addi	r2,r22,32
   1202c:	b0c00615 	stw	r3,24(r22)
   12030:	a8ffff17 	ldw	r3,-4(r21)
   12034:	b0c00715 	stw	r3,28(r22)
   12038:	003f9b06 	br	11ea8 <__alt_data_end+0xf0011ea8>
   1203c:	9005883a 	mov	r2,r18
   12040:	003fc706 	br	11f60 <__alt_data_end+0xf0011f60>
   12044:	a80b883a 	mov	r5,r21
   12048:	9009883a 	mov	r4,r18
   1204c:	00109e40 	call	109e4 <memmove>
   12050:	003fc906 	br	11f78 <__alt_data_end+0xf0011f78>
   12054:	a8800217 	ldw	r2,8(r21)
   12058:	b0800415 	stw	r2,16(r22)
   1205c:	a8800317 	ldw	r2,12(r21)
   12060:	b0800515 	stw	r2,20(r22)
   12064:	31000726 	beq	r6,r4,12084 <_realloc_r+0x548>
   12068:	b0800604 	addi	r2,r22,24
   1206c:	ad400404 	addi	r21,r21,16
   12070:	003fbb06 	br	11f60 <__alt_data_end+0xf0011f60>
   12074:	a009883a 	mov	r4,r20
   12078:	00170a80 	call	170a8 <__malloc_unlock>
   1207c:	0005883a 	mov	r2,zero
   12080:	003f0a06 	br	11cac <__alt_data_end+0xf0011cac>
   12084:	a8c00417 	ldw	r3,16(r21)
   12088:	ad400604 	addi	r21,r21,24
   1208c:	b0800804 	addi	r2,r22,32
   12090:	b0c00615 	stw	r3,24(r22)
   12094:	a8ffff17 	ldw	r3,-4(r21)
   12098:	b0c00715 	stw	r3,28(r22)
   1209c:	003fb006 	br	11f60 <__alt_data_end+0xf0011f60>

000120a0 <__fpclassifyd>:
   120a0:	00a00034 	movhi	r2,32768
   120a4:	10bfffc4 	addi	r2,r2,-1
   120a8:	2884703a 	and	r2,r5,r2
   120ac:	10000726 	beq	r2,zero,120cc <__fpclassifyd+0x2c>
   120b0:	00fffc34 	movhi	r3,65520
   120b4:	019ff834 	movhi	r6,32736
   120b8:	28c7883a 	add	r3,r5,r3
   120bc:	31bfffc4 	addi	r6,r6,-1
   120c0:	30c00536 	bltu	r6,r3,120d8 <__fpclassifyd+0x38>
   120c4:	00800104 	movi	r2,4
   120c8:	f800283a 	ret
   120cc:	2000021e 	bne	r4,zero,120d8 <__fpclassifyd+0x38>
   120d0:	00800084 	movi	r2,2
   120d4:	f800283a 	ret
   120d8:	00dffc34 	movhi	r3,32752
   120dc:	019ff834 	movhi	r6,32736
   120e0:	28cb883a 	add	r5,r5,r3
   120e4:	31bfffc4 	addi	r6,r6,-1
   120e8:	317ff62e 	bgeu	r6,r5,120c4 <__alt_data_end+0xf00120c4>
   120ec:	01400434 	movhi	r5,16
   120f0:	297fffc4 	addi	r5,r5,-1
   120f4:	28800236 	bltu	r5,r2,12100 <__fpclassifyd+0x60>
   120f8:	008000c4 	movi	r2,3
   120fc:	f800283a 	ret
   12100:	10c00226 	beq	r2,r3,1210c <__fpclassifyd+0x6c>
   12104:	0005883a 	mov	r2,zero
   12108:	f800283a 	ret
   1210c:	2005003a 	cmpeq	r2,r4,zero
   12110:	f800283a 	ret

00012114 <_sbrk_r>:
   12114:	defffd04 	addi	sp,sp,-12
   12118:	dc000015 	stw	r16,0(sp)
   1211c:	04020034 	movhi	r16,2048
   12120:	dc400115 	stw	r17,4(sp)
   12124:	840a3904 	addi	r16,r16,10468
   12128:	2023883a 	mov	r17,r4
   1212c:	2809883a 	mov	r4,r5
   12130:	dfc00215 	stw	ra,8(sp)
   12134:	80000015 	stw	zero,0(r16)
   12138:	00172680 	call	17268 <sbrk>
   1213c:	00ffffc4 	movi	r3,-1
   12140:	10c00526 	beq	r2,r3,12158 <_sbrk_r+0x44>
   12144:	dfc00217 	ldw	ra,8(sp)
   12148:	dc400117 	ldw	r17,4(sp)
   1214c:	dc000017 	ldw	r16,0(sp)
   12150:	dec00304 	addi	sp,sp,12
   12154:	f800283a 	ret
   12158:	80c00017 	ldw	r3,0(r16)
   1215c:	183ff926 	beq	r3,zero,12144 <__alt_data_end+0xf0012144>
   12160:	88c00015 	stw	r3,0(r17)
   12164:	003ff706 	br	12144 <__alt_data_end+0xf0012144>

00012168 <__sread>:
   12168:	defffe04 	addi	sp,sp,-8
   1216c:	dc000015 	stw	r16,0(sp)
   12170:	2821883a 	mov	r16,r5
   12174:	2940038f 	ldh	r5,14(r5)
   12178:	dfc00115 	stw	ra,4(sp)
   1217c:	00153680 	call	15368 <_read_r>
   12180:	10000716 	blt	r2,zero,121a0 <__sread+0x38>
   12184:	80c01417 	ldw	r3,80(r16)
   12188:	1887883a 	add	r3,r3,r2
   1218c:	80c01415 	stw	r3,80(r16)
   12190:	dfc00117 	ldw	ra,4(sp)
   12194:	dc000017 	ldw	r16,0(sp)
   12198:	dec00204 	addi	sp,sp,8
   1219c:	f800283a 	ret
   121a0:	80c0030b 	ldhu	r3,12(r16)
   121a4:	18fbffcc 	andi	r3,r3,61439
   121a8:	80c0030d 	sth	r3,12(r16)
   121ac:	dfc00117 	ldw	ra,4(sp)
   121b0:	dc000017 	ldw	r16,0(sp)
   121b4:	dec00204 	addi	sp,sp,8
   121b8:	f800283a 	ret

000121bc <__seofread>:
   121bc:	0005883a 	mov	r2,zero
   121c0:	f800283a 	ret

000121c4 <__swrite>:
   121c4:	2880030b 	ldhu	r2,12(r5)
   121c8:	defffb04 	addi	sp,sp,-20
   121cc:	dcc00315 	stw	r19,12(sp)
   121d0:	dc800215 	stw	r18,8(sp)
   121d4:	dc400115 	stw	r17,4(sp)
   121d8:	dc000015 	stw	r16,0(sp)
   121dc:	dfc00415 	stw	ra,16(sp)
   121e0:	10c0400c 	andi	r3,r2,256
   121e4:	2821883a 	mov	r16,r5
   121e8:	2023883a 	mov	r17,r4
   121ec:	3025883a 	mov	r18,r6
   121f0:	3827883a 	mov	r19,r7
   121f4:	18000526 	beq	r3,zero,1220c <__swrite+0x48>
   121f8:	2940038f 	ldh	r5,14(r5)
   121fc:	01c00084 	movi	r7,2
   12200:	000d883a 	mov	r6,zero
   12204:	00153080 	call	15308 <_lseek_r>
   12208:	8080030b 	ldhu	r2,12(r16)
   1220c:	8140038f 	ldh	r5,14(r16)
   12210:	10bbffcc 	andi	r2,r2,61439
   12214:	980f883a 	mov	r7,r19
   12218:	900d883a 	mov	r6,r18
   1221c:	8809883a 	mov	r4,r17
   12220:	8080030d 	sth	r2,12(r16)
   12224:	dfc00417 	ldw	ra,16(sp)
   12228:	dcc00317 	ldw	r19,12(sp)
   1222c:	dc800217 	ldw	r18,8(sp)
   12230:	dc400117 	ldw	r17,4(sp)
   12234:	dc000017 	ldw	r16,0(sp)
   12238:	dec00504 	addi	sp,sp,20
   1223c:	0014dd41 	jmpi	14dd4 <_write_r>

00012240 <__sseek>:
   12240:	defffe04 	addi	sp,sp,-8
   12244:	dc000015 	stw	r16,0(sp)
   12248:	2821883a 	mov	r16,r5
   1224c:	2940038f 	ldh	r5,14(r5)
   12250:	dfc00115 	stw	ra,4(sp)
   12254:	00153080 	call	15308 <_lseek_r>
   12258:	00ffffc4 	movi	r3,-1
   1225c:	10c00826 	beq	r2,r3,12280 <__sseek+0x40>
   12260:	80c0030b 	ldhu	r3,12(r16)
   12264:	80801415 	stw	r2,80(r16)
   12268:	18c40014 	ori	r3,r3,4096
   1226c:	80c0030d 	sth	r3,12(r16)
   12270:	dfc00117 	ldw	ra,4(sp)
   12274:	dc000017 	ldw	r16,0(sp)
   12278:	dec00204 	addi	sp,sp,8
   1227c:	f800283a 	ret
   12280:	80c0030b 	ldhu	r3,12(r16)
   12284:	18fbffcc 	andi	r3,r3,61439
   12288:	80c0030d 	sth	r3,12(r16)
   1228c:	dfc00117 	ldw	ra,4(sp)
   12290:	dc000017 	ldw	r16,0(sp)
   12294:	dec00204 	addi	sp,sp,8
   12298:	f800283a 	ret

0001229c <__sclose>:
   1229c:	2940038f 	ldh	r5,14(r5)
   122a0:	0014e341 	jmpi	14e34 <_close_r>

000122a4 <strcmp>:
   122a4:	2144b03a 	or	r2,r4,r5
   122a8:	108000cc 	andi	r2,r2,3
   122ac:	1000171e 	bne	r2,zero,1230c <strcmp+0x68>
   122b0:	20800017 	ldw	r2,0(r4)
   122b4:	28c00017 	ldw	r3,0(r5)
   122b8:	10c0141e 	bne	r2,r3,1230c <strcmp+0x68>
   122bc:	027fbff4 	movhi	r9,65279
   122c0:	4a7fbfc4 	addi	r9,r9,-257
   122c4:	0086303a 	nor	r3,zero,r2
   122c8:	02202074 	movhi	r8,32897
   122cc:	1245883a 	add	r2,r2,r9
   122d0:	42202004 	addi	r8,r8,-32640
   122d4:	10c4703a 	and	r2,r2,r3
   122d8:	1204703a 	and	r2,r2,r8
   122dc:	10000226 	beq	r2,zero,122e8 <strcmp+0x44>
   122e0:	00002306 	br	12370 <strcmp+0xcc>
   122e4:	1000221e 	bne	r2,zero,12370 <strcmp+0xcc>
   122e8:	21000104 	addi	r4,r4,4
   122ec:	20c00017 	ldw	r3,0(r4)
   122f0:	29400104 	addi	r5,r5,4
   122f4:	29800017 	ldw	r6,0(r5)
   122f8:	1a4f883a 	add	r7,r3,r9
   122fc:	00c4303a 	nor	r2,zero,r3
   12300:	3884703a 	and	r2,r7,r2
   12304:	1204703a 	and	r2,r2,r8
   12308:	19bff626 	beq	r3,r6,122e4 <__alt_data_end+0xf00122e4>
   1230c:	20800003 	ldbu	r2,0(r4)
   12310:	10c03fcc 	andi	r3,r2,255
   12314:	18c0201c 	xori	r3,r3,128
   12318:	18ffe004 	addi	r3,r3,-128
   1231c:	18000c26 	beq	r3,zero,12350 <strcmp+0xac>
   12320:	29800007 	ldb	r6,0(r5)
   12324:	19800326 	beq	r3,r6,12334 <strcmp+0x90>
   12328:	00001306 	br	12378 <strcmp+0xd4>
   1232c:	29800007 	ldb	r6,0(r5)
   12330:	11800b1e 	bne	r2,r6,12360 <strcmp+0xbc>
   12334:	21000044 	addi	r4,r4,1
   12338:	20c00003 	ldbu	r3,0(r4)
   1233c:	29400044 	addi	r5,r5,1
   12340:	18803fcc 	andi	r2,r3,255
   12344:	1080201c 	xori	r2,r2,128
   12348:	10bfe004 	addi	r2,r2,-128
   1234c:	103ff71e 	bne	r2,zero,1232c <__alt_data_end+0xf001232c>
   12350:	0007883a 	mov	r3,zero
   12354:	28800003 	ldbu	r2,0(r5)
   12358:	1885c83a 	sub	r2,r3,r2
   1235c:	f800283a 	ret
   12360:	28800003 	ldbu	r2,0(r5)
   12364:	18c03fcc 	andi	r3,r3,255
   12368:	1885c83a 	sub	r2,r3,r2
   1236c:	f800283a 	ret
   12370:	0005883a 	mov	r2,zero
   12374:	f800283a 	ret
   12378:	10c03fcc 	andi	r3,r2,255
   1237c:	003ff506 	br	12354 <__alt_data_end+0xf0012354>

00012380 <__ssprint_r>:
   12380:	30800217 	ldw	r2,8(r6)
   12384:	defff604 	addi	sp,sp,-40
   12388:	dc800215 	stw	r18,8(sp)
   1238c:	dfc00915 	stw	ra,36(sp)
   12390:	df000815 	stw	fp,32(sp)
   12394:	ddc00715 	stw	r23,28(sp)
   12398:	dd800615 	stw	r22,24(sp)
   1239c:	dd400515 	stw	r21,20(sp)
   123a0:	dd000415 	stw	r20,16(sp)
   123a4:	dcc00315 	stw	r19,12(sp)
   123a8:	dc400115 	stw	r17,4(sp)
   123ac:	dc000015 	stw	r16,0(sp)
   123b0:	3025883a 	mov	r18,r6
   123b4:	10005826 	beq	r2,zero,12518 <__ssprint_r+0x198>
   123b8:	2027883a 	mov	r19,r4
   123bc:	35c00017 	ldw	r23,0(r6)
   123c0:	29000017 	ldw	r4,0(r5)
   123c4:	28800217 	ldw	r2,8(r5)
   123c8:	2823883a 	mov	r17,r5
   123cc:	0039883a 	mov	fp,zero
   123d0:	0021883a 	mov	r16,zero
   123d4:	80003926 	beq	r16,zero,124bc <__ssprint_r+0x13c>
   123d8:	102b883a 	mov	r21,r2
   123dc:	102d883a 	mov	r22,r2
   123e0:	80803a36 	bltu	r16,r2,124cc <__ssprint_r+0x14c>
   123e4:	88c0030b 	ldhu	r3,12(r17)
   123e8:	1881200c 	andi	r2,r3,1152
   123ec:	10002626 	beq	r2,zero,12488 <__ssprint_r+0x108>
   123f0:	88800517 	ldw	r2,20(r17)
   123f4:	89400417 	ldw	r5,16(r17)
   123f8:	81800044 	addi	r6,r16,1
   123fc:	108f883a 	add	r7,r2,r2
   12400:	3885883a 	add	r2,r7,r2
   12404:	100ed7fa 	srli	r7,r2,31
   12408:	216dc83a 	sub	r22,r4,r5
   1240c:	3589883a 	add	r4,r6,r22
   12410:	3885883a 	add	r2,r7,r2
   12414:	102bd07a 	srai	r21,r2,1
   12418:	a80d883a 	mov	r6,r21
   1241c:	a900022e 	bgeu	r21,r4,12428 <__ssprint_r+0xa8>
   12420:	202b883a 	mov	r21,r4
   12424:	200d883a 	mov	r6,r4
   12428:	18c1000c 	andi	r3,r3,1024
   1242c:	18002a26 	beq	r3,zero,124d8 <__ssprint_r+0x158>
   12430:	300b883a 	mov	r5,r6
   12434:	9809883a 	mov	r4,r19
   12438:	00100f40 	call	100f4 <_malloc_r>
   1243c:	1029883a 	mov	r20,r2
   12440:	10002c26 	beq	r2,zero,124f4 <__ssprint_r+0x174>
   12444:	89400417 	ldw	r5,16(r17)
   12448:	b00d883a 	mov	r6,r22
   1244c:	1009883a 	mov	r4,r2
   12450:	00089900 	call	8990 <memcpy>
   12454:	8880030b 	ldhu	r2,12(r17)
   12458:	00fedfc4 	movi	r3,-1153
   1245c:	10c4703a 	and	r2,r2,r3
   12460:	10802014 	ori	r2,r2,128
   12464:	8880030d 	sth	r2,12(r17)
   12468:	a589883a 	add	r4,r20,r22
   1246c:	adadc83a 	sub	r22,r21,r22
   12470:	8d400515 	stw	r21,20(r17)
   12474:	8d800215 	stw	r22,8(r17)
   12478:	8d000415 	stw	r20,16(r17)
   1247c:	89000015 	stw	r4,0(r17)
   12480:	802b883a 	mov	r21,r16
   12484:	802d883a 	mov	r22,r16
   12488:	b00d883a 	mov	r6,r22
   1248c:	e00b883a 	mov	r5,fp
   12490:	00109e40 	call	109e4 <memmove>
   12494:	88800217 	ldw	r2,8(r17)
   12498:	89000017 	ldw	r4,0(r17)
   1249c:	90c00217 	ldw	r3,8(r18)
   124a0:	1545c83a 	sub	r2,r2,r21
   124a4:	2589883a 	add	r4,r4,r22
   124a8:	88800215 	stw	r2,8(r17)
   124ac:	89000015 	stw	r4,0(r17)
   124b0:	1c21c83a 	sub	r16,r3,r16
   124b4:	94000215 	stw	r16,8(r18)
   124b8:	80001726 	beq	r16,zero,12518 <__ssprint_r+0x198>
   124bc:	bf000017 	ldw	fp,0(r23)
   124c0:	bc000117 	ldw	r16,4(r23)
   124c4:	bdc00204 	addi	r23,r23,8
   124c8:	003fc206 	br	123d4 <__alt_data_end+0xf00123d4>
   124cc:	802b883a 	mov	r21,r16
   124d0:	802d883a 	mov	r22,r16
   124d4:	003fec06 	br	12488 <__alt_data_end+0xf0012488>
   124d8:	9809883a 	mov	r4,r19
   124dc:	0011b3c0 	call	11b3c <_realloc_r>
   124e0:	1029883a 	mov	r20,r2
   124e4:	103fe01e 	bne	r2,zero,12468 <__alt_data_end+0xf0012468>
   124e8:	89400417 	ldw	r5,16(r17)
   124ec:	9809883a 	mov	r4,r19
   124f0:	000f5080 	call	f508 <_free_r>
   124f4:	88c0030b 	ldhu	r3,12(r17)
   124f8:	00800304 	movi	r2,12
   124fc:	98800015 	stw	r2,0(r19)
   12500:	18c01014 	ori	r3,r3,64
   12504:	88c0030d 	sth	r3,12(r17)
   12508:	00bfffc4 	movi	r2,-1
   1250c:	90000215 	stw	zero,8(r18)
   12510:	90000115 	stw	zero,4(r18)
   12514:	00000206 	br	12520 <__ssprint_r+0x1a0>
   12518:	90000115 	stw	zero,4(r18)
   1251c:	0005883a 	mov	r2,zero
   12520:	dfc00917 	ldw	ra,36(sp)
   12524:	df000817 	ldw	fp,32(sp)
   12528:	ddc00717 	ldw	r23,28(sp)
   1252c:	dd800617 	ldw	r22,24(sp)
   12530:	dd400517 	ldw	r21,20(sp)
   12534:	dd000417 	ldw	r20,16(sp)
   12538:	dcc00317 	ldw	r19,12(sp)
   1253c:	dc800217 	ldw	r18,8(sp)
   12540:	dc400117 	ldw	r17,4(sp)
   12544:	dc000017 	ldw	r16,0(sp)
   12548:	dec00a04 	addi	sp,sp,40
   1254c:	f800283a 	ret

00012550 <___svfiprintf_internal_r>:
   12550:	2880030b 	ldhu	r2,12(r5)
   12554:	deffc804 	addi	sp,sp,-224
   12558:	dcc03115 	stw	r19,196(sp)
   1255c:	dfc03715 	stw	ra,220(sp)
   12560:	df003615 	stw	fp,216(sp)
   12564:	ddc03515 	stw	r23,212(sp)
   12568:	dd803415 	stw	r22,208(sp)
   1256c:	dd403315 	stw	r21,204(sp)
   12570:	dd003215 	stw	r20,200(sp)
   12574:	dc803015 	stw	r18,192(sp)
   12578:	dc402f15 	stw	r17,188(sp)
   1257c:	dc002e15 	stw	r16,184(sp)
   12580:	d9402715 	stw	r5,156(sp)
   12584:	d9002a15 	stw	r4,168(sp)
   12588:	1080200c 	andi	r2,r2,128
   1258c:	d9c02315 	stw	r7,140(sp)
   12590:	3027883a 	mov	r19,r6
   12594:	10000226 	beq	r2,zero,125a0 <___svfiprintf_internal_r+0x50>
   12598:	28800417 	ldw	r2,16(r5)
   1259c:	10041d26 	beq	r2,zero,13614 <___svfiprintf_internal_r+0x10c4>
   125a0:	dac01a04 	addi	r11,sp,104
   125a4:	dac01e15 	stw	r11,120(sp)
   125a8:	d8801e17 	ldw	r2,120(sp)
   125ac:	dac019c4 	addi	r11,sp,103
   125b0:	dd402a17 	ldw	r21,168(sp)
   125b4:	ddc02717 	ldw	r23,156(sp)
   125b8:	05820034 	movhi	r22,2048
   125bc:	05020034 	movhi	r20,2048
   125c0:	dac01f15 	stw	r11,124(sp)
   125c4:	12d7c83a 	sub	r11,r2,r11
   125c8:	b5817904 	addi	r22,r22,1508
   125cc:	a5017504 	addi	r20,r20,1492
   125d0:	dec01a15 	stw	sp,104(sp)
   125d4:	d8001c15 	stw	zero,112(sp)
   125d8:	d8001b15 	stw	zero,108(sp)
   125dc:	d811883a 	mov	r8,sp
   125e0:	d8002915 	stw	zero,164(sp)
   125e4:	d8002515 	stw	zero,148(sp)
   125e8:	dac02b15 	stw	r11,172(sp)
   125ec:	98800007 	ldb	r2,0(r19)
   125f0:	1002dd26 	beq	r2,zero,13168 <___svfiprintf_internal_r+0xc18>
   125f4:	00c00944 	movi	r3,37
   125f8:	9823883a 	mov	r17,r19
   125fc:	10c0021e 	bne	r2,r3,12608 <___svfiprintf_internal_r+0xb8>
   12600:	00001406 	br	12654 <___svfiprintf_internal_r+0x104>
   12604:	10c00326 	beq	r2,r3,12614 <___svfiprintf_internal_r+0xc4>
   12608:	8c400044 	addi	r17,r17,1
   1260c:	88800007 	ldb	r2,0(r17)
   12610:	103ffc1e 	bne	r2,zero,12604 <__alt_data_end+0xf0012604>
   12614:	8ce1c83a 	sub	r16,r17,r19
   12618:	80000e26 	beq	r16,zero,12654 <___svfiprintf_internal_r+0x104>
   1261c:	d8c01c17 	ldw	r3,112(sp)
   12620:	d8801b17 	ldw	r2,108(sp)
   12624:	44c00015 	stw	r19,0(r8)
   12628:	1c07883a 	add	r3,r3,r16
   1262c:	10800044 	addi	r2,r2,1
   12630:	d8c01c15 	stw	r3,112(sp)
   12634:	44000115 	stw	r16,4(r8)
   12638:	d8801b15 	stw	r2,108(sp)
   1263c:	00c001c4 	movi	r3,7
   12640:	18831e16 	blt	r3,r2,132bc <___svfiprintf_internal_r+0xd6c>
   12644:	42000204 	addi	r8,r8,8
   12648:	dac02517 	ldw	r11,148(sp)
   1264c:	5c17883a 	add	r11,r11,r16
   12650:	dac02515 	stw	r11,148(sp)
   12654:	88800007 	ldb	r2,0(r17)
   12658:	1002c526 	beq	r2,zero,13170 <___svfiprintf_internal_r+0xc20>
   1265c:	88c00047 	ldb	r3,1(r17)
   12660:	8cc00044 	addi	r19,r17,1
   12664:	d8001d85 	stb	zero,118(sp)
   12668:	0009883a 	mov	r4,zero
   1266c:	000f883a 	mov	r7,zero
   12670:	043fffc4 	movi	r16,-1
   12674:	d8002415 	stw	zero,144(sp)
   12678:	0025883a 	mov	r18,zero
   1267c:	01401604 	movi	r5,88
   12680:	01800244 	movi	r6,9
   12684:	02800a84 	movi	r10,42
   12688:	02401b04 	movi	r9,108
   1268c:	9cc00044 	addi	r19,r19,1
   12690:	18bff804 	addi	r2,r3,-32
   12694:	2881dd36 	bltu	r5,r2,12e0c <___svfiprintf_internal_r+0x8bc>
   12698:	100490ba 	slli	r2,r2,2
   1269c:	02c00074 	movhi	r11,1
   126a0:	5ac9ac04 	addi	r11,r11,9904
   126a4:	12c5883a 	add	r2,r2,r11
   126a8:	10800017 	ldw	r2,0(r2)
   126ac:	1000683a 	jmp	r2
   126b0:	000128ac 	andhi	zero,zero,1186
   126b4:	00012e0c 	andi	zero,zero,1208
   126b8:	00012e0c 	andi	zero,zero,1208
   126bc:	000128a0 	cmpeqi	zero,zero,1186
   126c0:	00012e0c 	andi	zero,zero,1208
   126c4:	00012e0c 	andi	zero,zero,1208
   126c8:	00012e0c 	andi	zero,zero,1208
   126cc:	00012e0c 	andi	zero,zero,1208
   126d0:	00012e0c 	andi	zero,zero,1208
   126d4:	00012e0c 	andi	zero,zero,1208
   126d8:	00012814 	movui	zero,1184
   126dc:	000129f0 	cmpltui	zero,zero,1191
   126e0:	00012e0c 	andi	zero,zero,1208
   126e4:	00012840 	call	1284 <prvHeapInit+0x74>
   126e8:	00012e40 	call	12e4 <prvInsertBlockIntoFreeList+0x14>
   126ec:	00012e0c 	andi	zero,zero,1208
   126f0:	00012e34 	movhi	zero,1208
   126f4:	00012dd4 	movui	zero,1207
   126f8:	00012dd4 	movui	zero,1207
   126fc:	00012dd4 	movui	zero,1207
   12700:	00012dd4 	movui	zero,1207
   12704:	00012dd4 	movui	zero,1207
   12708:	00012dd4 	movui	zero,1207
   1270c:	00012dd4 	movui	zero,1207
   12710:	00012dd4 	movui	zero,1207
   12714:	00012dd4 	movui	zero,1207
   12718:	00012e0c 	andi	zero,zero,1208
   1271c:	00012e0c 	andi	zero,zero,1208
   12720:	00012e0c 	andi	zero,zero,1208
   12724:	00012e0c 	andi	zero,zero,1208
   12728:	00012e0c 	andi	zero,zero,1208
   1272c:	00012e0c 	andi	zero,zero,1208
   12730:	00012e0c 	andi	zero,zero,1208
   12734:	00012e0c 	andi	zero,zero,1208
   12738:	00012e0c 	andi	zero,zero,1208
   1273c:	00012e0c 	andi	zero,zero,1208
   12740:	00012d70 	cmpltui	zero,zero,1205
   12744:	00012e0c 	andi	zero,zero,1208
   12748:	00012e0c 	andi	zero,zero,1208
   1274c:	00012e0c 	andi	zero,zero,1208
   12750:	00012e0c 	andi	zero,zero,1208
   12754:	00012e0c 	andi	zero,zero,1208
   12758:	00012e0c 	andi	zero,zero,1208
   1275c:	00012e0c 	andi	zero,zero,1208
   12760:	00012e0c 	andi	zero,zero,1208
   12764:	00012e0c 	andi	zero,zero,1208
   12768:	00012e0c 	andi	zero,zero,1208
   1276c:	00012ee8 	cmpgeui	zero,zero,1211
   12770:	00012e0c 	andi	zero,zero,1208
   12774:	00012e0c 	andi	zero,zero,1208
   12778:	00012e0c 	andi	zero,zero,1208
   1277c:	00012e0c 	andi	zero,zero,1208
   12780:	00012e0c 	andi	zero,zero,1208
   12784:	00012e80 	call	12e8 <prvInsertBlockIntoFreeList+0x18>
   12788:	00012e0c 	andi	zero,zero,1208
   1278c:	00012e0c 	andi	zero,zero,1208
   12790:	00012bb4 	movhi	zero,1198
   12794:	00012e0c 	andi	zero,zero,1208
   12798:	00012e0c 	andi	zero,zero,1208
   1279c:	00012e0c 	andi	zero,zero,1208
   127a0:	00012e0c 	andi	zero,zero,1208
   127a4:	00012e0c 	andi	zero,zero,1208
   127a8:	00012e0c 	andi	zero,zero,1208
   127ac:	00012e0c 	andi	zero,zero,1208
   127b0:	00012e0c 	andi	zero,zero,1208
   127b4:	00012e0c 	andi	zero,zero,1208
   127b8:	00012e0c 	andi	zero,zero,1208
   127bc:	00012aa4 	muli	zero,zero,1194
   127c0:	00012c50 	cmplti	zero,zero,1201
   127c4:	00012e0c 	andi	zero,zero,1208
   127c8:	00012e0c 	andi	zero,zero,1208
   127cc:	00012e0c 	andi	zero,zero,1208
   127d0:	00012c44 	movi	zero,1201
   127d4:	00012c50 	cmplti	zero,zero,1201
   127d8:	00012e0c 	andi	zero,zero,1208
   127dc:	00012e0c 	andi	zero,zero,1208
   127e0:	00012c34 	movhi	zero,1200
   127e4:	00012e0c 	andi	zero,zero,1208
   127e8:	00012bf8 	rdprs	zero,zero,1199
   127ec:	00012a00 	call	12a0 <prvHeapInit+0x90>
   127f0:	0001284c 	andi	zero,zero,1185
   127f4:	00012d64 	muli	zero,zero,1205
   127f8:	00012e0c 	andi	zero,zero,1208
   127fc:	00012d18 	cmpnei	zero,zero,1204
   12800:	00012e0c 	andi	zero,zero,1208
   12804:	00012970 	cmpltui	zero,zero,1189
   12808:	00012e0c 	andi	zero,zero,1208
   1280c:	00012e0c 	andi	zero,zero,1208
   12810:	000128cc 	andi	zero,zero,1187
   12814:	dac02317 	ldw	r11,140(sp)
   12818:	5ac00017 	ldw	r11,0(r11)
   1281c:	dac02415 	stw	r11,144(sp)
   12820:	dac02317 	ldw	r11,140(sp)
   12824:	58800104 	addi	r2,r11,4
   12828:	dac02417 	ldw	r11,144(sp)
   1282c:	5802e90e 	bge	r11,zero,133d4 <___svfiprintf_internal_r+0xe84>
   12830:	dac02417 	ldw	r11,144(sp)
   12834:	d8802315 	stw	r2,140(sp)
   12838:	02d7c83a 	sub	r11,zero,r11
   1283c:	dac02415 	stw	r11,144(sp)
   12840:	94800114 	ori	r18,r18,4
   12844:	98c00007 	ldb	r3,0(r19)
   12848:	003f9006 	br	1268c <__alt_data_end+0xf001268c>
   1284c:	00800c04 	movi	r2,48
   12850:	dac02317 	ldw	r11,140(sp)
   12854:	d8801d05 	stb	r2,116(sp)
   12858:	00801e04 	movi	r2,120
   1285c:	d8801d45 	stb	r2,117(sp)
   12860:	d8001d85 	stb	zero,118(sp)
   12864:	58c00104 	addi	r3,r11,4
   12868:	5f000017 	ldw	fp,0(r11)
   1286c:	0013883a 	mov	r9,zero
   12870:	90800094 	ori	r2,r18,2
   12874:	80032b16 	blt	r16,zero,13524 <___svfiprintf_internal_r+0xfd4>
   12878:	00bfdfc4 	movi	r2,-129
   1287c:	90a4703a 	and	r18,r18,r2
   12880:	d8c02315 	stw	r3,140(sp)
   12884:	94800094 	ori	r18,r18,2
   12888:	e002dc26 	beq	fp,zero,133fc <___svfiprintf_internal_r+0xeac>
   1288c:	01020034 	movhi	r4,2048
   12890:	21010c04 	addi	r4,r4,1072
   12894:	0015883a 	mov	r10,zero
   12898:	d9002915 	stw	r4,164(sp)
   1289c:	00002306 	br	1292c <___svfiprintf_internal_r+0x3dc>
   128a0:	94800054 	ori	r18,r18,1
   128a4:	98c00007 	ldb	r3,0(r19)
   128a8:	003f7806 	br	1268c <__alt_data_end+0xf001268c>
   128ac:	38803fcc 	andi	r2,r7,255
   128b0:	1080201c 	xori	r2,r2,128
   128b4:	10bfe004 	addi	r2,r2,-128
   128b8:	1002f31e 	bne	r2,zero,13488 <___svfiprintf_internal_r+0xf38>
   128bc:	01000044 	movi	r4,1
   128c0:	01c00804 	movi	r7,32
   128c4:	98c00007 	ldb	r3,0(r19)
   128c8:	003f7006 	br	1268c <__alt_data_end+0xf001268c>
   128cc:	21003fcc 	andi	r4,r4,255
   128d0:	2003aa1e 	bne	r4,zero,1377c <___svfiprintf_internal_r+0x122c>
   128d4:	00820034 	movhi	r2,2048
   128d8:	10810c04 	addi	r2,r2,1072
   128dc:	d8802915 	stw	r2,164(sp)
   128e0:	9080080c 	andi	r2,r18,32
   128e4:	1000ba26 	beq	r2,zero,12bd0 <___svfiprintf_internal_r+0x680>
   128e8:	dac02317 	ldw	r11,140(sp)
   128ec:	5f000017 	ldw	fp,0(r11)
   128f0:	5a400117 	ldw	r9,4(r11)
   128f4:	5ac00204 	addi	r11,r11,8
   128f8:	dac02315 	stw	r11,140(sp)
   128fc:	9080004c 	andi	r2,r18,1
   12900:	10029026 	beq	r2,zero,13344 <___svfiprintf_internal_r+0xdf4>
   12904:	e244b03a 	or	r2,fp,r9
   12908:	1002d41e 	bne	r2,zero,1345c <___svfiprintf_internal_r+0xf0c>
   1290c:	d8001d85 	stb	zero,118(sp)
   12910:	80030b16 	blt	r16,zero,13540 <___svfiprintf_internal_r+0xff0>
   12914:	00bfdfc4 	movi	r2,-129
   12918:	90a4703a 	and	r18,r18,r2
   1291c:	0015883a 	mov	r10,zero
   12920:	80002426 	beq	r16,zero,129b4 <___svfiprintf_internal_r+0x464>
   12924:	0039883a 	mov	fp,zero
   12928:	0013883a 	mov	r9,zero
   1292c:	d9002917 	ldw	r4,164(sp)
   12930:	dc401a04 	addi	r17,sp,104
   12934:	e08003cc 	andi	r2,fp,15
   12938:	4806973a 	slli	r3,r9,28
   1293c:	2085883a 	add	r2,r4,r2
   12940:	e038d13a 	srli	fp,fp,4
   12944:	10800003 	ldbu	r2,0(r2)
   12948:	4812d13a 	srli	r9,r9,4
   1294c:	8c7fffc4 	addi	r17,r17,-1
   12950:	1f38b03a 	or	fp,r3,fp
   12954:	88800005 	stb	r2,0(r17)
   12958:	e244b03a 	or	r2,fp,r9
   1295c:	103ff51e 	bne	r2,zero,12934 <__alt_data_end+0xf0012934>
   12960:	dac01e17 	ldw	r11,120(sp)
   12964:	5c57c83a 	sub	r11,r11,r17
   12968:	dac02115 	stw	r11,132(sp)
   1296c:	00001406 	br	129c0 <___svfiprintf_internal_r+0x470>
   12970:	21003fcc 	andi	r4,r4,255
   12974:	2003741e 	bne	r4,zero,13748 <___svfiprintf_internal_r+0x11f8>
   12978:	9080080c 	andi	r2,r18,32
   1297c:	10014526 	beq	r2,zero,12e94 <___svfiprintf_internal_r+0x944>
   12980:	dac02317 	ldw	r11,140(sp)
   12984:	d8001d85 	stb	zero,118(sp)
   12988:	58c00204 	addi	r3,r11,8
   1298c:	5f000017 	ldw	fp,0(r11)
   12990:	5a400117 	ldw	r9,4(r11)
   12994:	8002d916 	blt	r16,zero,134fc <___svfiprintf_internal_r+0xfac>
   12998:	013fdfc4 	movi	r4,-129
   1299c:	e244b03a 	or	r2,fp,r9
   129a0:	d8c02315 	stw	r3,140(sp)
   129a4:	9124703a 	and	r18,r18,r4
   129a8:	0015883a 	mov	r10,zero
   129ac:	1000b91e 	bne	r2,zero,12c94 <___svfiprintf_internal_r+0x744>
   129b0:	8002e61e 	bne	r16,zero,1354c <___svfiprintf_internal_r+0xffc>
   129b4:	0021883a 	mov	r16,zero
   129b8:	d8002115 	stw	zero,132(sp)
   129bc:	dc401a04 	addi	r17,sp,104
   129c0:	d8c02117 	ldw	r3,132(sp)
   129c4:	dc002015 	stw	r16,128(sp)
   129c8:	80c0010e 	bge	r16,r3,129d0 <___svfiprintf_internal_r+0x480>
   129cc:	d8c02015 	stw	r3,128(sp)
   129d0:	52803fcc 	andi	r10,r10,255
   129d4:	5280201c 	xori	r10,r10,128
   129d8:	52bfe004 	addi	r10,r10,-128
   129dc:	50003c26 	beq	r10,zero,12ad0 <___svfiprintf_internal_r+0x580>
   129e0:	dac02017 	ldw	r11,128(sp)
   129e4:	5ac00044 	addi	r11,r11,1
   129e8:	dac02015 	stw	r11,128(sp)
   129ec:	00003806 	br	12ad0 <___svfiprintf_internal_r+0x580>
   129f0:	01000044 	movi	r4,1
   129f4:	01c00ac4 	movi	r7,43
   129f8:	98c00007 	ldb	r3,0(r19)
   129fc:	003f2306 	br	1268c <__alt_data_end+0xf001268c>
   12a00:	21003fcc 	andi	r4,r4,255
   12a04:	2003481e 	bne	r4,zero,13728 <___svfiprintf_internal_r+0x11d8>
   12a08:	9080080c 	andi	r2,r18,32
   12a0c:	10013b26 	beq	r2,zero,12efc <___svfiprintf_internal_r+0x9ac>
   12a10:	dac02317 	ldw	r11,140(sp)
   12a14:	d8001d85 	stb	zero,118(sp)
   12a18:	58800204 	addi	r2,r11,8
   12a1c:	5f000017 	ldw	fp,0(r11)
   12a20:	5a400117 	ldw	r9,4(r11)
   12a24:	8002a816 	blt	r16,zero,134c8 <___svfiprintf_internal_r+0xf78>
   12a28:	013fdfc4 	movi	r4,-129
   12a2c:	e246b03a 	or	r3,fp,r9
   12a30:	d8802315 	stw	r2,140(sp)
   12a34:	9124703a 	and	r18,r18,r4
   12a38:	18013c26 	beq	r3,zero,12f2c <___svfiprintf_internal_r+0x9dc>
   12a3c:	0015883a 	mov	r10,zero
   12a40:	dc401a04 	addi	r17,sp,104
   12a44:	e006d0fa 	srli	r3,fp,3
   12a48:	4808977a 	slli	r4,r9,29
   12a4c:	4812d0fa 	srli	r9,r9,3
   12a50:	e70001cc 	andi	fp,fp,7
   12a54:	e0800c04 	addi	r2,fp,48
   12a58:	8c7fffc4 	addi	r17,r17,-1
   12a5c:	20f8b03a 	or	fp,r4,r3
   12a60:	88800005 	stb	r2,0(r17)
   12a64:	e246b03a 	or	r3,fp,r9
   12a68:	183ff61e 	bne	r3,zero,12a44 <__alt_data_end+0xf0012a44>
   12a6c:	90c0004c 	andi	r3,r18,1
   12a70:	1800a526 	beq	r3,zero,12d08 <___svfiprintf_internal_r+0x7b8>
   12a74:	10803fcc 	andi	r2,r2,255
   12a78:	1080201c 	xori	r2,r2,128
   12a7c:	10bfe004 	addi	r2,r2,-128
   12a80:	00c00c04 	movi	r3,48
   12a84:	10ffb626 	beq	r2,r3,12960 <__alt_data_end+0xf0012960>
   12a88:	88ffffc5 	stb	r3,-1(r17)
   12a8c:	d8c01e17 	ldw	r3,120(sp)
   12a90:	88bfffc4 	addi	r2,r17,-1
   12a94:	1023883a 	mov	r17,r2
   12a98:	1887c83a 	sub	r3,r3,r2
   12a9c:	d8c02115 	stw	r3,132(sp)
   12aa0:	003fc706 	br	129c0 <__alt_data_end+0xf00129c0>
   12aa4:	dac02317 	ldw	r11,140(sp)
   12aa8:	00c00044 	movi	r3,1
   12aac:	d8c02015 	stw	r3,128(sp)
   12ab0:	58800017 	ldw	r2,0(r11)
   12ab4:	5ac00104 	addi	r11,r11,4
   12ab8:	d8001d85 	stb	zero,118(sp)
   12abc:	d8801005 	stb	r2,64(sp)
   12ac0:	dac02315 	stw	r11,140(sp)
   12ac4:	d8c02115 	stw	r3,132(sp)
   12ac8:	dc401004 	addi	r17,sp,64
   12acc:	0021883a 	mov	r16,zero
   12ad0:	90c0008c 	andi	r3,r18,2
   12ad4:	d8c02215 	stw	r3,136(sp)
   12ad8:	18000326 	beq	r3,zero,12ae8 <___svfiprintf_internal_r+0x598>
   12adc:	dac02017 	ldw	r11,128(sp)
   12ae0:	5ac00084 	addi	r11,r11,2
   12ae4:	dac02015 	stw	r11,128(sp)
   12ae8:	90c0210c 	andi	r3,r18,132
   12aec:	d8c02615 	stw	r3,152(sp)
   12af0:	1801131e 	bne	r3,zero,12f40 <___svfiprintf_internal_r+0x9f0>
   12af4:	dac02417 	ldw	r11,144(sp)
   12af8:	d8c02017 	ldw	r3,128(sp)
   12afc:	58f9c83a 	sub	fp,r11,r3
   12b00:	07010f0e 	bge	zero,fp,12f40 <___svfiprintf_internal_r+0x9f0>
   12b04:	02400404 	movi	r9,16
   12b08:	d8c01c17 	ldw	r3,112(sp)
   12b0c:	d8801b17 	ldw	r2,108(sp)
   12b10:	4f02d60e 	bge	r9,fp,1366c <___svfiprintf_internal_r+0x111c>
   12b14:	01420034 	movhi	r5,2048
   12b18:	29417904 	addi	r5,r5,1508
   12b1c:	d9402815 	stw	r5,160(sp)
   12b20:	028001c4 	movi	r10,7
   12b24:	00000306 	br	12b34 <___svfiprintf_internal_r+0x5e4>
   12b28:	e73ffc04 	addi	fp,fp,-16
   12b2c:	42000204 	addi	r8,r8,8
   12b30:	4f00150e 	bge	r9,fp,12b88 <___svfiprintf_internal_r+0x638>
   12b34:	18c00404 	addi	r3,r3,16
   12b38:	10800044 	addi	r2,r2,1
   12b3c:	45800015 	stw	r22,0(r8)
   12b40:	42400115 	stw	r9,4(r8)
   12b44:	d8c01c15 	stw	r3,112(sp)
   12b48:	d8801b15 	stw	r2,108(sp)
   12b4c:	50bff60e 	bge	r10,r2,12b28 <__alt_data_end+0xf0012b28>
   12b50:	d9801a04 	addi	r6,sp,104
   12b54:	b80b883a 	mov	r5,r23
   12b58:	a809883a 	mov	r4,r21
   12b5c:	da402c15 	stw	r9,176(sp)
   12b60:	da802d15 	stw	r10,180(sp)
   12b64:	00123800 	call	12380 <__ssprint_r>
   12b68:	da402c17 	ldw	r9,176(sp)
   12b6c:	da802d17 	ldw	r10,180(sp)
   12b70:	1001851e 	bne	r2,zero,13188 <___svfiprintf_internal_r+0xc38>
   12b74:	e73ffc04 	addi	fp,fp,-16
   12b78:	d8c01c17 	ldw	r3,112(sp)
   12b7c:	d8801b17 	ldw	r2,108(sp)
   12b80:	d811883a 	mov	r8,sp
   12b84:	4f3feb16 	blt	r9,fp,12b34 <__alt_data_end+0xf0012b34>
   12b88:	dac02817 	ldw	r11,160(sp)
   12b8c:	e0c7883a 	add	r3,fp,r3
   12b90:	10800044 	addi	r2,r2,1
   12b94:	42c00015 	stw	r11,0(r8)
   12b98:	47000115 	stw	fp,4(r8)
   12b9c:	d8c01c15 	stw	r3,112(sp)
   12ba0:	d8801b15 	stw	r2,108(sp)
   12ba4:	010001c4 	movi	r4,7
   12ba8:	2081ee16 	blt	r4,r2,13364 <___svfiprintf_internal_r+0xe14>
   12bac:	42000204 	addi	r8,r8,8
   12bb0:	0000e506 	br	12f48 <___svfiprintf_internal_r+0x9f8>
   12bb4:	21003fcc 	andi	r4,r4,255
   12bb8:	2002dd1e 	bne	r4,zero,13730 <___svfiprintf_internal_r+0x11e0>
   12bbc:	00820034 	movhi	r2,2048
   12bc0:	10810704 	addi	r2,r2,1052
   12bc4:	d8802915 	stw	r2,164(sp)
   12bc8:	9080080c 	andi	r2,r18,32
   12bcc:	103f461e 	bne	r2,zero,128e8 <__alt_data_end+0xf00128e8>
   12bd0:	9080040c 	andi	r2,r18,16
   12bd4:	10022e1e 	bne	r2,zero,13490 <___svfiprintf_internal_r+0xf40>
   12bd8:	9080100c 	andi	r2,r18,64
   12bdc:	dac02317 	ldw	r11,140(sp)
   12be0:	10027326 	beq	r2,zero,135b0 <___svfiprintf_internal_r+0x1060>
   12be4:	5f00000b 	ldhu	fp,0(r11)
   12be8:	5ac00104 	addi	r11,r11,4
   12bec:	0013883a 	mov	r9,zero
   12bf0:	dac02315 	stw	r11,140(sp)
   12bf4:	003f4106 	br	128fc <__alt_data_end+0xf00128fc>
   12bf8:	21003fcc 	andi	r4,r4,255
   12bfc:	2002e11e 	bne	r4,zero,13784 <___svfiprintf_internal_r+0x1234>
   12c00:	9080080c 	andi	r2,r18,32
   12c04:	1002011e 	bne	r2,zero,1340c <___svfiprintf_internal_r+0xebc>
   12c08:	9080040c 	andi	r2,r18,16
   12c0c:	10023e1e 	bne	r2,zero,13508 <___svfiprintf_internal_r+0xfb8>
   12c10:	9480100c 	andi	r18,r18,64
   12c14:	90023c26 	beq	r18,zero,13508 <___svfiprintf_internal_r+0xfb8>
   12c18:	dac02317 	ldw	r11,140(sp)
   12c1c:	58800017 	ldw	r2,0(r11)
   12c20:	5ac00104 	addi	r11,r11,4
   12c24:	dac02315 	stw	r11,140(sp)
   12c28:	dac02517 	ldw	r11,148(sp)
   12c2c:	12c0000d 	sth	r11,0(r2)
   12c30:	003e6e06 	br	125ec <__alt_data_end+0xf00125ec>
   12c34:	98c00007 	ldb	r3,0(r19)
   12c38:	1a422926 	beq	r3,r9,134e0 <___svfiprintf_internal_r+0xf90>
   12c3c:	94800414 	ori	r18,r18,16
   12c40:	003e9206 	br	1268c <__alt_data_end+0xf001268c>
   12c44:	94801014 	ori	r18,r18,64
   12c48:	98c00007 	ldb	r3,0(r19)
   12c4c:	003e8f06 	br	1268c <__alt_data_end+0xf001268c>
   12c50:	21003fcc 	andi	r4,r4,255
   12c54:	2002c71e 	bne	r4,zero,13774 <___svfiprintf_internal_r+0x1224>
   12c58:	9080080c 	andi	r2,r18,32
   12c5c:	10004926 	beq	r2,zero,12d84 <___svfiprintf_internal_r+0x834>
   12c60:	dac02317 	ldw	r11,140(sp)
   12c64:	58800117 	ldw	r2,4(r11)
   12c68:	5f000017 	ldw	fp,0(r11)
   12c6c:	5ac00204 	addi	r11,r11,8
   12c70:	dac02315 	stw	r11,140(sp)
   12c74:	1013883a 	mov	r9,r2
   12c78:	10004b16 	blt	r2,zero,12da8 <___svfiprintf_internal_r+0x858>
   12c7c:	da801d83 	ldbu	r10,118(sp)
   12c80:	8001cb16 	blt	r16,zero,133b0 <___svfiprintf_internal_r+0xe60>
   12c84:	00ffdfc4 	movi	r3,-129
   12c88:	e244b03a 	or	r2,fp,r9
   12c8c:	90e4703a 	and	r18,r18,r3
   12c90:	103f4726 	beq	r2,zero,129b0 <__alt_data_end+0xf00129b0>
   12c94:	48008c26 	beq	r9,zero,12ec8 <___svfiprintf_internal_r+0x978>
   12c98:	dc802015 	stw	r18,128(sp)
   12c9c:	dc002115 	stw	r16,132(sp)
   12ca0:	dc401a04 	addi	r17,sp,104
   12ca4:	e021883a 	mov	r16,fp
   12ca8:	da002215 	stw	r8,136(sp)
   12cac:	5039883a 	mov	fp,r10
   12cb0:	4825883a 	mov	r18,r9
   12cb4:	8009883a 	mov	r4,r16
   12cb8:	900b883a 	mov	r5,r18
   12cbc:	01800284 	movi	r6,10
   12cc0:	000f883a 	mov	r7,zero
   12cc4:	0015ce00 	call	15ce0 <__umoddi3>
   12cc8:	10800c04 	addi	r2,r2,48
   12ccc:	8c7fffc4 	addi	r17,r17,-1
   12cd0:	8009883a 	mov	r4,r16
   12cd4:	900b883a 	mov	r5,r18
   12cd8:	88800005 	stb	r2,0(r17)
   12cdc:	01800284 	movi	r6,10
   12ce0:	000f883a 	mov	r7,zero
   12ce4:	00157680 	call	15768 <__udivdi3>
   12ce8:	1021883a 	mov	r16,r2
   12cec:	10c4b03a 	or	r2,r2,r3
   12cf0:	1825883a 	mov	r18,r3
   12cf4:	103fef1e 	bne	r2,zero,12cb4 <__alt_data_end+0xf0012cb4>
   12cf8:	dc802017 	ldw	r18,128(sp)
   12cfc:	dc002117 	ldw	r16,132(sp)
   12d00:	da002217 	ldw	r8,136(sp)
   12d04:	e015883a 	mov	r10,fp
   12d08:	d8c01e17 	ldw	r3,120(sp)
   12d0c:	1c47c83a 	sub	r3,r3,r17
   12d10:	d8c02115 	stw	r3,132(sp)
   12d14:	003f2a06 	br	129c0 <__alt_data_end+0xf00129c0>
   12d18:	dac02317 	ldw	r11,140(sp)
   12d1c:	d8001d85 	stb	zero,118(sp)
   12d20:	5c400017 	ldw	r17,0(r11)
   12d24:	5f000104 	addi	fp,r11,4
   12d28:	88022f26 	beq	r17,zero,135e8 <___svfiprintf_internal_r+0x1098>
   12d2c:	80022516 	blt	r16,zero,135c4 <___svfiprintf_internal_r+0x1074>
   12d30:	800d883a 	mov	r6,r16
   12d34:	000b883a 	mov	r5,zero
   12d38:	8809883a 	mov	r4,r17
   12d3c:	da002c15 	stw	r8,176(sp)
   12d40:	00109000 	call	10900 <memchr>
   12d44:	da002c17 	ldw	r8,176(sp)
   12d48:	10026426 	beq	r2,zero,136dc <___svfiprintf_internal_r+0x118c>
   12d4c:	1445c83a 	sub	r2,r2,r17
   12d50:	d8802115 	stw	r2,132(sp)
   12d54:	da801d83 	ldbu	r10,118(sp)
   12d58:	df002315 	stw	fp,140(sp)
   12d5c:	0021883a 	mov	r16,zero
   12d60:	003f1706 	br	129c0 <__alt_data_end+0xf00129c0>
   12d64:	94800814 	ori	r18,r18,32
   12d68:	98c00007 	ldb	r3,0(r19)
   12d6c:	003e4706 	br	1268c <__alt_data_end+0xf001268c>
   12d70:	21003fcc 	andi	r4,r4,255
   12d74:	2002701e 	bne	r4,zero,13738 <___svfiprintf_internal_r+0x11e8>
   12d78:	94800414 	ori	r18,r18,16
   12d7c:	9080080c 	andi	r2,r18,32
   12d80:	103fb71e 	bne	r2,zero,12c60 <__alt_data_end+0xf0012c60>
   12d84:	9080040c 	andi	r2,r18,16
   12d88:	1001ab26 	beq	r2,zero,13438 <___svfiprintf_internal_r+0xee8>
   12d8c:	dac02317 	ldw	r11,140(sp)
   12d90:	5f000017 	ldw	fp,0(r11)
   12d94:	5ac00104 	addi	r11,r11,4
   12d98:	dac02315 	stw	r11,140(sp)
   12d9c:	e013d7fa 	srai	r9,fp,31
   12da0:	4805883a 	mov	r2,r9
   12da4:	103fb50e 	bge	r2,zero,12c7c <__alt_data_end+0xf0012c7c>
   12da8:	0739c83a 	sub	fp,zero,fp
   12dac:	02800b44 	movi	r10,45
   12db0:	e004c03a 	cmpne	r2,fp,zero
   12db4:	0253c83a 	sub	r9,zero,r9
   12db8:	da801d85 	stb	r10,118(sp)
   12dbc:	4893c83a 	sub	r9,r9,r2
   12dc0:	80023016 	blt	r16,zero,13684 <___svfiprintf_internal_r+0x1134>
   12dc4:	00bfdfc4 	movi	r2,-129
   12dc8:	90a4703a 	and	r18,r18,r2
   12dcc:	483fb21e 	bne	r9,zero,12c98 <__alt_data_end+0xf0012c98>
   12dd0:	00003d06 	br	12ec8 <___svfiprintf_internal_r+0x978>
   12dd4:	9817883a 	mov	r11,r19
   12dd8:	d8002415 	stw	zero,144(sp)
   12ddc:	18bff404 	addi	r2,r3,-48
   12de0:	0019883a 	mov	r12,zero
   12de4:	58c00007 	ldb	r3,0(r11)
   12de8:	630002a4 	muli	r12,r12,10
   12dec:	9cc00044 	addi	r19,r19,1
   12df0:	9817883a 	mov	r11,r19
   12df4:	1319883a 	add	r12,r2,r12
   12df8:	18bff404 	addi	r2,r3,-48
   12dfc:	30bff92e 	bgeu	r6,r2,12de4 <__alt_data_end+0xf0012de4>
   12e00:	db002415 	stw	r12,144(sp)
   12e04:	18bff804 	addi	r2,r3,-32
   12e08:	28be232e 	bgeu	r5,r2,12698 <__alt_data_end+0xf0012698>
   12e0c:	21003fcc 	andi	r4,r4,255
   12e10:	20024b1e 	bne	r4,zero,13740 <___svfiprintf_internal_r+0x11f0>
   12e14:	1800d626 	beq	r3,zero,13170 <___svfiprintf_internal_r+0xc20>
   12e18:	02c00044 	movi	r11,1
   12e1c:	dac02015 	stw	r11,128(sp)
   12e20:	d8c01005 	stb	r3,64(sp)
   12e24:	d8001d85 	stb	zero,118(sp)
   12e28:	dac02115 	stw	r11,132(sp)
   12e2c:	dc401004 	addi	r17,sp,64
   12e30:	003f2606 	br	12acc <__alt_data_end+0xf0012acc>
   12e34:	94802014 	ori	r18,r18,128
   12e38:	98c00007 	ldb	r3,0(r19)
   12e3c:	003e1306 	br	1268c <__alt_data_end+0xf001268c>
   12e40:	98c00007 	ldb	r3,0(r19)
   12e44:	9ac00044 	addi	r11,r19,1
   12e48:	1a822b26 	beq	r3,r10,136f8 <___svfiprintf_internal_r+0x11a8>
   12e4c:	18bff404 	addi	r2,r3,-48
   12e50:	0021883a 	mov	r16,zero
   12e54:	30821e36 	bltu	r6,r2,136d0 <___svfiprintf_internal_r+0x1180>
   12e58:	58c00007 	ldb	r3,0(r11)
   12e5c:	840002a4 	muli	r16,r16,10
   12e60:	5cc00044 	addi	r19,r11,1
   12e64:	9817883a 	mov	r11,r19
   12e68:	80a1883a 	add	r16,r16,r2
   12e6c:	18bff404 	addi	r2,r3,-48
   12e70:	30bff92e 	bgeu	r6,r2,12e58 <__alt_data_end+0xf0012e58>
   12e74:	803e060e 	bge	r16,zero,12690 <__alt_data_end+0xf0012690>
   12e78:	043fffc4 	movi	r16,-1
   12e7c:	003e0406 	br	12690 <__alt_data_end+0xf0012690>
   12e80:	21003fcc 	andi	r4,r4,255
   12e84:	2002371e 	bne	r4,zero,13764 <___svfiprintf_internal_r+0x1214>
   12e88:	94800414 	ori	r18,r18,16
   12e8c:	9080080c 	andi	r2,r18,32
   12e90:	103ebb1e 	bne	r2,zero,12980 <__alt_data_end+0xf0012980>
   12e94:	9080040c 	andi	r2,r18,16
   12e98:	10013b26 	beq	r2,zero,13388 <___svfiprintf_internal_r+0xe38>
   12e9c:	dac02317 	ldw	r11,140(sp)
   12ea0:	d8001d85 	stb	zero,118(sp)
   12ea4:	0013883a 	mov	r9,zero
   12ea8:	58800104 	addi	r2,r11,4
   12eac:	5f000017 	ldw	fp,0(r11)
   12eb0:	80013d16 	blt	r16,zero,133a8 <___svfiprintf_internal_r+0xe58>
   12eb4:	00ffdfc4 	movi	r3,-129
   12eb8:	d8802315 	stw	r2,140(sp)
   12ebc:	90e4703a 	and	r18,r18,r3
   12ec0:	0015883a 	mov	r10,zero
   12ec4:	e03eba26 	beq	fp,zero,129b0 <__alt_data_end+0xf00129b0>
   12ec8:	00800244 	movi	r2,9
   12ecc:	173f7236 	bltu	r2,fp,12c98 <__alt_data_end+0xf0012c98>
   12ed0:	dac02b17 	ldw	r11,172(sp)
   12ed4:	e7000c04 	addi	fp,fp,48
   12ed8:	df0019c5 	stb	fp,103(sp)
   12edc:	dac02115 	stw	r11,132(sp)
   12ee0:	dc4019c4 	addi	r17,sp,103
   12ee4:	003eb606 	br	129c0 <__alt_data_end+0xf00129c0>
   12ee8:	21003fcc 	andi	r4,r4,255
   12eec:	20021f1e 	bne	r4,zero,1376c <___svfiprintf_internal_r+0x121c>
   12ef0:	94800414 	ori	r18,r18,16
   12ef4:	9080080c 	andi	r2,r18,32
   12ef8:	103ec51e 	bne	r2,zero,12a10 <__alt_data_end+0xf0012a10>
   12efc:	9080040c 	andi	r2,r18,16
   12f00:	10016926 	beq	r2,zero,134a8 <___svfiprintf_internal_r+0xf58>
   12f04:	dac02317 	ldw	r11,140(sp)
   12f08:	d8001d85 	stb	zero,118(sp)
   12f0c:	0013883a 	mov	r9,zero
   12f10:	58800104 	addi	r2,r11,4
   12f14:	5f000017 	ldw	fp,0(r11)
   12f18:	80016b16 	blt	r16,zero,134c8 <___svfiprintf_internal_r+0xf78>
   12f1c:	00ffdfc4 	movi	r3,-129
   12f20:	d8802315 	stw	r2,140(sp)
   12f24:	90e4703a 	and	r18,r18,r3
   12f28:	e03ec41e 	bne	fp,zero,12a3c <__alt_data_end+0xf0012a3c>
   12f2c:	0015883a 	mov	r10,zero
   12f30:	8001c226 	beq	r16,zero,1363c <___svfiprintf_internal_r+0x10ec>
   12f34:	0039883a 	mov	fp,zero
   12f38:	0013883a 	mov	r9,zero
   12f3c:	003ec006 	br	12a40 <__alt_data_end+0xf0012a40>
   12f40:	d8c01c17 	ldw	r3,112(sp)
   12f44:	d8801b17 	ldw	r2,108(sp)
   12f48:	d9001d87 	ldb	r4,118(sp)
   12f4c:	20000b26 	beq	r4,zero,12f7c <___svfiprintf_internal_r+0xa2c>
   12f50:	d9001d84 	addi	r4,sp,118
   12f54:	18c00044 	addi	r3,r3,1
   12f58:	10800044 	addi	r2,r2,1
   12f5c:	41000015 	stw	r4,0(r8)
   12f60:	01000044 	movi	r4,1
   12f64:	41000115 	stw	r4,4(r8)
   12f68:	d8c01c15 	stw	r3,112(sp)
   12f6c:	d8801b15 	stw	r2,108(sp)
   12f70:	010001c4 	movi	r4,7
   12f74:	2080e116 	blt	r4,r2,132fc <___svfiprintf_internal_r+0xdac>
   12f78:	42000204 	addi	r8,r8,8
   12f7c:	dac02217 	ldw	r11,136(sp)
   12f80:	58000b26 	beq	r11,zero,12fb0 <___svfiprintf_internal_r+0xa60>
   12f84:	d9001d04 	addi	r4,sp,116
   12f88:	18c00084 	addi	r3,r3,2
   12f8c:	10800044 	addi	r2,r2,1
   12f90:	41000015 	stw	r4,0(r8)
   12f94:	01000084 	movi	r4,2
   12f98:	41000115 	stw	r4,4(r8)
   12f9c:	d8c01c15 	stw	r3,112(sp)
   12fa0:	d8801b15 	stw	r2,108(sp)
   12fa4:	010001c4 	movi	r4,7
   12fa8:	2080dd16 	blt	r4,r2,13320 <___svfiprintf_internal_r+0xdd0>
   12fac:	42000204 	addi	r8,r8,8
   12fb0:	dac02617 	ldw	r11,152(sp)
   12fb4:	01002004 	movi	r4,128
   12fb8:	59008426 	beq	r11,r4,131cc <___svfiprintf_internal_r+0xc7c>
   12fbc:	dac02117 	ldw	r11,132(sp)
   12fc0:	82e1c83a 	sub	r16,r16,r11
   12fc4:	0400270e 	bge	zero,r16,13064 <___svfiprintf_internal_r+0xb14>
   12fc8:	01c00404 	movi	r7,16
   12fcc:	3c016a0e 	bge	r7,r16,13578 <___svfiprintf_internal_r+0x1028>
   12fd0:	01420034 	movhi	r5,2048
   12fd4:	29417504 	addi	r5,r5,1492
   12fd8:	d9402215 	stw	r5,136(sp)
   12fdc:	070001c4 	movi	fp,7
   12fe0:	00000306 	br	12ff0 <___svfiprintf_internal_r+0xaa0>
   12fe4:	843ffc04 	addi	r16,r16,-16
   12fe8:	42000204 	addi	r8,r8,8
   12fec:	3c00130e 	bge	r7,r16,1303c <___svfiprintf_internal_r+0xaec>
   12ff0:	18c00404 	addi	r3,r3,16
   12ff4:	10800044 	addi	r2,r2,1
   12ff8:	45000015 	stw	r20,0(r8)
   12ffc:	41c00115 	stw	r7,4(r8)
   13000:	d8c01c15 	stw	r3,112(sp)
   13004:	d8801b15 	stw	r2,108(sp)
   13008:	e0bff60e 	bge	fp,r2,12fe4 <__alt_data_end+0xf0012fe4>
   1300c:	d9801a04 	addi	r6,sp,104
   13010:	b80b883a 	mov	r5,r23
   13014:	a809883a 	mov	r4,r21
   13018:	d9c02c15 	stw	r7,176(sp)
   1301c:	00123800 	call	12380 <__ssprint_r>
   13020:	d9c02c17 	ldw	r7,176(sp)
   13024:	1000581e 	bne	r2,zero,13188 <___svfiprintf_internal_r+0xc38>
   13028:	843ffc04 	addi	r16,r16,-16
   1302c:	d8c01c17 	ldw	r3,112(sp)
   13030:	d8801b17 	ldw	r2,108(sp)
   13034:	d811883a 	mov	r8,sp
   13038:	3c3fed16 	blt	r7,r16,12ff0 <__alt_data_end+0xf0012ff0>
   1303c:	dac02217 	ldw	r11,136(sp)
   13040:	1c07883a 	add	r3,r3,r16
   13044:	10800044 	addi	r2,r2,1
   13048:	42c00015 	stw	r11,0(r8)
   1304c:	44000115 	stw	r16,4(r8)
   13050:	d8c01c15 	stw	r3,112(sp)
   13054:	d8801b15 	stw	r2,108(sp)
   13058:	010001c4 	movi	r4,7
   1305c:	20809e16 	blt	r4,r2,132d8 <___svfiprintf_internal_r+0xd88>
   13060:	42000204 	addi	r8,r8,8
   13064:	dac02117 	ldw	r11,132(sp)
   13068:	10800044 	addi	r2,r2,1
   1306c:	44400015 	stw	r17,0(r8)
   13070:	58c7883a 	add	r3,r11,r3
   13074:	42c00115 	stw	r11,4(r8)
   13078:	d8c01c15 	stw	r3,112(sp)
   1307c:	d8801b15 	stw	r2,108(sp)
   13080:	010001c4 	movi	r4,7
   13084:	20807f16 	blt	r4,r2,13284 <___svfiprintf_internal_r+0xd34>
   13088:	42000204 	addi	r8,r8,8
   1308c:	9480010c 	andi	r18,r18,4
   13090:	90002926 	beq	r18,zero,13138 <___svfiprintf_internal_r+0xbe8>
   13094:	dac02417 	ldw	r11,144(sp)
   13098:	d8802017 	ldw	r2,128(sp)
   1309c:	58a1c83a 	sub	r16,r11,r2
   130a0:	0400250e 	bge	zero,r16,13138 <___svfiprintf_internal_r+0xbe8>
   130a4:	04400404 	movi	r17,16
   130a8:	d8801b17 	ldw	r2,108(sp)
   130ac:	8c017c0e 	bge	r17,r16,136a0 <___svfiprintf_internal_r+0x1150>
   130b0:	01420034 	movhi	r5,2048
   130b4:	29417904 	addi	r5,r5,1508
   130b8:	d9402815 	stw	r5,160(sp)
   130bc:	048001c4 	movi	r18,7
   130c0:	00000306 	br	130d0 <___svfiprintf_internal_r+0xb80>
   130c4:	843ffc04 	addi	r16,r16,-16
   130c8:	42000204 	addi	r8,r8,8
   130cc:	8c00110e 	bge	r17,r16,13114 <___svfiprintf_internal_r+0xbc4>
   130d0:	18c00404 	addi	r3,r3,16
   130d4:	10800044 	addi	r2,r2,1
   130d8:	45800015 	stw	r22,0(r8)
   130dc:	44400115 	stw	r17,4(r8)
   130e0:	d8c01c15 	stw	r3,112(sp)
   130e4:	d8801b15 	stw	r2,108(sp)
   130e8:	90bff60e 	bge	r18,r2,130c4 <__alt_data_end+0xf00130c4>
   130ec:	d9801a04 	addi	r6,sp,104
   130f0:	b80b883a 	mov	r5,r23
   130f4:	a809883a 	mov	r4,r21
   130f8:	00123800 	call	12380 <__ssprint_r>
   130fc:	1000221e 	bne	r2,zero,13188 <___svfiprintf_internal_r+0xc38>
   13100:	843ffc04 	addi	r16,r16,-16
   13104:	d8c01c17 	ldw	r3,112(sp)
   13108:	d8801b17 	ldw	r2,108(sp)
   1310c:	d811883a 	mov	r8,sp
   13110:	8c3fef16 	blt	r17,r16,130d0 <__alt_data_end+0xf00130d0>
   13114:	dac02817 	ldw	r11,160(sp)
   13118:	1c07883a 	add	r3,r3,r16
   1311c:	10800044 	addi	r2,r2,1
   13120:	42c00015 	stw	r11,0(r8)
   13124:	44000115 	stw	r16,4(r8)
   13128:	d8c01c15 	stw	r3,112(sp)
   1312c:	d8801b15 	stw	r2,108(sp)
   13130:	010001c4 	movi	r4,7
   13134:	2080aa16 	blt	r4,r2,133e0 <___svfiprintf_internal_r+0xe90>
   13138:	d8802417 	ldw	r2,144(sp)
   1313c:	dac02017 	ldw	r11,128(sp)
   13140:	12c0010e 	bge	r2,r11,13148 <___svfiprintf_internal_r+0xbf8>
   13144:	5805883a 	mov	r2,r11
   13148:	dac02517 	ldw	r11,148(sp)
   1314c:	5897883a 	add	r11,r11,r2
   13150:	dac02515 	stw	r11,148(sp)
   13154:	1800531e 	bne	r3,zero,132a4 <___svfiprintf_internal_r+0xd54>
   13158:	98800007 	ldb	r2,0(r19)
   1315c:	d8001b15 	stw	zero,108(sp)
   13160:	d811883a 	mov	r8,sp
   13164:	103d231e 	bne	r2,zero,125f4 <__alt_data_end+0xf00125f4>
   13168:	9823883a 	mov	r17,r19
   1316c:	003d3906 	br	12654 <__alt_data_end+0xf0012654>
   13170:	d8801c17 	ldw	r2,112(sp)
   13174:	10000426 	beq	r2,zero,13188 <___svfiprintf_internal_r+0xc38>
   13178:	d9402717 	ldw	r5,156(sp)
   1317c:	d9002a17 	ldw	r4,168(sp)
   13180:	d9801a04 	addi	r6,sp,104
   13184:	00123800 	call	12380 <__ssprint_r>
   13188:	dac02717 	ldw	r11,156(sp)
   1318c:	d8802517 	ldw	r2,148(sp)
   13190:	58c0030b 	ldhu	r3,12(r11)
   13194:	18c0100c 	andi	r3,r3,64
   13198:	1801381e 	bne	r3,zero,1367c <___svfiprintf_internal_r+0x112c>
   1319c:	dfc03717 	ldw	ra,220(sp)
   131a0:	df003617 	ldw	fp,216(sp)
   131a4:	ddc03517 	ldw	r23,212(sp)
   131a8:	dd803417 	ldw	r22,208(sp)
   131ac:	dd403317 	ldw	r21,204(sp)
   131b0:	dd003217 	ldw	r20,200(sp)
   131b4:	dcc03117 	ldw	r19,196(sp)
   131b8:	dc803017 	ldw	r18,192(sp)
   131bc:	dc402f17 	ldw	r17,188(sp)
   131c0:	dc002e17 	ldw	r16,184(sp)
   131c4:	dec03804 	addi	sp,sp,224
   131c8:	f800283a 	ret
   131cc:	dac02417 	ldw	r11,144(sp)
   131d0:	d9002017 	ldw	r4,128(sp)
   131d4:	5939c83a 	sub	fp,r11,r4
   131d8:	073f780e 	bge	zero,fp,12fbc <__alt_data_end+0xf0012fbc>
   131dc:	02400404 	movi	r9,16
   131e0:	4f01370e 	bge	r9,fp,136c0 <___svfiprintf_internal_r+0x1170>
   131e4:	02c20034 	movhi	r11,2048
   131e8:	5ac17504 	addi	r11,r11,1492
   131ec:	dac02215 	stw	r11,136(sp)
   131f0:	028001c4 	movi	r10,7
   131f4:	00000306 	br	13204 <___svfiprintf_internal_r+0xcb4>
   131f8:	e73ffc04 	addi	fp,fp,-16
   131fc:	42000204 	addi	r8,r8,8
   13200:	4f00150e 	bge	r9,fp,13258 <___svfiprintf_internal_r+0xd08>
   13204:	18c00404 	addi	r3,r3,16
   13208:	10800044 	addi	r2,r2,1
   1320c:	45000015 	stw	r20,0(r8)
   13210:	42400115 	stw	r9,4(r8)
   13214:	d8c01c15 	stw	r3,112(sp)
   13218:	d8801b15 	stw	r2,108(sp)
   1321c:	50bff60e 	bge	r10,r2,131f8 <__alt_data_end+0xf00131f8>
   13220:	d9801a04 	addi	r6,sp,104
   13224:	b80b883a 	mov	r5,r23
   13228:	a809883a 	mov	r4,r21
   1322c:	da402c15 	stw	r9,176(sp)
   13230:	da802d15 	stw	r10,180(sp)
   13234:	00123800 	call	12380 <__ssprint_r>
   13238:	da402c17 	ldw	r9,176(sp)
   1323c:	da802d17 	ldw	r10,180(sp)
   13240:	103fd11e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   13244:	e73ffc04 	addi	fp,fp,-16
   13248:	d8c01c17 	ldw	r3,112(sp)
   1324c:	d8801b17 	ldw	r2,108(sp)
   13250:	d811883a 	mov	r8,sp
   13254:	4f3feb16 	blt	r9,fp,13204 <__alt_data_end+0xf0013204>
   13258:	dac02217 	ldw	r11,136(sp)
   1325c:	1f07883a 	add	r3,r3,fp
   13260:	10800044 	addi	r2,r2,1
   13264:	42c00015 	stw	r11,0(r8)
   13268:	47000115 	stw	fp,4(r8)
   1326c:	d8c01c15 	stw	r3,112(sp)
   13270:	d8801b15 	stw	r2,108(sp)
   13274:	010001c4 	movi	r4,7
   13278:	2080b616 	blt	r4,r2,13554 <___svfiprintf_internal_r+0x1004>
   1327c:	42000204 	addi	r8,r8,8
   13280:	003f4e06 	br	12fbc <__alt_data_end+0xf0012fbc>
   13284:	d9801a04 	addi	r6,sp,104
   13288:	b80b883a 	mov	r5,r23
   1328c:	a809883a 	mov	r4,r21
   13290:	00123800 	call	12380 <__ssprint_r>
   13294:	103fbc1e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   13298:	d8c01c17 	ldw	r3,112(sp)
   1329c:	d811883a 	mov	r8,sp
   132a0:	003f7a06 	br	1308c <__alt_data_end+0xf001308c>
   132a4:	d9801a04 	addi	r6,sp,104
   132a8:	b80b883a 	mov	r5,r23
   132ac:	a809883a 	mov	r4,r21
   132b0:	00123800 	call	12380 <__ssprint_r>
   132b4:	103fa826 	beq	r2,zero,13158 <__alt_data_end+0xf0013158>
   132b8:	003fb306 	br	13188 <__alt_data_end+0xf0013188>
   132bc:	d9801a04 	addi	r6,sp,104
   132c0:	b80b883a 	mov	r5,r23
   132c4:	a809883a 	mov	r4,r21
   132c8:	00123800 	call	12380 <__ssprint_r>
   132cc:	103fae1e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   132d0:	d811883a 	mov	r8,sp
   132d4:	003cdc06 	br	12648 <__alt_data_end+0xf0012648>
   132d8:	d9801a04 	addi	r6,sp,104
   132dc:	b80b883a 	mov	r5,r23
   132e0:	a809883a 	mov	r4,r21
   132e4:	00123800 	call	12380 <__ssprint_r>
   132e8:	103fa71e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   132ec:	d8c01c17 	ldw	r3,112(sp)
   132f0:	d8801b17 	ldw	r2,108(sp)
   132f4:	d811883a 	mov	r8,sp
   132f8:	003f5a06 	br	13064 <__alt_data_end+0xf0013064>
   132fc:	d9801a04 	addi	r6,sp,104
   13300:	b80b883a 	mov	r5,r23
   13304:	a809883a 	mov	r4,r21
   13308:	00123800 	call	12380 <__ssprint_r>
   1330c:	103f9e1e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   13310:	d8c01c17 	ldw	r3,112(sp)
   13314:	d8801b17 	ldw	r2,108(sp)
   13318:	d811883a 	mov	r8,sp
   1331c:	003f1706 	br	12f7c <__alt_data_end+0xf0012f7c>
   13320:	d9801a04 	addi	r6,sp,104
   13324:	b80b883a 	mov	r5,r23
   13328:	a809883a 	mov	r4,r21
   1332c:	00123800 	call	12380 <__ssprint_r>
   13330:	103f951e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   13334:	d8c01c17 	ldw	r3,112(sp)
   13338:	d8801b17 	ldw	r2,108(sp)
   1333c:	d811883a 	mov	r8,sp
   13340:	003f1b06 	br	12fb0 <__alt_data_end+0xf0012fb0>
   13344:	d8001d85 	stb	zero,118(sp)
   13348:	80007b16 	blt	r16,zero,13538 <___svfiprintf_internal_r+0xfe8>
   1334c:	00ffdfc4 	movi	r3,-129
   13350:	e244b03a 	or	r2,fp,r9
   13354:	90e4703a 	and	r18,r18,r3
   13358:	103d7026 	beq	r2,zero,1291c <__alt_data_end+0xf001291c>
   1335c:	0015883a 	mov	r10,zero
   13360:	003d7206 	br	1292c <__alt_data_end+0xf001292c>
   13364:	d9801a04 	addi	r6,sp,104
   13368:	b80b883a 	mov	r5,r23
   1336c:	a809883a 	mov	r4,r21
   13370:	00123800 	call	12380 <__ssprint_r>
   13374:	103f841e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   13378:	d8c01c17 	ldw	r3,112(sp)
   1337c:	d8801b17 	ldw	r2,108(sp)
   13380:	d811883a 	mov	r8,sp
   13384:	003ef006 	br	12f48 <__alt_data_end+0xf0012f48>
   13388:	9080100c 	andi	r2,r18,64
   1338c:	d8001d85 	stb	zero,118(sp)
   13390:	dac02317 	ldw	r11,140(sp)
   13394:	10008126 	beq	r2,zero,1359c <___svfiprintf_internal_r+0x104c>
   13398:	58800104 	addi	r2,r11,4
   1339c:	5f00000b 	ldhu	fp,0(r11)
   133a0:	0013883a 	mov	r9,zero
   133a4:	803ec30e 	bge	r16,zero,12eb4 <__alt_data_end+0xf0012eb4>
   133a8:	d8802315 	stw	r2,140(sp)
   133ac:	0015883a 	mov	r10,zero
   133b0:	e244b03a 	or	r2,fp,r9
   133b4:	103e371e 	bne	r2,zero,12c94 <__alt_data_end+0xf0012c94>
   133b8:	00800044 	movi	r2,1
   133bc:	10803fcc 	andi	r2,r2,255
   133c0:	00c00044 	movi	r3,1
   133c4:	10c06126 	beq	r2,r3,1354c <___svfiprintf_internal_r+0xffc>
   133c8:	00c00084 	movi	r3,2
   133cc:	10fd5526 	beq	r2,r3,12924 <__alt_data_end+0xf0012924>
   133d0:	003ed806 	br	12f34 <__alt_data_end+0xf0012f34>
   133d4:	d8802315 	stw	r2,140(sp)
   133d8:	98c00007 	ldb	r3,0(r19)
   133dc:	003cab06 	br	1268c <__alt_data_end+0xf001268c>
   133e0:	d9801a04 	addi	r6,sp,104
   133e4:	b80b883a 	mov	r5,r23
   133e8:	a809883a 	mov	r4,r21
   133ec:	00123800 	call	12380 <__ssprint_r>
   133f0:	103f651e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   133f4:	d8c01c17 	ldw	r3,112(sp)
   133f8:	003f4f06 	br	13138 <__alt_data_end+0xf0013138>
   133fc:	00820034 	movhi	r2,2048
   13400:	10810c04 	addi	r2,r2,1072
   13404:	d8802915 	stw	r2,164(sp)
   13408:	003d4406 	br	1291c <__alt_data_end+0xf001291c>
   1340c:	dac02317 	ldw	r11,140(sp)
   13410:	58800017 	ldw	r2,0(r11)
   13414:	dac02517 	ldw	r11,148(sp)
   13418:	5807d7fa 	srai	r3,r11,31
   1341c:	dac02317 	ldw	r11,140(sp)
   13420:	10c00115 	stw	r3,4(r2)
   13424:	5ac00104 	addi	r11,r11,4
   13428:	dac02315 	stw	r11,140(sp)
   1342c:	dac02517 	ldw	r11,148(sp)
   13430:	12c00015 	stw	r11,0(r2)
   13434:	003c6d06 	br	125ec <__alt_data_end+0xf00125ec>
   13438:	9080100c 	andi	r2,r18,64
   1343c:	dac02317 	ldw	r11,140(sp)
   13440:	103e5326 	beq	r2,zero,12d90 <__alt_data_end+0xf0012d90>
   13444:	5f00000f 	ldh	fp,0(r11)
   13448:	5ac00104 	addi	r11,r11,4
   1344c:	dac02315 	stw	r11,140(sp)
   13450:	e013d7fa 	srai	r9,fp,31
   13454:	4805883a 	mov	r2,r9
   13458:	003e0706 	br	12c78 <__alt_data_end+0xf0012c78>
   1345c:	00800c04 	movi	r2,48
   13460:	d8801d05 	stb	r2,116(sp)
   13464:	d8c01d45 	stb	r3,117(sp)
   13468:	d8001d85 	stb	zero,118(sp)
   1346c:	90800094 	ori	r2,r18,2
   13470:	80008f16 	blt	r16,zero,136b0 <___svfiprintf_internal_r+0x1160>
   13474:	00bfdfc4 	movi	r2,-129
   13478:	90a4703a 	and	r18,r18,r2
   1347c:	94800094 	ori	r18,r18,2
   13480:	0015883a 	mov	r10,zero
   13484:	003d2906 	br	1292c <__alt_data_end+0xf001292c>
   13488:	98c00007 	ldb	r3,0(r19)
   1348c:	003c7f06 	br	1268c <__alt_data_end+0xf001268c>
   13490:	dac02317 	ldw	r11,140(sp)
   13494:	0013883a 	mov	r9,zero
   13498:	5f000017 	ldw	fp,0(r11)
   1349c:	5ac00104 	addi	r11,r11,4
   134a0:	dac02315 	stw	r11,140(sp)
   134a4:	003d1506 	br	128fc <__alt_data_end+0xf00128fc>
   134a8:	9080100c 	andi	r2,r18,64
   134ac:	d8001d85 	stb	zero,118(sp)
   134b0:	dac02317 	ldw	r11,140(sp)
   134b4:	10003426 	beq	r2,zero,13588 <___svfiprintf_internal_r+0x1038>
   134b8:	58800104 	addi	r2,r11,4
   134bc:	5f00000b 	ldhu	fp,0(r11)
   134c0:	0013883a 	mov	r9,zero
   134c4:	803e950e 	bge	r16,zero,12f1c <__alt_data_end+0xf0012f1c>
   134c8:	e246b03a 	or	r3,fp,r9
   134cc:	d8802315 	stw	r2,140(sp)
   134d0:	183d5a1e 	bne	r3,zero,12a3c <__alt_data_end+0xf0012a3c>
   134d4:	0015883a 	mov	r10,zero
   134d8:	0005883a 	mov	r2,zero
   134dc:	003fb706 	br	133bc <__alt_data_end+0xf00133bc>
   134e0:	98c00043 	ldbu	r3,1(r19)
   134e4:	94800814 	ori	r18,r18,32
   134e8:	9cc00044 	addi	r19,r19,1
   134ec:	18c03fcc 	andi	r3,r3,255
   134f0:	18c0201c 	xori	r3,r3,128
   134f4:	18ffe004 	addi	r3,r3,-128
   134f8:	003c6406 	br	1268c <__alt_data_end+0xf001268c>
   134fc:	d8c02315 	stw	r3,140(sp)
   13500:	0015883a 	mov	r10,zero
   13504:	003faa06 	br	133b0 <__alt_data_end+0xf00133b0>
   13508:	dac02317 	ldw	r11,140(sp)
   1350c:	58800017 	ldw	r2,0(r11)
   13510:	5ac00104 	addi	r11,r11,4
   13514:	dac02315 	stw	r11,140(sp)
   13518:	dac02517 	ldw	r11,148(sp)
   1351c:	12c00015 	stw	r11,0(r2)
   13520:	003c3206 	br	125ec <__alt_data_end+0xf00125ec>
   13524:	01020034 	movhi	r4,2048
   13528:	21010c04 	addi	r4,r4,1072
   1352c:	d9002915 	stw	r4,164(sp)
   13530:	d8c02315 	stw	r3,140(sp)
   13534:	1025883a 	mov	r18,r2
   13538:	e244b03a 	or	r2,fp,r9
   1353c:	103f871e 	bne	r2,zero,1335c <__alt_data_end+0xf001335c>
   13540:	0015883a 	mov	r10,zero
   13544:	00800084 	movi	r2,2
   13548:	003f9c06 	br	133bc <__alt_data_end+0xf00133bc>
   1354c:	0039883a 	mov	fp,zero
   13550:	003e5f06 	br	12ed0 <__alt_data_end+0xf0012ed0>
   13554:	d9801a04 	addi	r6,sp,104
   13558:	b80b883a 	mov	r5,r23
   1355c:	a809883a 	mov	r4,r21
   13560:	00123800 	call	12380 <__ssprint_r>
   13564:	103f081e 	bne	r2,zero,13188 <__alt_data_end+0xf0013188>
   13568:	d8c01c17 	ldw	r3,112(sp)
   1356c:	d8801b17 	ldw	r2,108(sp)
   13570:	d811883a 	mov	r8,sp
   13574:	003e9106 	br	12fbc <__alt_data_end+0xf0012fbc>
   13578:	01020034 	movhi	r4,2048
   1357c:	21017504 	addi	r4,r4,1492
   13580:	d9002215 	stw	r4,136(sp)
   13584:	003ead06 	br	1303c <__alt_data_end+0xf001303c>
   13588:	58800104 	addi	r2,r11,4
   1358c:	5f000017 	ldw	fp,0(r11)
   13590:	0013883a 	mov	r9,zero
   13594:	803e610e 	bge	r16,zero,12f1c <__alt_data_end+0xf0012f1c>
   13598:	003fcb06 	br	134c8 <__alt_data_end+0xf00134c8>
   1359c:	58800104 	addi	r2,r11,4
   135a0:	5f000017 	ldw	fp,0(r11)
   135a4:	0013883a 	mov	r9,zero
   135a8:	803e420e 	bge	r16,zero,12eb4 <__alt_data_end+0xf0012eb4>
   135ac:	003f7e06 	br	133a8 <__alt_data_end+0xf00133a8>
   135b0:	5f000017 	ldw	fp,0(r11)
   135b4:	5ac00104 	addi	r11,r11,4
   135b8:	0013883a 	mov	r9,zero
   135bc:	dac02315 	stw	r11,140(sp)
   135c0:	003cce06 	br	128fc <__alt_data_end+0xf00128fc>
   135c4:	8809883a 	mov	r4,r17
   135c8:	da002c15 	stw	r8,176(sp)
   135cc:	0008e800 	call	8e80 <strlen>
   135d0:	d8802115 	stw	r2,132(sp)
   135d4:	da801d83 	ldbu	r10,118(sp)
   135d8:	df002315 	stw	fp,140(sp)
   135dc:	0021883a 	mov	r16,zero
   135e0:	da002c17 	ldw	r8,176(sp)
   135e4:	003cf606 	br	129c0 <__alt_data_end+0xf00129c0>
   135e8:	00800184 	movi	r2,6
   135ec:	1400012e 	bgeu	r2,r16,135f4 <___svfiprintf_internal_r+0x10a4>
   135f0:	1021883a 	mov	r16,r2
   135f4:	dc002115 	stw	r16,132(sp)
   135f8:	8005883a 	mov	r2,r16
   135fc:	80003c16 	blt	r16,zero,136f0 <___svfiprintf_internal_r+0x11a0>
   13600:	04420034 	movhi	r17,2048
   13604:	d8802015 	stw	r2,128(sp)
   13608:	df002315 	stw	fp,140(sp)
   1360c:	8c411104 	addi	r17,r17,1092
   13610:	003d2e06 	br	12acc <__alt_data_end+0xf0012acc>
   13614:	04001004 	movi	r16,64
   13618:	800b883a 	mov	r5,r16
   1361c:	00100f40 	call	100f4 <_malloc_r>
   13620:	dac02717 	ldw	r11,156(sp)
   13624:	58800015 	stw	r2,0(r11)
   13628:	58800415 	stw	r2,16(r11)
   1362c:	10004826 	beq	r2,zero,13750 <___svfiprintf_internal_r+0x1200>
   13630:	dac02717 	ldw	r11,156(sp)
   13634:	5c000515 	stw	r16,20(r11)
   13638:	003bd906 	br	125a0 <__alt_data_end+0xf00125a0>
   1363c:	9080004c 	andi	r2,r18,1
   13640:	0015883a 	mov	r10,zero
   13644:	10000626 	beq	r2,zero,13660 <___svfiprintf_internal_r+0x1110>
   13648:	dac02b17 	ldw	r11,172(sp)
   1364c:	00800c04 	movi	r2,48
   13650:	d88019c5 	stb	r2,103(sp)
   13654:	dac02115 	stw	r11,132(sp)
   13658:	dc4019c4 	addi	r17,sp,103
   1365c:	003cd806 	br	129c0 <__alt_data_end+0xf00129c0>
   13660:	d8002115 	stw	zero,132(sp)
   13664:	dc401a04 	addi	r17,sp,104
   13668:	003cd506 	br	129c0 <__alt_data_end+0xf00129c0>
   1366c:	01020034 	movhi	r4,2048
   13670:	21017904 	addi	r4,r4,1508
   13674:	d9002815 	stw	r4,160(sp)
   13678:	003d4306 	br	12b88 <__alt_data_end+0xf0012b88>
   1367c:	00bfffc4 	movi	r2,-1
   13680:	003ec606 	br	1319c <__alt_data_end+0xf001319c>
   13684:	00800044 	movi	r2,1
   13688:	10803fcc 	andi	r2,r2,255
   1368c:	00c00044 	movi	r3,1
   13690:	10fd8026 	beq	r2,r3,12c94 <__alt_data_end+0xf0012c94>
   13694:	00c00084 	movi	r3,2
   13698:	10fca426 	beq	r2,r3,1292c <__alt_data_end+0xf001292c>
   1369c:	003ce806 	br	12a40 <__alt_data_end+0xf0012a40>
   136a0:	01020034 	movhi	r4,2048
   136a4:	21017904 	addi	r4,r4,1508
   136a8:	d9002815 	stw	r4,160(sp)
   136ac:	003e9906 	br	13114 <__alt_data_end+0xf0013114>
   136b0:	1025883a 	mov	r18,r2
   136b4:	0015883a 	mov	r10,zero
   136b8:	00800084 	movi	r2,2
   136bc:	003ff206 	br	13688 <__alt_data_end+0xf0013688>
   136c0:	01420034 	movhi	r5,2048
   136c4:	29417504 	addi	r5,r5,1492
   136c8:	d9402215 	stw	r5,136(sp)
   136cc:	003ee206 	br	13258 <__alt_data_end+0xf0013258>
   136d0:	5827883a 	mov	r19,r11
   136d4:	0021883a 	mov	r16,zero
   136d8:	003bed06 	br	12690 <__alt_data_end+0xf0012690>
   136dc:	dc002115 	stw	r16,132(sp)
   136e0:	da801d83 	ldbu	r10,118(sp)
   136e4:	df002315 	stw	fp,140(sp)
   136e8:	0021883a 	mov	r16,zero
   136ec:	003cb406 	br	129c0 <__alt_data_end+0xf00129c0>
   136f0:	0005883a 	mov	r2,zero
   136f4:	003fc206 	br	13600 <__alt_data_end+0xf0013600>
   136f8:	d8802317 	ldw	r2,140(sp)
   136fc:	98c00043 	ldbu	r3,1(r19)
   13700:	5827883a 	mov	r19,r11
   13704:	14000017 	ldw	r16,0(r2)
   13708:	10800104 	addi	r2,r2,4
   1370c:	d8802315 	stw	r2,140(sp)
   13710:	803f760e 	bge	r16,zero,134ec <__alt_data_end+0xf00134ec>
   13714:	18c03fcc 	andi	r3,r3,255
   13718:	18c0201c 	xori	r3,r3,128
   1371c:	043fffc4 	movi	r16,-1
   13720:	18ffe004 	addi	r3,r3,-128
   13724:	003bd906 	br	1268c <__alt_data_end+0xf001268c>
   13728:	d9c01d85 	stb	r7,118(sp)
   1372c:	003cb606 	br	12a08 <__alt_data_end+0xf0012a08>
   13730:	d9c01d85 	stb	r7,118(sp)
   13734:	003d2106 	br	12bbc <__alt_data_end+0xf0012bbc>
   13738:	d9c01d85 	stb	r7,118(sp)
   1373c:	003d8e06 	br	12d78 <__alt_data_end+0xf0012d78>
   13740:	d9c01d85 	stb	r7,118(sp)
   13744:	003db306 	br	12e14 <__alt_data_end+0xf0012e14>
   13748:	d9c01d85 	stb	r7,118(sp)
   1374c:	003c8a06 	br	12978 <__alt_data_end+0xf0012978>
   13750:	dac02a17 	ldw	r11,168(sp)
   13754:	00800304 	movi	r2,12
   13758:	58800015 	stw	r2,0(r11)
   1375c:	00bfffc4 	movi	r2,-1
   13760:	003e8e06 	br	1319c <__alt_data_end+0xf001319c>
   13764:	d9c01d85 	stb	r7,118(sp)
   13768:	003dc706 	br	12e88 <__alt_data_end+0xf0012e88>
   1376c:	d9c01d85 	stb	r7,118(sp)
   13770:	003ddf06 	br	12ef0 <__alt_data_end+0xf0012ef0>
   13774:	d9c01d85 	stb	r7,118(sp)
   13778:	003d3706 	br	12c58 <__alt_data_end+0xf0012c58>
   1377c:	d9c01d85 	stb	r7,118(sp)
   13780:	003c5406 	br	128d4 <__alt_data_end+0xf00128d4>
   13784:	d9c01d85 	stb	r7,118(sp)
   13788:	003d1d06 	br	12c00 <__alt_data_end+0xf0012c00>

0001378c <__sprint_r.part.0>:
   1378c:	28801917 	ldw	r2,100(r5)
   13790:	defff604 	addi	sp,sp,-40
   13794:	dd400515 	stw	r21,20(sp)
   13798:	dfc00915 	stw	ra,36(sp)
   1379c:	df000815 	stw	fp,32(sp)
   137a0:	ddc00715 	stw	r23,28(sp)
   137a4:	dd800615 	stw	r22,24(sp)
   137a8:	dd000415 	stw	r20,16(sp)
   137ac:	dcc00315 	stw	r19,12(sp)
   137b0:	dc800215 	stw	r18,8(sp)
   137b4:	dc400115 	stw	r17,4(sp)
   137b8:	dc000015 	stw	r16,0(sp)
   137bc:	1088000c 	andi	r2,r2,8192
   137c0:	302b883a 	mov	r21,r6
   137c4:	10002e26 	beq	r2,zero,13880 <__sprint_r.part.0+0xf4>
   137c8:	30800217 	ldw	r2,8(r6)
   137cc:	35800017 	ldw	r22,0(r6)
   137d0:	10002926 	beq	r2,zero,13878 <__sprint_r.part.0+0xec>
   137d4:	2827883a 	mov	r19,r5
   137d8:	2029883a 	mov	r20,r4
   137dc:	b5c00104 	addi	r23,r22,4
   137e0:	04bfffc4 	movi	r18,-1
   137e4:	bc400017 	ldw	r17,0(r23)
   137e8:	b4000017 	ldw	r16,0(r22)
   137ec:	0039883a 	mov	fp,zero
   137f0:	8822d0ba 	srli	r17,r17,2
   137f4:	8800031e 	bne	r17,zero,13804 <__sprint_r.part.0+0x78>
   137f8:	00001806 	br	1385c <__sprint_r.part.0+0xd0>
   137fc:	84000104 	addi	r16,r16,4
   13800:	8f001526 	beq	r17,fp,13858 <__sprint_r.part.0+0xcc>
   13804:	81400017 	ldw	r5,0(r16)
   13808:	980d883a 	mov	r6,r19
   1380c:	a009883a 	mov	r4,r20
   13810:	00151b40 	call	151b4 <_fputwc_r>
   13814:	e7000044 	addi	fp,fp,1
   13818:	14bff81e 	bne	r2,r18,137fc <__alt_data_end+0xf00137fc>
   1381c:	9005883a 	mov	r2,r18
   13820:	a8000215 	stw	zero,8(r21)
   13824:	a8000115 	stw	zero,4(r21)
   13828:	dfc00917 	ldw	ra,36(sp)
   1382c:	df000817 	ldw	fp,32(sp)
   13830:	ddc00717 	ldw	r23,28(sp)
   13834:	dd800617 	ldw	r22,24(sp)
   13838:	dd400517 	ldw	r21,20(sp)
   1383c:	dd000417 	ldw	r20,16(sp)
   13840:	dcc00317 	ldw	r19,12(sp)
   13844:	dc800217 	ldw	r18,8(sp)
   13848:	dc400117 	ldw	r17,4(sp)
   1384c:	dc000017 	ldw	r16,0(sp)
   13850:	dec00a04 	addi	sp,sp,40
   13854:	f800283a 	ret
   13858:	a8800217 	ldw	r2,8(r21)
   1385c:	8c63883a 	add	r17,r17,r17
   13860:	8c63883a 	add	r17,r17,r17
   13864:	1445c83a 	sub	r2,r2,r17
   13868:	a8800215 	stw	r2,8(r21)
   1386c:	b5800204 	addi	r22,r22,8
   13870:	bdc00204 	addi	r23,r23,8
   13874:	103fdb1e 	bne	r2,zero,137e4 <__alt_data_end+0xf00137e4>
   13878:	0005883a 	mov	r2,zero
   1387c:	003fe806 	br	13820 <__alt_data_end+0xf0013820>
   13880:	000f8180 	call	f818 <__sfvwrite_r>
   13884:	003fe606 	br	13820 <__alt_data_end+0xf0013820>

00013888 <__sprint_r>:
   13888:	30c00217 	ldw	r3,8(r6)
   1388c:	18000126 	beq	r3,zero,13894 <__sprint_r+0xc>
   13890:	001378c1 	jmpi	1378c <__sprint_r.part.0>
   13894:	30000115 	stw	zero,4(r6)
   13898:	0005883a 	mov	r2,zero
   1389c:	f800283a 	ret

000138a0 <___vfiprintf_internal_r>:
   138a0:	deffc904 	addi	sp,sp,-220
   138a4:	df003515 	stw	fp,212(sp)
   138a8:	dd003115 	stw	r20,196(sp)
   138ac:	dfc03615 	stw	ra,216(sp)
   138b0:	ddc03415 	stw	r23,208(sp)
   138b4:	dd803315 	stw	r22,204(sp)
   138b8:	dd403215 	stw	r21,200(sp)
   138bc:	dcc03015 	stw	r19,192(sp)
   138c0:	dc802f15 	stw	r18,188(sp)
   138c4:	dc402e15 	stw	r17,184(sp)
   138c8:	dc002d15 	stw	r16,180(sp)
   138cc:	d9002015 	stw	r4,128(sp)
   138d0:	d9c02215 	stw	r7,136(sp)
   138d4:	2829883a 	mov	r20,r5
   138d8:	3039883a 	mov	fp,r6
   138dc:	20000226 	beq	r4,zero,138e8 <___vfiprintf_internal_r+0x48>
   138e0:	20800e17 	ldw	r2,56(r4)
   138e4:	1000cf26 	beq	r2,zero,13c24 <___vfiprintf_internal_r+0x384>
   138e8:	a080030b 	ldhu	r2,12(r20)
   138ec:	10c8000c 	andi	r3,r2,8192
   138f0:	1800061e 	bne	r3,zero,1390c <___vfiprintf_internal_r+0x6c>
   138f4:	a1001917 	ldw	r4,100(r20)
   138f8:	00f7ffc4 	movi	r3,-8193
   138fc:	10880014 	ori	r2,r2,8192
   13900:	20c6703a 	and	r3,r4,r3
   13904:	a080030d 	sth	r2,12(r20)
   13908:	a0c01915 	stw	r3,100(r20)
   1390c:	10c0020c 	andi	r3,r2,8
   13910:	1800a926 	beq	r3,zero,13bb8 <___vfiprintf_internal_r+0x318>
   13914:	a0c00417 	ldw	r3,16(r20)
   13918:	1800a726 	beq	r3,zero,13bb8 <___vfiprintf_internal_r+0x318>
   1391c:	1080068c 	andi	r2,r2,26
   13920:	00c00284 	movi	r3,10
   13924:	10c0ac26 	beq	r2,r3,13bd8 <___vfiprintf_internal_r+0x338>
   13928:	da801a04 	addi	r10,sp,104
   1392c:	da801e15 	stw	r10,120(sp)
   13930:	d8801e17 	ldw	r2,120(sp)
   13934:	da8019c4 	addi	r10,sp,103
   13938:	05820034 	movhi	r22,2048
   1393c:	05c20034 	movhi	r23,2048
   13940:	da801f15 	stw	r10,124(sp)
   13944:	1295c83a 	sub	r10,r2,r10
   13948:	b5818104 	addi	r22,r22,1540
   1394c:	bdc17d04 	addi	r23,r23,1524
   13950:	dec01a15 	stw	sp,104(sp)
   13954:	d8001c15 	stw	zero,112(sp)
   13958:	d8001b15 	stw	zero,108(sp)
   1395c:	d8002615 	stw	zero,152(sp)
   13960:	d8002315 	stw	zero,140(sp)
   13964:	da802715 	stw	r10,156(sp)
   13968:	d811883a 	mov	r8,sp
   1396c:	dd002115 	stw	r20,132(sp)
   13970:	e021883a 	mov	r16,fp
   13974:	80800007 	ldb	r2,0(r16)
   13978:	1003ea26 	beq	r2,zero,14924 <___vfiprintf_internal_r+0x1084>
   1397c:	00c00944 	movi	r3,37
   13980:	8025883a 	mov	r18,r16
   13984:	10c0021e 	bne	r2,r3,13990 <___vfiprintf_internal_r+0xf0>
   13988:	00001606 	br	139e4 <___vfiprintf_internal_r+0x144>
   1398c:	10c00326 	beq	r2,r3,1399c <___vfiprintf_internal_r+0xfc>
   13990:	94800044 	addi	r18,r18,1
   13994:	90800007 	ldb	r2,0(r18)
   13998:	103ffc1e 	bne	r2,zero,1398c <__alt_data_end+0xf001398c>
   1399c:	9423c83a 	sub	r17,r18,r16
   139a0:	88001026 	beq	r17,zero,139e4 <___vfiprintf_internal_r+0x144>
   139a4:	d8c01c17 	ldw	r3,112(sp)
   139a8:	d8801b17 	ldw	r2,108(sp)
   139ac:	44000015 	stw	r16,0(r8)
   139b0:	88c7883a 	add	r3,r17,r3
   139b4:	10800044 	addi	r2,r2,1
   139b8:	44400115 	stw	r17,4(r8)
   139bc:	d8c01c15 	stw	r3,112(sp)
   139c0:	d8801b15 	stw	r2,108(sp)
   139c4:	010001c4 	movi	r4,7
   139c8:	2080760e 	bge	r4,r2,13ba4 <___vfiprintf_internal_r+0x304>
   139cc:	1803821e 	bne	r3,zero,147d8 <___vfiprintf_internal_r+0xf38>
   139d0:	da802317 	ldw	r10,140(sp)
   139d4:	d8001b15 	stw	zero,108(sp)
   139d8:	d811883a 	mov	r8,sp
   139dc:	5455883a 	add	r10,r10,r17
   139e0:	da802315 	stw	r10,140(sp)
   139e4:	90800007 	ldb	r2,0(r18)
   139e8:	10044626 	beq	r2,zero,14b04 <___vfiprintf_internal_r+0x1264>
   139ec:	90c00047 	ldb	r3,1(r18)
   139f0:	94000044 	addi	r16,r18,1
   139f4:	d8001d85 	stb	zero,118(sp)
   139f8:	0009883a 	mov	r4,zero
   139fc:	000f883a 	mov	r7,zero
   13a00:	027fffc4 	movi	r9,-1
   13a04:	0023883a 	mov	r17,zero
   13a08:	0029883a 	mov	r20,zero
   13a0c:	01401604 	movi	r5,88
   13a10:	01800244 	movi	r6,9
   13a14:	03400a84 	movi	r13,42
   13a18:	03001b04 	movi	r12,108
   13a1c:	84000044 	addi	r16,r16,1
   13a20:	18bff804 	addi	r2,r3,-32
   13a24:	28827336 	bltu	r5,r2,143f4 <___vfiprintf_internal_r+0xb54>
   13a28:	100490ba 	slli	r2,r2,2
   13a2c:	02800074 	movhi	r10,1
   13a30:	528e9004 	addi	r10,r10,14912
   13a34:	1285883a 	add	r2,r2,r10
   13a38:	10800017 	ldw	r2,0(r2)
   13a3c:	1000683a 	jmp	r2
   13a40:	00014128 	cmpgeui	zero,zero,1284
   13a44:	000143f4 	movhi	zero,1295
   13a48:	000143f4 	movhi	zero,1295
   13a4c:	00014148 	cmpgei	zero,zero,1285
   13a50:	000143f4 	movhi	zero,1295
   13a54:	000143f4 	movhi	zero,1295
   13a58:	000143f4 	movhi	zero,1295
   13a5c:	000143f4 	movhi	zero,1295
   13a60:	000143f4 	movhi	zero,1295
   13a64:	000143f4 	movhi	zero,1295
   13a68:	00014330 	cmpltui	zero,zero,1292
   13a6c:	0001434c 	andi	zero,zero,1293
   13a70:	000143f4 	movhi	zero,1295
   13a74:	00013c34 	movhi	zero,1264
   13a78:	0001435c 	xori	zero,zero,1293
   13a7c:	000143f4 	movhi	zero,1295
   13a80:	00014154 	movui	zero,1285
   13a84:	00014160 	cmpeqi	zero,zero,1285
   13a88:	00014160 	cmpeqi	zero,zero,1285
   13a8c:	00014160 	cmpeqi	zero,zero,1285
   13a90:	00014160 	cmpeqi	zero,zero,1285
   13a94:	00014160 	cmpeqi	zero,zero,1285
   13a98:	00014160 	cmpeqi	zero,zero,1285
   13a9c:	00014160 	cmpeqi	zero,zero,1285
   13aa0:	00014160 	cmpeqi	zero,zero,1285
   13aa4:	00014160 	cmpeqi	zero,zero,1285
   13aa8:	000143f4 	movhi	zero,1295
   13aac:	000143f4 	movhi	zero,1295
   13ab0:	000143f4 	movhi	zero,1295
   13ab4:	000143f4 	movhi	zero,1295
   13ab8:	000143f4 	movhi	zero,1295
   13abc:	000143f4 	movhi	zero,1295
   13ac0:	000143f4 	movhi	zero,1295
   13ac4:	000143f4 	movhi	zero,1295
   13ac8:	000143f4 	movhi	zero,1295
   13acc:	000143f4 	movhi	zero,1295
   13ad0:	0001418c 	andi	zero,zero,1286
   13ad4:	000143f4 	movhi	zero,1295
   13ad8:	000143f4 	movhi	zero,1295
   13adc:	000143f4 	movhi	zero,1295
   13ae0:	000143f4 	movhi	zero,1295
   13ae4:	000143f4 	movhi	zero,1295
   13ae8:	000143f4 	movhi	zero,1295
   13aec:	000143f4 	movhi	zero,1295
   13af0:	000143f4 	movhi	zero,1295
   13af4:	000143f4 	movhi	zero,1295
   13af8:	000143f4 	movhi	zero,1295
   13afc:	000141c4 	movi	zero,1287
   13b00:	000143f4 	movhi	zero,1295
   13b04:	000143f4 	movhi	zero,1295
   13b08:	000143f4 	movhi	zero,1295
   13b0c:	000143f4 	movhi	zero,1295
   13b10:	000143f4 	movhi	zero,1295
   13b14:	0001421c 	xori	zero,zero,1288
   13b18:	000143f4 	movhi	zero,1295
   13b1c:	000143f4 	movhi	zero,1295
   13b20:	0001428c 	andi	zero,zero,1290
   13b24:	000143f4 	movhi	zero,1295
   13b28:	000143f4 	movhi	zero,1295
   13b2c:	000143f4 	movhi	zero,1295
   13b30:	000143f4 	movhi	zero,1295
   13b34:	000143f4 	movhi	zero,1295
   13b38:	000143f4 	movhi	zero,1295
   13b3c:	000143f4 	movhi	zero,1295
   13b40:	000143f4 	movhi	zero,1295
   13b44:	000143f4 	movhi	zero,1295
   13b48:	000143f4 	movhi	zero,1295
   13b4c:	00014038 	rdprs	zero,zero,1280
   13b50:	00014064 	muli	zero,zero,1281
   13b54:	000143f4 	movhi	zero,1295
   13b58:	000143f4 	movhi	zero,1295
   13b5c:	000143f4 	movhi	zero,1295
   13b60:	0001439c 	xori	zero,zero,1294
   13b64:	00014064 	muli	zero,zero,1281
   13b68:	000143f4 	movhi	zero,1295
   13b6c:	000143f4 	movhi	zero,1295
   13b70:	00013ef8 	rdprs	zero,zero,1275
   13b74:	000143f4 	movhi	zero,1295
   13b78:	00013f08 	cmpgei	zero,zero,1276
   13b7c:	00013f44 	movi	zero,1277
   13b80:	00013c40 	call	13c4 <prvInsertBlockIntoFreeList+0xf4>
   13b84:	00013eec 	andhi	zero,zero,1275
   13b88:	000143f4 	movhi	zero,1295
   13b8c:	000142c8 	cmpgei	zero,zero,1291
   13b90:	000143f4 	movhi	zero,1295
   13b94:	00014320 	cmpeqi	zero,zero,1292
   13b98:	000143f4 	movhi	zero,1295
   13b9c:	000143f4 	movhi	zero,1295
   13ba0:	00013fe4 	muli	zero,zero,1279
   13ba4:	42000204 	addi	r8,r8,8
   13ba8:	da802317 	ldw	r10,140(sp)
   13bac:	5455883a 	add	r10,r10,r17
   13bb0:	da802315 	stw	r10,140(sp)
   13bb4:	003f8b06 	br	139e4 <__alt_data_end+0xf00139e4>
   13bb8:	d9002017 	ldw	r4,128(sp)
   13bbc:	a00b883a 	mov	r5,r20
   13bc0:	000d3c00 	call	d3c0 <__swsetup_r>
   13bc4:	1003b11e 	bne	r2,zero,14a8c <___vfiprintf_internal_r+0x11ec>
   13bc8:	a080030b 	ldhu	r2,12(r20)
   13bcc:	00c00284 	movi	r3,10
   13bd0:	1080068c 	andi	r2,r2,26
   13bd4:	10ff541e 	bne	r2,r3,13928 <__alt_data_end+0xf0013928>
   13bd8:	a080038f 	ldh	r2,14(r20)
   13bdc:	103f5216 	blt	r2,zero,13928 <__alt_data_end+0xf0013928>
   13be0:	d9c02217 	ldw	r7,136(sp)
   13be4:	d9002017 	ldw	r4,128(sp)
   13be8:	e00d883a 	mov	r6,fp
   13bec:	a00b883a 	mov	r5,r20
   13bf0:	0014d180 	call	14d18 <__sbprintf>
   13bf4:	dfc03617 	ldw	ra,216(sp)
   13bf8:	df003517 	ldw	fp,212(sp)
   13bfc:	ddc03417 	ldw	r23,208(sp)
   13c00:	dd803317 	ldw	r22,204(sp)
   13c04:	dd403217 	ldw	r21,200(sp)
   13c08:	dd003117 	ldw	r20,196(sp)
   13c0c:	dcc03017 	ldw	r19,192(sp)
   13c10:	dc802f17 	ldw	r18,188(sp)
   13c14:	dc402e17 	ldw	r17,184(sp)
   13c18:	dc002d17 	ldw	r16,180(sp)
   13c1c:	dec03704 	addi	sp,sp,220
   13c20:	f800283a 	ret
   13c24:	000f3940 	call	f394 <__sinit>
   13c28:	003f2f06 	br	138e8 <__alt_data_end+0xf00138e8>
   13c2c:	0463c83a 	sub	r17,zero,r17
   13c30:	d8802215 	stw	r2,136(sp)
   13c34:	a5000114 	ori	r20,r20,4
   13c38:	80c00007 	ldb	r3,0(r16)
   13c3c:	003f7706 	br	13a1c <__alt_data_end+0xf0013a1c>
   13c40:	00800c04 	movi	r2,48
   13c44:	da802217 	ldw	r10,136(sp)
   13c48:	d8801d05 	stb	r2,116(sp)
   13c4c:	00801e04 	movi	r2,120
   13c50:	d8801d45 	stb	r2,117(sp)
   13c54:	d8001d85 	stb	zero,118(sp)
   13c58:	50c00104 	addi	r3,r10,4
   13c5c:	54800017 	ldw	r18,0(r10)
   13c60:	0027883a 	mov	r19,zero
   13c64:	a0800094 	ori	r2,r20,2
   13c68:	48030b16 	blt	r9,zero,14898 <___vfiprintf_internal_r+0xff8>
   13c6c:	00bfdfc4 	movi	r2,-129
   13c70:	a096703a 	and	r11,r20,r2
   13c74:	d8c02215 	stw	r3,136(sp)
   13c78:	5d000094 	ori	r20,r11,2
   13c7c:	90032b1e 	bne	r18,zero,1492c <___vfiprintf_internal_r+0x108c>
   13c80:	00820034 	movhi	r2,2048
   13c84:	10810c04 	addi	r2,r2,1072
   13c88:	d8802615 	stw	r2,152(sp)
   13c8c:	0039883a 	mov	fp,zero
   13c90:	48017b1e 	bne	r9,zero,14280 <___vfiprintf_internal_r+0x9e0>
   13c94:	0013883a 	mov	r9,zero
   13c98:	0027883a 	mov	r19,zero
   13c9c:	dd401a04 	addi	r21,sp,104
   13ca0:	4825883a 	mov	r18,r9
   13ca4:	4cc0010e 	bge	r9,r19,13cac <___vfiprintf_internal_r+0x40c>
   13ca8:	9825883a 	mov	r18,r19
   13cac:	e7003fcc 	andi	fp,fp,255
   13cb0:	e700201c 	xori	fp,fp,128
   13cb4:	e73fe004 	addi	fp,fp,-128
   13cb8:	e0000126 	beq	fp,zero,13cc0 <___vfiprintf_internal_r+0x420>
   13cbc:	94800044 	addi	r18,r18,1
   13cc0:	a380008c 	andi	r14,r20,2
   13cc4:	70000126 	beq	r14,zero,13ccc <___vfiprintf_internal_r+0x42c>
   13cc8:	94800084 	addi	r18,r18,2
   13ccc:	a700210c 	andi	fp,r20,132
   13cd0:	e001df1e 	bne	fp,zero,14450 <___vfiprintf_internal_r+0xbb0>
   13cd4:	8c87c83a 	sub	r3,r17,r18
   13cd8:	00c1dd0e 	bge	zero,r3,14450 <___vfiprintf_internal_r+0xbb0>
   13cdc:	01c00404 	movi	r7,16
   13ce0:	d8801c17 	ldw	r2,112(sp)
   13ce4:	38c3ad0e 	bge	r7,r3,14b9c <___vfiprintf_internal_r+0x12fc>
   13ce8:	02820034 	movhi	r10,2048
   13cec:	52818104 	addi	r10,r10,1540
   13cf0:	dc002915 	stw	r16,164(sp)
   13cf4:	d9801b17 	ldw	r6,108(sp)
   13cf8:	da802415 	stw	r10,144(sp)
   13cfc:	03c001c4 	movi	r15,7
   13d00:	da402515 	stw	r9,148(sp)
   13d04:	db802815 	stw	r14,160(sp)
   13d08:	1821883a 	mov	r16,r3
   13d0c:	00000506 	br	13d24 <___vfiprintf_internal_r+0x484>
   13d10:	31400084 	addi	r5,r6,2
   13d14:	42000204 	addi	r8,r8,8
   13d18:	200d883a 	mov	r6,r4
   13d1c:	843ffc04 	addi	r16,r16,-16
   13d20:	3c000d0e 	bge	r7,r16,13d58 <___vfiprintf_internal_r+0x4b8>
   13d24:	10800404 	addi	r2,r2,16
   13d28:	31000044 	addi	r4,r6,1
   13d2c:	45800015 	stw	r22,0(r8)
   13d30:	41c00115 	stw	r7,4(r8)
   13d34:	d8801c15 	stw	r2,112(sp)
   13d38:	d9001b15 	stw	r4,108(sp)
   13d3c:	793ff40e 	bge	r15,r4,13d10 <__alt_data_end+0xf0013d10>
   13d40:	1001b51e 	bne	r2,zero,14418 <___vfiprintf_internal_r+0xb78>
   13d44:	843ffc04 	addi	r16,r16,-16
   13d48:	000d883a 	mov	r6,zero
   13d4c:	01400044 	movi	r5,1
   13d50:	d811883a 	mov	r8,sp
   13d54:	3c3ff316 	blt	r7,r16,13d24 <__alt_data_end+0xf0013d24>
   13d58:	8007883a 	mov	r3,r16
   13d5c:	da402517 	ldw	r9,148(sp)
   13d60:	db802817 	ldw	r14,160(sp)
   13d64:	dc002917 	ldw	r16,164(sp)
   13d68:	da802417 	ldw	r10,144(sp)
   13d6c:	1885883a 	add	r2,r3,r2
   13d70:	40c00115 	stw	r3,4(r8)
   13d74:	42800015 	stw	r10,0(r8)
   13d78:	d8801c15 	stw	r2,112(sp)
   13d7c:	d9401b15 	stw	r5,108(sp)
   13d80:	00c001c4 	movi	r3,7
   13d84:	19426016 	blt	r3,r5,14708 <___vfiprintf_internal_r+0xe68>
   13d88:	d8c01d87 	ldb	r3,118(sp)
   13d8c:	42000204 	addi	r8,r8,8
   13d90:	29000044 	addi	r4,r5,1
   13d94:	1801b31e 	bne	r3,zero,14464 <___vfiprintf_internal_r+0xbc4>
   13d98:	7001c026 	beq	r14,zero,1449c <___vfiprintf_internal_r+0xbfc>
   13d9c:	d8c01d04 	addi	r3,sp,116
   13da0:	10800084 	addi	r2,r2,2
   13da4:	40c00015 	stw	r3,0(r8)
   13da8:	00c00084 	movi	r3,2
   13dac:	40c00115 	stw	r3,4(r8)
   13db0:	d8801c15 	stw	r2,112(sp)
   13db4:	d9001b15 	stw	r4,108(sp)
   13db8:	00c001c4 	movi	r3,7
   13dbc:	1902650e 	bge	r3,r4,14754 <___vfiprintf_internal_r+0xeb4>
   13dc0:	10029a1e 	bne	r2,zero,1482c <___vfiprintf_internal_r+0xf8c>
   13dc4:	00c02004 	movi	r3,128
   13dc8:	01000044 	movi	r4,1
   13dcc:	000b883a 	mov	r5,zero
   13dd0:	d811883a 	mov	r8,sp
   13dd4:	e0c1b31e 	bne	fp,r3,144a4 <___vfiprintf_internal_r+0xc04>
   13dd8:	8cb9c83a 	sub	fp,r17,r18
   13ddc:	0701b10e 	bge	zero,fp,144a4 <___vfiprintf_internal_r+0xc04>
   13de0:	01c00404 	movi	r7,16
   13de4:	3f03890e 	bge	r7,fp,14c0c <___vfiprintf_internal_r+0x136c>
   13de8:	00c20034 	movhi	r3,2048
   13dec:	18c17d04 	addi	r3,r3,1524
   13df0:	d8c02415 	stw	r3,144(sp)
   13df4:	8007883a 	mov	r3,r16
   13df8:	034001c4 	movi	r13,7
   13dfc:	e021883a 	mov	r16,fp
   13e00:	da402515 	stw	r9,148(sp)
   13e04:	1839883a 	mov	fp,r3
   13e08:	00000506 	br	13e20 <___vfiprintf_internal_r+0x580>
   13e0c:	29800084 	addi	r6,r5,2
   13e10:	42000204 	addi	r8,r8,8
   13e14:	180b883a 	mov	r5,r3
   13e18:	843ffc04 	addi	r16,r16,-16
   13e1c:	3c000d0e 	bge	r7,r16,13e54 <___vfiprintf_internal_r+0x5b4>
   13e20:	10800404 	addi	r2,r2,16
   13e24:	28c00044 	addi	r3,r5,1
   13e28:	45c00015 	stw	r23,0(r8)
   13e2c:	41c00115 	stw	r7,4(r8)
   13e30:	d8801c15 	stw	r2,112(sp)
   13e34:	d8c01b15 	stw	r3,108(sp)
   13e38:	68fff40e 	bge	r13,r3,13e0c <__alt_data_end+0xf0013e0c>
   13e3c:	1002241e 	bne	r2,zero,146d0 <___vfiprintf_internal_r+0xe30>
   13e40:	843ffc04 	addi	r16,r16,-16
   13e44:	01800044 	movi	r6,1
   13e48:	000b883a 	mov	r5,zero
   13e4c:	d811883a 	mov	r8,sp
   13e50:	3c3ff316 	blt	r7,r16,13e20 <__alt_data_end+0xf0013e20>
   13e54:	da402517 	ldw	r9,148(sp)
   13e58:	e007883a 	mov	r3,fp
   13e5c:	8039883a 	mov	fp,r16
   13e60:	1821883a 	mov	r16,r3
   13e64:	d8c02417 	ldw	r3,144(sp)
   13e68:	1705883a 	add	r2,r2,fp
   13e6c:	47000115 	stw	fp,4(r8)
   13e70:	40c00015 	stw	r3,0(r8)
   13e74:	d8801c15 	stw	r2,112(sp)
   13e78:	d9801b15 	stw	r6,108(sp)
   13e7c:	00c001c4 	movi	r3,7
   13e80:	19827616 	blt	r3,r6,1485c <___vfiprintf_internal_r+0xfbc>
   13e84:	4cf9c83a 	sub	fp,r9,r19
   13e88:	42000204 	addi	r8,r8,8
   13e8c:	31000044 	addi	r4,r6,1
   13e90:	300b883a 	mov	r5,r6
   13e94:	07018516 	blt	zero,fp,144ac <___vfiprintf_internal_r+0xc0c>
   13e98:	9885883a 	add	r2,r19,r2
   13e9c:	45400015 	stw	r21,0(r8)
   13ea0:	44c00115 	stw	r19,4(r8)
   13ea4:	d8801c15 	stw	r2,112(sp)
   13ea8:	d9001b15 	stw	r4,108(sp)
   13eac:	00c001c4 	movi	r3,7
   13eb0:	1901dd0e 	bge	r3,r4,14628 <___vfiprintf_internal_r+0xd88>
   13eb4:	1002401e 	bne	r2,zero,147b8 <___vfiprintf_internal_r+0xf18>
   13eb8:	d8001b15 	stw	zero,108(sp)
   13ebc:	a2c0010c 	andi	r11,r20,4
   13ec0:	58000226 	beq	r11,zero,13ecc <___vfiprintf_internal_r+0x62c>
   13ec4:	8ca7c83a 	sub	r19,r17,r18
   13ec8:	04c2f216 	blt	zero,r19,14a94 <___vfiprintf_internal_r+0x11f4>
   13ecc:	8c80010e 	bge	r17,r18,13ed4 <___vfiprintf_internal_r+0x634>
   13ed0:	9023883a 	mov	r17,r18
   13ed4:	da802317 	ldw	r10,140(sp)
   13ed8:	5455883a 	add	r10,r10,r17
   13edc:	da802315 	stw	r10,140(sp)
   13ee0:	d8001b15 	stw	zero,108(sp)
   13ee4:	d811883a 	mov	r8,sp
   13ee8:	003ea206 	br	13974 <__alt_data_end+0xf0013974>
   13eec:	a5000814 	ori	r20,r20,32
   13ef0:	80c00007 	ldb	r3,0(r16)
   13ef4:	003ec906 	br	13a1c <__alt_data_end+0xf0013a1c>
   13ef8:	80c00007 	ldb	r3,0(r16)
   13efc:	1b030926 	beq	r3,r12,14b24 <___vfiprintf_internal_r+0x1284>
   13f00:	a5000414 	ori	r20,r20,16
   13f04:	003ec506 	br	13a1c <__alt_data_end+0xf0013a1c>
   13f08:	21003fcc 	andi	r4,r4,255
   13f0c:	20035e1e 	bne	r4,zero,14c88 <___vfiprintf_internal_r+0x13e8>
   13f10:	a080080c 	andi	r2,r20,32
   13f14:	1002a526 	beq	r2,zero,149ac <___vfiprintf_internal_r+0x110c>
   13f18:	da802217 	ldw	r10,136(sp)
   13f1c:	50800017 	ldw	r2,0(r10)
   13f20:	da802317 	ldw	r10,140(sp)
   13f24:	5007d7fa 	srai	r3,r10,31
   13f28:	da802217 	ldw	r10,136(sp)
   13f2c:	10c00115 	stw	r3,4(r2)
   13f30:	52800104 	addi	r10,r10,4
   13f34:	da802215 	stw	r10,136(sp)
   13f38:	da802317 	ldw	r10,140(sp)
   13f3c:	12800015 	stw	r10,0(r2)
   13f40:	003e8c06 	br	13974 <__alt_data_end+0xf0013974>
   13f44:	21003fcc 	andi	r4,r4,255
   13f48:	2003511e 	bne	r4,zero,14c90 <___vfiprintf_internal_r+0x13f0>
   13f4c:	a080080c 	andi	r2,r20,32
   13f50:	1000a126 	beq	r2,zero,141d8 <___vfiprintf_internal_r+0x938>
   13f54:	da802217 	ldw	r10,136(sp)
   13f58:	d8001d85 	stb	zero,118(sp)
   13f5c:	50800204 	addi	r2,r10,8
   13f60:	54800017 	ldw	r18,0(r10)
   13f64:	54c00117 	ldw	r19,4(r10)
   13f68:	4802b416 	blt	r9,zero,14a3c <___vfiprintf_internal_r+0x119c>
   13f6c:	013fdfc4 	movi	r4,-129
   13f70:	94c6b03a 	or	r3,r18,r19
   13f74:	d8802215 	stw	r2,136(sp)
   13f78:	a128703a 	and	r20,r20,r4
   13f7c:	1800a226 	beq	r3,zero,14208 <___vfiprintf_internal_r+0x968>
   13f80:	0039883a 	mov	fp,zero
   13f84:	dd401a04 	addi	r21,sp,104
   13f88:	9006d0fa 	srli	r3,r18,3
   13f8c:	9808977a 	slli	r4,r19,29
   13f90:	9826d0fa 	srli	r19,r19,3
   13f94:	948001cc 	andi	r18,r18,7
   13f98:	90800c04 	addi	r2,r18,48
   13f9c:	ad7fffc4 	addi	r21,r21,-1
   13fa0:	20e4b03a 	or	r18,r4,r3
   13fa4:	a8800005 	stb	r2,0(r21)
   13fa8:	94c6b03a 	or	r3,r18,r19
   13fac:	183ff61e 	bne	r3,zero,13f88 <__alt_data_end+0xf0013f88>
   13fb0:	a0c0004c 	andi	r3,r20,1
   13fb4:	18005926 	beq	r3,zero,1411c <___vfiprintf_internal_r+0x87c>
   13fb8:	10803fcc 	andi	r2,r2,255
   13fbc:	1080201c 	xori	r2,r2,128
   13fc0:	10bfe004 	addi	r2,r2,-128
   13fc4:	00c00c04 	movi	r3,48
   13fc8:	10c05426 	beq	r2,r3,1411c <___vfiprintf_internal_r+0x87c>
   13fcc:	da801e17 	ldw	r10,120(sp)
   13fd0:	a8bfffc4 	addi	r2,r21,-1
   13fd4:	a8ffffc5 	stb	r3,-1(r21)
   13fd8:	50a7c83a 	sub	r19,r10,r2
   13fdc:	102b883a 	mov	r21,r2
   13fe0:	003f2f06 	br	13ca0 <__alt_data_end+0xf0013ca0>
   13fe4:	21003fcc 	andi	r4,r4,255
   13fe8:	2003421e 	bne	r4,zero,14cf4 <___vfiprintf_internal_r+0x1454>
   13fec:	00820034 	movhi	r2,2048
   13ff0:	10810c04 	addi	r2,r2,1072
   13ff4:	d8802615 	stw	r2,152(sp)
   13ff8:	a080080c 	andi	r2,r20,32
   13ffc:	1000aa26 	beq	r2,zero,142a8 <___vfiprintf_internal_r+0xa08>
   14000:	da802217 	ldw	r10,136(sp)
   14004:	54800017 	ldw	r18,0(r10)
   14008:	54c00117 	ldw	r19,4(r10)
   1400c:	52800204 	addi	r10,r10,8
   14010:	da802215 	stw	r10,136(sp)
   14014:	a080004c 	andi	r2,r20,1
   14018:	1001d226 	beq	r2,zero,14764 <___vfiprintf_internal_r+0xec4>
   1401c:	94c4b03a 	or	r2,r18,r19
   14020:	1002351e 	bne	r2,zero,148f8 <___vfiprintf_internal_r+0x1058>
   14024:	d8001d85 	stb	zero,118(sp)
   14028:	48022216 	blt	r9,zero,148b4 <___vfiprintf_internal_r+0x1014>
   1402c:	00bfdfc4 	movi	r2,-129
   14030:	a0a8703a 	and	r20,r20,r2
   14034:	003f1506 	br	13c8c <__alt_data_end+0xf0013c8c>
   14038:	da802217 	ldw	r10,136(sp)
   1403c:	04800044 	movi	r18,1
   14040:	d8001d85 	stb	zero,118(sp)
   14044:	50800017 	ldw	r2,0(r10)
   14048:	52800104 	addi	r10,r10,4
   1404c:	da802215 	stw	r10,136(sp)
   14050:	d8801005 	stb	r2,64(sp)
   14054:	9027883a 	mov	r19,r18
   14058:	dd401004 	addi	r21,sp,64
   1405c:	0013883a 	mov	r9,zero
   14060:	003f1706 	br	13cc0 <__alt_data_end+0xf0013cc0>
   14064:	21003fcc 	andi	r4,r4,255
   14068:	2003201e 	bne	r4,zero,14cec <___vfiprintf_internal_r+0x144c>
   1406c:	a080080c 	andi	r2,r20,32
   14070:	10004b26 	beq	r2,zero,141a0 <___vfiprintf_internal_r+0x900>
   14074:	da802217 	ldw	r10,136(sp)
   14078:	50800117 	ldw	r2,4(r10)
   1407c:	54800017 	ldw	r18,0(r10)
   14080:	52800204 	addi	r10,r10,8
   14084:	da802215 	stw	r10,136(sp)
   14088:	1027883a 	mov	r19,r2
   1408c:	10022c16 	blt	r2,zero,14940 <___vfiprintf_internal_r+0x10a0>
   14090:	df001d83 	ldbu	fp,118(sp)
   14094:	48007216 	blt	r9,zero,14260 <___vfiprintf_internal_r+0x9c0>
   14098:	00ffdfc4 	movi	r3,-129
   1409c:	94c4b03a 	or	r2,r18,r19
   140a0:	a0e8703a 	and	r20,r20,r3
   140a4:	1000cc26 	beq	r2,zero,143d8 <___vfiprintf_internal_r+0xb38>
   140a8:	98021026 	beq	r19,zero,148ec <___vfiprintf_internal_r+0x104c>
   140ac:	dc402415 	stw	r17,144(sp)
   140b0:	dc002515 	stw	r16,148(sp)
   140b4:	9823883a 	mov	r17,r19
   140b8:	9021883a 	mov	r16,r18
   140bc:	dd401a04 	addi	r21,sp,104
   140c0:	4825883a 	mov	r18,r9
   140c4:	4027883a 	mov	r19,r8
   140c8:	8009883a 	mov	r4,r16
   140cc:	880b883a 	mov	r5,r17
   140d0:	01800284 	movi	r6,10
   140d4:	000f883a 	mov	r7,zero
   140d8:	0015ce00 	call	15ce0 <__umoddi3>
   140dc:	10800c04 	addi	r2,r2,48
   140e0:	ad7fffc4 	addi	r21,r21,-1
   140e4:	8009883a 	mov	r4,r16
   140e8:	880b883a 	mov	r5,r17
   140ec:	a8800005 	stb	r2,0(r21)
   140f0:	01800284 	movi	r6,10
   140f4:	000f883a 	mov	r7,zero
   140f8:	00157680 	call	15768 <__udivdi3>
   140fc:	1021883a 	mov	r16,r2
   14100:	10c4b03a 	or	r2,r2,r3
   14104:	1823883a 	mov	r17,r3
   14108:	103fef1e 	bne	r2,zero,140c8 <__alt_data_end+0xf00140c8>
   1410c:	dc402417 	ldw	r17,144(sp)
   14110:	dc002517 	ldw	r16,148(sp)
   14114:	9013883a 	mov	r9,r18
   14118:	9811883a 	mov	r8,r19
   1411c:	da801e17 	ldw	r10,120(sp)
   14120:	5567c83a 	sub	r19,r10,r21
   14124:	003ede06 	br	13ca0 <__alt_data_end+0xf0013ca0>
   14128:	38803fcc 	andi	r2,r7,255
   1412c:	1080201c 	xori	r2,r2,128
   14130:	10bfe004 	addi	r2,r2,-128
   14134:	1002371e 	bne	r2,zero,14a14 <___vfiprintf_internal_r+0x1174>
   14138:	01000044 	movi	r4,1
   1413c:	01c00804 	movi	r7,32
   14140:	80c00007 	ldb	r3,0(r16)
   14144:	003e3506 	br	13a1c <__alt_data_end+0xf0013a1c>
   14148:	a5000054 	ori	r20,r20,1
   1414c:	80c00007 	ldb	r3,0(r16)
   14150:	003e3206 	br	13a1c <__alt_data_end+0xf0013a1c>
   14154:	a5002014 	ori	r20,r20,128
   14158:	80c00007 	ldb	r3,0(r16)
   1415c:	003e2f06 	br	13a1c <__alt_data_end+0xf0013a1c>
   14160:	8015883a 	mov	r10,r16
   14164:	0023883a 	mov	r17,zero
   14168:	18bff404 	addi	r2,r3,-48
   1416c:	50c00007 	ldb	r3,0(r10)
   14170:	8c4002a4 	muli	r17,r17,10
   14174:	84000044 	addi	r16,r16,1
   14178:	8015883a 	mov	r10,r16
   1417c:	1463883a 	add	r17,r2,r17
   14180:	18bff404 	addi	r2,r3,-48
   14184:	30bff92e 	bgeu	r6,r2,1416c <__alt_data_end+0xf001416c>
   14188:	003e2506 	br	13a20 <__alt_data_end+0xf0013a20>
   1418c:	21003fcc 	andi	r4,r4,255
   14190:	2002d41e 	bne	r4,zero,14ce4 <___vfiprintf_internal_r+0x1444>
   14194:	a5000414 	ori	r20,r20,16
   14198:	a080080c 	andi	r2,r20,32
   1419c:	103fb51e 	bne	r2,zero,14074 <__alt_data_end+0xf0014074>
   141a0:	a080040c 	andi	r2,r20,16
   141a4:	1001f826 	beq	r2,zero,14988 <___vfiprintf_internal_r+0x10e8>
   141a8:	da802217 	ldw	r10,136(sp)
   141ac:	54800017 	ldw	r18,0(r10)
   141b0:	52800104 	addi	r10,r10,4
   141b4:	da802215 	stw	r10,136(sp)
   141b8:	9027d7fa 	srai	r19,r18,31
   141bc:	9805883a 	mov	r2,r19
   141c0:	003fb206 	br	1408c <__alt_data_end+0xf001408c>
   141c4:	21003fcc 	andi	r4,r4,255
   141c8:	2002c41e 	bne	r4,zero,14cdc <___vfiprintf_internal_r+0x143c>
   141cc:	a5000414 	ori	r20,r20,16
   141d0:	a080080c 	andi	r2,r20,32
   141d4:	103f5f1e 	bne	r2,zero,13f54 <__alt_data_end+0xf0013f54>
   141d8:	a080040c 	andi	r2,r20,16
   141dc:	10020f26 	beq	r2,zero,14a1c <___vfiprintf_internal_r+0x117c>
   141e0:	da802217 	ldw	r10,136(sp)
   141e4:	d8001d85 	stb	zero,118(sp)
   141e8:	0027883a 	mov	r19,zero
   141ec:	50800104 	addi	r2,r10,4
   141f0:	54800017 	ldw	r18,0(r10)
   141f4:	48021116 	blt	r9,zero,14a3c <___vfiprintf_internal_r+0x119c>
   141f8:	00ffdfc4 	movi	r3,-129
   141fc:	d8802215 	stw	r2,136(sp)
   14200:	a0e8703a 	and	r20,r20,r3
   14204:	903f5e1e 	bne	r18,zero,13f80 <__alt_data_end+0xf0013f80>
   14208:	0039883a 	mov	fp,zero
   1420c:	4802a626 	beq	r9,zero,14ca8 <___vfiprintf_internal_r+0x1408>
   14210:	0025883a 	mov	r18,zero
   14214:	0027883a 	mov	r19,zero
   14218:	003f5a06 	br	13f84 <__alt_data_end+0xf0013f84>
   1421c:	21003fcc 	andi	r4,r4,255
   14220:	20029f1e 	bne	r4,zero,14ca0 <___vfiprintf_internal_r+0x1400>
   14224:	a5000414 	ori	r20,r20,16
   14228:	a080080c 	andi	r2,r20,32
   1422c:	10005e1e 	bne	r2,zero,143a8 <___vfiprintf_internal_r+0xb08>
   14230:	a080040c 	andi	r2,r20,16
   14234:	1001a21e 	bne	r2,zero,148c0 <___vfiprintf_internal_r+0x1020>
   14238:	a080100c 	andi	r2,r20,64
   1423c:	d8001d85 	stb	zero,118(sp)
   14240:	da802217 	ldw	r10,136(sp)
   14244:	1002231e 	bne	r2,zero,14ad4 <___vfiprintf_internal_r+0x1234>
   14248:	50800104 	addi	r2,r10,4
   1424c:	54800017 	ldw	r18,0(r10)
   14250:	0027883a 	mov	r19,zero
   14254:	4801a00e 	bge	r9,zero,148d8 <___vfiprintf_internal_r+0x1038>
   14258:	d8802215 	stw	r2,136(sp)
   1425c:	0039883a 	mov	fp,zero
   14260:	94c4b03a 	or	r2,r18,r19
   14264:	103f901e 	bne	r2,zero,140a8 <__alt_data_end+0xf00140a8>
   14268:	00800044 	movi	r2,1
   1426c:	10803fcc 	andi	r2,r2,255
   14270:	00c00044 	movi	r3,1
   14274:	10c05926 	beq	r2,r3,143dc <___vfiprintf_internal_r+0xb3c>
   14278:	00c00084 	movi	r3,2
   1427c:	10ffe41e 	bne	r2,r3,14210 <__alt_data_end+0xf0014210>
   14280:	0025883a 	mov	r18,zero
   14284:	0027883a 	mov	r19,zero
   14288:	00013d06 	br	14780 <___vfiprintf_internal_r+0xee0>
   1428c:	21003fcc 	andi	r4,r4,255
   14290:	2002811e 	bne	r4,zero,14c98 <___vfiprintf_internal_r+0x13f8>
   14294:	00820034 	movhi	r2,2048
   14298:	10810704 	addi	r2,r2,1052
   1429c:	d8802615 	stw	r2,152(sp)
   142a0:	a080080c 	andi	r2,r20,32
   142a4:	103f561e 	bne	r2,zero,14000 <__alt_data_end+0xf0014000>
   142a8:	a080040c 	andi	r2,r20,16
   142ac:	1001d126 	beq	r2,zero,149f4 <___vfiprintf_internal_r+0x1154>
   142b0:	da802217 	ldw	r10,136(sp)
   142b4:	0027883a 	mov	r19,zero
   142b8:	54800017 	ldw	r18,0(r10)
   142bc:	52800104 	addi	r10,r10,4
   142c0:	da802215 	stw	r10,136(sp)
   142c4:	003f5306 	br	14014 <__alt_data_end+0xf0014014>
   142c8:	da802217 	ldw	r10,136(sp)
   142cc:	d8001d85 	stb	zero,118(sp)
   142d0:	55400017 	ldw	r21,0(r10)
   142d4:	50c00104 	addi	r3,r10,4
   142d8:	a8024226 	beq	r21,zero,14be4 <___vfiprintf_internal_r+0x1344>
   142dc:	48021816 	blt	r9,zero,14b40 <___vfiprintf_internal_r+0x12a0>
   142e0:	480d883a 	mov	r6,r9
   142e4:	000b883a 	mov	r5,zero
   142e8:	a809883a 	mov	r4,r21
   142ec:	d8c02a15 	stw	r3,168(sp)
   142f0:	da002b15 	stw	r8,172(sp)
   142f4:	da402c15 	stw	r9,176(sp)
   142f8:	00109000 	call	10900 <memchr>
   142fc:	d8c02a17 	ldw	r3,168(sp)
   14300:	da002b17 	ldw	r8,172(sp)
   14304:	da402c17 	ldw	r9,176(sp)
   14308:	10024826 	beq	r2,zero,14c2c <___vfiprintf_internal_r+0x138c>
   1430c:	1567c83a 	sub	r19,r2,r21
   14310:	df001d83 	ldbu	fp,118(sp)
   14314:	d8c02215 	stw	r3,136(sp)
   14318:	0013883a 	mov	r9,zero
   1431c:	003e6006 	br	13ca0 <__alt_data_end+0xf0013ca0>
   14320:	21003fcc 	andi	r4,r4,255
   14324:	203fc026 	beq	r4,zero,14228 <__alt_data_end+0xf0014228>
   14328:	d9c01d85 	stb	r7,118(sp)
   1432c:	003fbe06 	br	14228 <__alt_data_end+0xf0014228>
   14330:	da802217 	ldw	r10,136(sp)
   14334:	54400017 	ldw	r17,0(r10)
   14338:	50800104 	addi	r2,r10,4
   1433c:	883e3b16 	blt	r17,zero,13c2c <__alt_data_end+0xf0013c2c>
   14340:	d8802215 	stw	r2,136(sp)
   14344:	80c00007 	ldb	r3,0(r16)
   14348:	003db406 	br	13a1c <__alt_data_end+0xf0013a1c>
   1434c:	01000044 	movi	r4,1
   14350:	01c00ac4 	movi	r7,43
   14354:	80c00007 	ldb	r3,0(r16)
   14358:	003db006 	br	13a1c <__alt_data_end+0xf0013a1c>
   1435c:	80c00007 	ldb	r3,0(r16)
   14360:	82800044 	addi	r10,r16,1
   14364:	1b423c26 	beq	r3,r13,14c58 <___vfiprintf_internal_r+0x13b8>
   14368:	18bff404 	addi	r2,r3,-48
   1436c:	0013883a 	mov	r9,zero
   14370:	30822b36 	bltu	r6,r2,14c20 <___vfiprintf_internal_r+0x1380>
   14374:	50c00007 	ldb	r3,0(r10)
   14378:	4a4002a4 	muli	r9,r9,10
   1437c:	54000044 	addi	r16,r10,1
   14380:	8015883a 	mov	r10,r16
   14384:	4893883a 	add	r9,r9,r2
   14388:	18bff404 	addi	r2,r3,-48
   1438c:	30bff92e 	bgeu	r6,r2,14374 <__alt_data_end+0xf0014374>
   14390:	483da30e 	bge	r9,zero,13a20 <__alt_data_end+0xf0013a20>
   14394:	027fffc4 	movi	r9,-1
   14398:	003da106 	br	13a20 <__alt_data_end+0xf0013a20>
   1439c:	a5001014 	ori	r20,r20,64
   143a0:	80c00007 	ldb	r3,0(r16)
   143a4:	003d9d06 	br	13a1c <__alt_data_end+0xf0013a1c>
   143a8:	da802217 	ldw	r10,136(sp)
   143ac:	d8001d85 	stb	zero,118(sp)
   143b0:	50c00204 	addi	r3,r10,8
   143b4:	54800017 	ldw	r18,0(r10)
   143b8:	54c00117 	ldw	r19,4(r10)
   143bc:	4801ca16 	blt	r9,zero,14ae8 <___vfiprintf_internal_r+0x1248>
   143c0:	013fdfc4 	movi	r4,-129
   143c4:	94c4b03a 	or	r2,r18,r19
   143c8:	d8c02215 	stw	r3,136(sp)
   143cc:	a128703a 	and	r20,r20,r4
   143d0:	0039883a 	mov	fp,zero
   143d4:	103f341e 	bne	r2,zero,140a8 <__alt_data_end+0xf00140a8>
   143d8:	483e2e26 	beq	r9,zero,13c94 <__alt_data_end+0xf0013c94>
   143dc:	0025883a 	mov	r18,zero
   143e0:	94800c04 	addi	r18,r18,48
   143e4:	dc8019c5 	stb	r18,103(sp)
   143e8:	dcc02717 	ldw	r19,156(sp)
   143ec:	dd4019c4 	addi	r21,sp,103
   143f0:	003e2b06 	br	13ca0 <__alt_data_end+0xf0013ca0>
   143f4:	21003fcc 	andi	r4,r4,255
   143f8:	2002361e 	bne	r4,zero,14cd4 <___vfiprintf_internal_r+0x1434>
   143fc:	1801c126 	beq	r3,zero,14b04 <___vfiprintf_internal_r+0x1264>
   14400:	04800044 	movi	r18,1
   14404:	d8c01005 	stb	r3,64(sp)
   14408:	d8001d85 	stb	zero,118(sp)
   1440c:	9027883a 	mov	r19,r18
   14410:	dd401004 	addi	r21,sp,64
   14414:	003f1106 	br	1405c <__alt_data_end+0xf001405c>
   14418:	d9402117 	ldw	r5,132(sp)
   1441c:	d9002017 	ldw	r4,128(sp)
   14420:	d9801a04 	addi	r6,sp,104
   14424:	d9c02b15 	stw	r7,172(sp)
   14428:	dbc02a15 	stw	r15,168(sp)
   1442c:	001378c0 	call	1378c <__sprint_r.part.0>
   14430:	d9c02b17 	ldw	r7,172(sp)
   14434:	dbc02a17 	ldw	r15,168(sp)
   14438:	10006d1e 	bne	r2,zero,145f0 <___vfiprintf_internal_r+0xd50>
   1443c:	d9801b17 	ldw	r6,108(sp)
   14440:	d8801c17 	ldw	r2,112(sp)
   14444:	d811883a 	mov	r8,sp
   14448:	31400044 	addi	r5,r6,1
   1444c:	003e3306 	br	13d1c <__alt_data_end+0xf0013d1c>
   14450:	d9401b17 	ldw	r5,108(sp)
   14454:	d8801c17 	ldw	r2,112(sp)
   14458:	29000044 	addi	r4,r5,1
   1445c:	d8c01d87 	ldb	r3,118(sp)
   14460:	183e4d26 	beq	r3,zero,13d98 <__alt_data_end+0xf0013d98>
   14464:	00c00044 	movi	r3,1
   14468:	d9401d84 	addi	r5,sp,118
   1446c:	10c5883a 	add	r2,r2,r3
   14470:	41400015 	stw	r5,0(r8)
   14474:	40c00115 	stw	r3,4(r8)
   14478:	d8801c15 	stw	r2,112(sp)
   1447c:	d9001b15 	stw	r4,108(sp)
   14480:	014001c4 	movi	r5,7
   14484:	2900a90e 	bge	r5,r4,1472c <___vfiprintf_internal_r+0xe8c>
   14488:	1000da1e 	bne	r2,zero,147f4 <___vfiprintf_internal_r+0xf54>
   1448c:	7000ab1e 	bne	r14,zero,1473c <___vfiprintf_internal_r+0xe9c>
   14490:	000b883a 	mov	r5,zero
   14494:	1809883a 	mov	r4,r3
   14498:	d811883a 	mov	r8,sp
   1449c:	00c02004 	movi	r3,128
   144a0:	e0fe4d26 	beq	fp,r3,13dd8 <__alt_data_end+0xf0013dd8>
   144a4:	4cf9c83a 	sub	fp,r9,r19
   144a8:	073e7b0e 	bge	zero,fp,13e98 <__alt_data_end+0xf0013e98>
   144ac:	01c00404 	movi	r7,16
   144b0:	3f01900e 	bge	r7,fp,14af4 <___vfiprintf_internal_r+0x1254>
   144b4:	00c20034 	movhi	r3,2048
   144b8:	18c17d04 	addi	r3,r3,1524
   144bc:	d8c02415 	stw	r3,144(sp)
   144c0:	034001c4 	movi	r13,7
   144c4:	00000506 	br	144dc <___vfiprintf_internal_r+0xc3c>
   144c8:	29000084 	addi	r4,r5,2
   144cc:	42000204 	addi	r8,r8,8
   144d0:	180b883a 	mov	r5,r3
   144d4:	e73ffc04 	addi	fp,fp,-16
   144d8:	3f000d0e 	bge	r7,fp,14510 <___vfiprintf_internal_r+0xc70>
   144dc:	10800404 	addi	r2,r2,16
   144e0:	28c00044 	addi	r3,r5,1
   144e4:	45c00015 	stw	r23,0(r8)
   144e8:	41c00115 	stw	r7,4(r8)
   144ec:	d8801c15 	stw	r2,112(sp)
   144f0:	d8c01b15 	stw	r3,108(sp)
   144f4:	68fff40e 	bge	r13,r3,144c8 <__alt_data_end+0xf00144c8>
   144f8:	1000101e 	bne	r2,zero,1453c <___vfiprintf_internal_r+0xc9c>
   144fc:	e73ffc04 	addi	fp,fp,-16
   14500:	01000044 	movi	r4,1
   14504:	000b883a 	mov	r5,zero
   14508:	d811883a 	mov	r8,sp
   1450c:	3f3ff316 	blt	r7,fp,144dc <__alt_data_end+0xf00144dc>
   14510:	da802417 	ldw	r10,144(sp)
   14514:	1705883a 	add	r2,r2,fp
   14518:	47000115 	stw	fp,4(r8)
   1451c:	42800015 	stw	r10,0(r8)
   14520:	d8801c15 	stw	r2,112(sp)
   14524:	d9001b15 	stw	r4,108(sp)
   14528:	00c001c4 	movi	r3,7
   1452c:	19003616 	blt	r3,r4,14608 <___vfiprintf_internal_r+0xd68>
   14530:	42000204 	addi	r8,r8,8
   14534:	21000044 	addi	r4,r4,1
   14538:	003e5706 	br	13e98 <__alt_data_end+0xf0013e98>
   1453c:	d9402117 	ldw	r5,132(sp)
   14540:	d9002017 	ldw	r4,128(sp)
   14544:	d9801a04 	addi	r6,sp,104
   14548:	d9c02b15 	stw	r7,172(sp)
   1454c:	db402a15 	stw	r13,168(sp)
   14550:	001378c0 	call	1378c <__sprint_r.part.0>
   14554:	d9c02b17 	ldw	r7,172(sp)
   14558:	db402a17 	ldw	r13,168(sp)
   1455c:	1000241e 	bne	r2,zero,145f0 <___vfiprintf_internal_r+0xd50>
   14560:	d9401b17 	ldw	r5,108(sp)
   14564:	d8801c17 	ldw	r2,112(sp)
   14568:	d811883a 	mov	r8,sp
   1456c:	29000044 	addi	r4,r5,1
   14570:	003fd806 	br	144d4 <__alt_data_end+0xf00144d4>
   14574:	d9401b17 	ldw	r5,108(sp)
   14578:	00c20034 	movhi	r3,2048
   1457c:	18c18104 	addi	r3,r3,1540
   14580:	d8c02415 	stw	r3,144(sp)
   14584:	29400044 	addi	r5,r5,1
   14588:	d8c02417 	ldw	r3,144(sp)
   1458c:	14c5883a 	add	r2,r2,r19
   14590:	44c00115 	stw	r19,4(r8)
   14594:	40c00015 	stw	r3,0(r8)
   14598:	d8801c15 	stw	r2,112(sp)
   1459c:	d9401b15 	stw	r5,108(sp)
   145a0:	00c001c4 	movi	r3,7
   145a4:	1940070e 	bge	r3,r5,145c4 <___vfiprintf_internal_r+0xd24>
   145a8:	103e4826 	beq	r2,zero,13ecc <__alt_data_end+0xf0013ecc>
   145ac:	d9402117 	ldw	r5,132(sp)
   145b0:	d9002017 	ldw	r4,128(sp)
   145b4:	d9801a04 	addi	r6,sp,104
   145b8:	001378c0 	call	1378c <__sprint_r.part.0>
   145bc:	10000c1e 	bne	r2,zero,145f0 <___vfiprintf_internal_r+0xd50>
   145c0:	d8801c17 	ldw	r2,112(sp)
   145c4:	8c80010e 	bge	r17,r18,145cc <___vfiprintf_internal_r+0xd2c>
   145c8:	9023883a 	mov	r17,r18
   145cc:	da802317 	ldw	r10,140(sp)
   145d0:	5455883a 	add	r10,r10,r17
   145d4:	da802315 	stw	r10,140(sp)
   145d8:	103e4126 	beq	r2,zero,13ee0 <__alt_data_end+0xf0013ee0>
   145dc:	d9402117 	ldw	r5,132(sp)
   145e0:	d9002017 	ldw	r4,128(sp)
   145e4:	d9801a04 	addi	r6,sp,104
   145e8:	001378c0 	call	1378c <__sprint_r.part.0>
   145ec:	103e3c26 	beq	r2,zero,13ee0 <__alt_data_end+0xf0013ee0>
   145f0:	dd002117 	ldw	r20,132(sp)
   145f4:	a080030b 	ldhu	r2,12(r20)
   145f8:	1080100c 	andi	r2,r2,64
   145fc:	1001231e 	bne	r2,zero,14a8c <___vfiprintf_internal_r+0x11ec>
   14600:	d8802317 	ldw	r2,140(sp)
   14604:	003d7b06 	br	13bf4 <__alt_data_end+0xf0013bf4>
   14608:	1000991e 	bne	r2,zero,14870 <___vfiprintf_internal_r+0xfd0>
   1460c:	00c00044 	movi	r3,1
   14610:	9805883a 	mov	r2,r19
   14614:	dd400015 	stw	r21,0(sp)
   14618:	dcc00115 	stw	r19,4(sp)
   1461c:	dcc01c15 	stw	r19,112(sp)
   14620:	d8c01b15 	stw	r3,108(sp)
   14624:	d811883a 	mov	r8,sp
   14628:	42000204 	addi	r8,r8,8
   1462c:	a2c0010c 	andi	r11,r20,4
   14630:	583fe426 	beq	r11,zero,145c4 <__alt_data_end+0xf00145c4>
   14634:	8ca7c83a 	sub	r19,r17,r18
   14638:	04ffe20e 	bge	zero,r19,145c4 <__alt_data_end+0xf00145c4>
   1463c:	01c00404 	movi	r7,16
   14640:	3cffcc0e 	bge	r7,r19,14574 <__alt_data_end+0xf0014574>
   14644:	02820034 	movhi	r10,2048
   14648:	52818104 	addi	r10,r10,1540
   1464c:	d9001b17 	ldw	r4,108(sp)
   14650:	da802415 	stw	r10,144(sp)
   14654:	382b883a 	mov	r21,r7
   14658:	050001c4 	movi	r20,7
   1465c:	df002017 	ldw	fp,128(sp)
   14660:	00000506 	br	14678 <___vfiprintf_internal_r+0xdd8>
   14664:	21400084 	addi	r5,r4,2
   14668:	42000204 	addi	r8,r8,8
   1466c:	1809883a 	mov	r4,r3
   14670:	9cfffc04 	addi	r19,r19,-16
   14674:	acffc40e 	bge	r21,r19,14588 <__alt_data_end+0xf0014588>
   14678:	10800404 	addi	r2,r2,16
   1467c:	20c00044 	addi	r3,r4,1
   14680:	45800015 	stw	r22,0(r8)
   14684:	45400115 	stw	r21,4(r8)
   14688:	d8801c15 	stw	r2,112(sp)
   1468c:	d8c01b15 	stw	r3,108(sp)
   14690:	a0fff40e 	bge	r20,r3,14664 <__alt_data_end+0xf0014664>
   14694:	1000041e 	bne	r2,zero,146a8 <___vfiprintf_internal_r+0xe08>
   14698:	01400044 	movi	r5,1
   1469c:	0009883a 	mov	r4,zero
   146a0:	d811883a 	mov	r8,sp
   146a4:	003ff206 	br	14670 <__alt_data_end+0xf0014670>
   146a8:	d9402117 	ldw	r5,132(sp)
   146ac:	d9801a04 	addi	r6,sp,104
   146b0:	e009883a 	mov	r4,fp
   146b4:	001378c0 	call	1378c <__sprint_r.part.0>
   146b8:	103fcd1e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   146bc:	d9001b17 	ldw	r4,108(sp)
   146c0:	d8801c17 	ldw	r2,112(sp)
   146c4:	d811883a 	mov	r8,sp
   146c8:	21400044 	addi	r5,r4,1
   146cc:	003fe806 	br	14670 <__alt_data_end+0xf0014670>
   146d0:	d9402117 	ldw	r5,132(sp)
   146d4:	d9002017 	ldw	r4,128(sp)
   146d8:	d9801a04 	addi	r6,sp,104
   146dc:	d9c02b15 	stw	r7,172(sp)
   146e0:	db402a15 	stw	r13,168(sp)
   146e4:	001378c0 	call	1378c <__sprint_r.part.0>
   146e8:	d9c02b17 	ldw	r7,172(sp)
   146ec:	db402a17 	ldw	r13,168(sp)
   146f0:	103fbf1e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   146f4:	d9401b17 	ldw	r5,108(sp)
   146f8:	d8801c17 	ldw	r2,112(sp)
   146fc:	d811883a 	mov	r8,sp
   14700:	29800044 	addi	r6,r5,1
   14704:	003dc406 	br	13e18 <__alt_data_end+0xf0013e18>
   14708:	1000d21e 	bne	r2,zero,14a54 <___vfiprintf_internal_r+0x11b4>
   1470c:	d8c01d87 	ldb	r3,118(sp)
   14710:	18009526 	beq	r3,zero,14968 <___vfiprintf_internal_r+0x10c8>
   14714:	00800044 	movi	r2,1
   14718:	d8c01d84 	addi	r3,sp,118
   1471c:	1009883a 	mov	r4,r2
   14720:	d8c00015 	stw	r3,0(sp)
   14724:	d8800115 	stw	r2,4(sp)
   14728:	d811883a 	mov	r8,sp
   1472c:	200b883a 	mov	r5,r4
   14730:	42000204 	addi	r8,r8,8
   14734:	21000044 	addi	r4,r4,1
   14738:	003d9706 	br	13d98 <__alt_data_end+0xf0013d98>
   1473c:	d9001d04 	addi	r4,sp,116
   14740:	00800084 	movi	r2,2
   14744:	d9000015 	stw	r4,0(sp)
   14748:	d8800115 	stw	r2,4(sp)
   1474c:	1809883a 	mov	r4,r3
   14750:	d811883a 	mov	r8,sp
   14754:	200b883a 	mov	r5,r4
   14758:	42000204 	addi	r8,r8,8
   1475c:	21000044 	addi	r4,r4,1
   14760:	003f4e06 	br	1449c <__alt_data_end+0xf001449c>
   14764:	d8001d85 	stb	zero,118(sp)
   14768:	48005016 	blt	r9,zero,148ac <___vfiprintf_internal_r+0x100c>
   1476c:	00ffdfc4 	movi	r3,-129
   14770:	94c4b03a 	or	r2,r18,r19
   14774:	a0e8703a 	and	r20,r20,r3
   14778:	103d4426 	beq	r2,zero,13c8c <__alt_data_end+0xf0013c8c>
   1477c:	0039883a 	mov	fp,zero
   14780:	d9002617 	ldw	r4,152(sp)
   14784:	dd401a04 	addi	r21,sp,104
   14788:	908003cc 	andi	r2,r18,15
   1478c:	9806973a 	slli	r3,r19,28
   14790:	2085883a 	add	r2,r4,r2
   14794:	9024d13a 	srli	r18,r18,4
   14798:	10800003 	ldbu	r2,0(r2)
   1479c:	9826d13a 	srli	r19,r19,4
   147a0:	ad7fffc4 	addi	r21,r21,-1
   147a4:	1ca4b03a 	or	r18,r3,r18
   147a8:	a8800005 	stb	r2,0(r21)
   147ac:	94c4b03a 	or	r2,r18,r19
   147b0:	103ff51e 	bne	r2,zero,14788 <__alt_data_end+0xf0014788>
   147b4:	003e5906 	br	1411c <__alt_data_end+0xf001411c>
   147b8:	d9402117 	ldw	r5,132(sp)
   147bc:	d9002017 	ldw	r4,128(sp)
   147c0:	d9801a04 	addi	r6,sp,104
   147c4:	001378c0 	call	1378c <__sprint_r.part.0>
   147c8:	103f891e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   147cc:	d8801c17 	ldw	r2,112(sp)
   147d0:	d811883a 	mov	r8,sp
   147d4:	003f9506 	br	1462c <__alt_data_end+0xf001462c>
   147d8:	d9402117 	ldw	r5,132(sp)
   147dc:	d9002017 	ldw	r4,128(sp)
   147e0:	d9801a04 	addi	r6,sp,104
   147e4:	001378c0 	call	1378c <__sprint_r.part.0>
   147e8:	103f811e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   147ec:	d811883a 	mov	r8,sp
   147f0:	003ced06 	br	13ba8 <__alt_data_end+0xf0013ba8>
   147f4:	d9402117 	ldw	r5,132(sp)
   147f8:	d9002017 	ldw	r4,128(sp)
   147fc:	d9801a04 	addi	r6,sp,104
   14800:	da402c15 	stw	r9,176(sp)
   14804:	db802a15 	stw	r14,168(sp)
   14808:	001378c0 	call	1378c <__sprint_r.part.0>
   1480c:	da402c17 	ldw	r9,176(sp)
   14810:	db802a17 	ldw	r14,168(sp)
   14814:	103f761e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   14818:	d9401b17 	ldw	r5,108(sp)
   1481c:	d8801c17 	ldw	r2,112(sp)
   14820:	d811883a 	mov	r8,sp
   14824:	29000044 	addi	r4,r5,1
   14828:	003d5b06 	br	13d98 <__alt_data_end+0xf0013d98>
   1482c:	d9402117 	ldw	r5,132(sp)
   14830:	d9002017 	ldw	r4,128(sp)
   14834:	d9801a04 	addi	r6,sp,104
   14838:	da402c15 	stw	r9,176(sp)
   1483c:	001378c0 	call	1378c <__sprint_r.part.0>
   14840:	da402c17 	ldw	r9,176(sp)
   14844:	103f6a1e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   14848:	d9401b17 	ldw	r5,108(sp)
   1484c:	d8801c17 	ldw	r2,112(sp)
   14850:	d811883a 	mov	r8,sp
   14854:	29000044 	addi	r4,r5,1
   14858:	003f1006 	br	1449c <__alt_data_end+0xf001449c>
   1485c:	1000c31e 	bne	r2,zero,14b6c <___vfiprintf_internal_r+0x12cc>
   14860:	01000044 	movi	r4,1
   14864:	000b883a 	mov	r5,zero
   14868:	d811883a 	mov	r8,sp
   1486c:	003f0d06 	br	144a4 <__alt_data_end+0xf00144a4>
   14870:	d9402117 	ldw	r5,132(sp)
   14874:	d9002017 	ldw	r4,128(sp)
   14878:	d9801a04 	addi	r6,sp,104
   1487c:	001378c0 	call	1378c <__sprint_r.part.0>
   14880:	103f5b1e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   14884:	d9001b17 	ldw	r4,108(sp)
   14888:	d8801c17 	ldw	r2,112(sp)
   1488c:	d811883a 	mov	r8,sp
   14890:	21000044 	addi	r4,r4,1
   14894:	003d8006 	br	13e98 <__alt_data_end+0xf0013e98>
   14898:	01020034 	movhi	r4,2048
   1489c:	21010c04 	addi	r4,r4,1072
   148a0:	d9002615 	stw	r4,152(sp)
   148a4:	d8c02215 	stw	r3,136(sp)
   148a8:	1029883a 	mov	r20,r2
   148ac:	94c4b03a 	or	r2,r18,r19
   148b0:	103fb21e 	bne	r2,zero,1477c <__alt_data_end+0xf001477c>
   148b4:	0039883a 	mov	fp,zero
   148b8:	00800084 	movi	r2,2
   148bc:	003e6b06 	br	1426c <__alt_data_end+0xf001426c>
   148c0:	da802217 	ldw	r10,136(sp)
   148c4:	d8001d85 	stb	zero,118(sp)
   148c8:	0027883a 	mov	r19,zero
   148cc:	50800104 	addi	r2,r10,4
   148d0:	54800017 	ldw	r18,0(r10)
   148d4:	483e6016 	blt	r9,zero,14258 <__alt_data_end+0xf0014258>
   148d8:	00ffdfc4 	movi	r3,-129
   148dc:	d8802215 	stw	r2,136(sp)
   148e0:	a0e8703a 	and	r20,r20,r3
   148e4:	0039883a 	mov	fp,zero
   148e8:	903ebb26 	beq	r18,zero,143d8 <__alt_data_end+0xf00143d8>
   148ec:	00800244 	movi	r2,9
   148f0:	14bdee36 	bltu	r2,r18,140ac <__alt_data_end+0xf00140ac>
   148f4:	003eba06 	br	143e0 <__alt_data_end+0xf00143e0>
   148f8:	00800c04 	movi	r2,48
   148fc:	d8c01d45 	stb	r3,117(sp)
   14900:	d8801d05 	stb	r2,116(sp)
   14904:	d8001d85 	stb	zero,118(sp)
   14908:	a0c00094 	ori	r3,r20,2
   1490c:	4800a916 	blt	r9,zero,14bb4 <___vfiprintf_internal_r+0x1314>
   14910:	00bfdfc4 	movi	r2,-129
   14914:	a096703a 	and	r11,r20,r2
   14918:	5d000094 	ori	r20,r11,2
   1491c:	0039883a 	mov	fp,zero
   14920:	003f9706 	br	14780 <__alt_data_end+0xf0014780>
   14924:	8025883a 	mov	r18,r16
   14928:	003c2e06 	br	139e4 <__alt_data_end+0xf00139e4>
   1492c:	00820034 	movhi	r2,2048
   14930:	10810c04 	addi	r2,r2,1072
   14934:	0039883a 	mov	fp,zero
   14938:	d8802615 	stw	r2,152(sp)
   1493c:	003f9006 	br	14780 <__alt_data_end+0xf0014780>
   14940:	04a5c83a 	sub	r18,zero,r18
   14944:	07000b44 	movi	fp,45
   14948:	9004c03a 	cmpne	r2,r18,zero
   1494c:	04e7c83a 	sub	r19,zero,r19
   14950:	df001d85 	stb	fp,118(sp)
   14954:	98a7c83a 	sub	r19,r19,r2
   14958:	48009f16 	blt	r9,zero,14bd8 <___vfiprintf_internal_r+0x1338>
   1495c:	00bfdfc4 	movi	r2,-129
   14960:	a0a8703a 	and	r20,r20,r2
   14964:	003dd006 	br	140a8 <__alt_data_end+0xf00140a8>
   14968:	70004c26 	beq	r14,zero,14a9c <___vfiprintf_internal_r+0x11fc>
   1496c:	00800084 	movi	r2,2
   14970:	d8c01d04 	addi	r3,sp,116
   14974:	d8c00015 	stw	r3,0(sp)
   14978:	d8800115 	stw	r2,4(sp)
   1497c:	01000044 	movi	r4,1
   14980:	d811883a 	mov	r8,sp
   14984:	003f7306 	br	14754 <__alt_data_end+0xf0014754>
   14988:	a080100c 	andi	r2,r20,64
   1498c:	da802217 	ldw	r10,136(sp)
   14990:	103e0626 	beq	r2,zero,141ac <__alt_data_end+0xf00141ac>
   14994:	5480000f 	ldh	r18,0(r10)
   14998:	52800104 	addi	r10,r10,4
   1499c:	da802215 	stw	r10,136(sp)
   149a0:	9027d7fa 	srai	r19,r18,31
   149a4:	9805883a 	mov	r2,r19
   149a8:	003db806 	br	1408c <__alt_data_end+0xf001408c>
   149ac:	a080040c 	andi	r2,r20,16
   149b0:	1000091e 	bne	r2,zero,149d8 <___vfiprintf_internal_r+0x1138>
   149b4:	a2c0100c 	andi	r11,r20,64
   149b8:	58000726 	beq	r11,zero,149d8 <___vfiprintf_internal_r+0x1138>
   149bc:	da802217 	ldw	r10,136(sp)
   149c0:	50800017 	ldw	r2,0(r10)
   149c4:	52800104 	addi	r10,r10,4
   149c8:	da802215 	stw	r10,136(sp)
   149cc:	da802317 	ldw	r10,140(sp)
   149d0:	1280000d 	sth	r10,0(r2)
   149d4:	003be706 	br	13974 <__alt_data_end+0xf0013974>
   149d8:	da802217 	ldw	r10,136(sp)
   149dc:	50800017 	ldw	r2,0(r10)
   149e0:	52800104 	addi	r10,r10,4
   149e4:	da802215 	stw	r10,136(sp)
   149e8:	da802317 	ldw	r10,140(sp)
   149ec:	12800015 	stw	r10,0(r2)
   149f0:	003be006 	br	13974 <__alt_data_end+0xf0013974>
   149f4:	a080100c 	andi	r2,r20,64
   149f8:	da802217 	ldw	r10,136(sp)
   149fc:	10003026 	beq	r2,zero,14ac0 <___vfiprintf_internal_r+0x1220>
   14a00:	5480000b 	ldhu	r18,0(r10)
   14a04:	52800104 	addi	r10,r10,4
   14a08:	0027883a 	mov	r19,zero
   14a0c:	da802215 	stw	r10,136(sp)
   14a10:	003d8006 	br	14014 <__alt_data_end+0xf0014014>
   14a14:	80c00007 	ldb	r3,0(r16)
   14a18:	003c0006 	br	13a1c <__alt_data_end+0xf0013a1c>
   14a1c:	a080100c 	andi	r2,r20,64
   14a20:	d8001d85 	stb	zero,118(sp)
   14a24:	da802217 	ldw	r10,136(sp)
   14a28:	1000201e 	bne	r2,zero,14aac <___vfiprintf_internal_r+0x120c>
   14a2c:	50800104 	addi	r2,r10,4
   14a30:	54800017 	ldw	r18,0(r10)
   14a34:	0027883a 	mov	r19,zero
   14a38:	483def0e 	bge	r9,zero,141f8 <__alt_data_end+0xf00141f8>
   14a3c:	94c6b03a 	or	r3,r18,r19
   14a40:	d8802215 	stw	r2,136(sp)
   14a44:	183d4e1e 	bne	r3,zero,13f80 <__alt_data_end+0xf0013f80>
   14a48:	0039883a 	mov	fp,zero
   14a4c:	0005883a 	mov	r2,zero
   14a50:	003e0606 	br	1426c <__alt_data_end+0xf001426c>
   14a54:	d9402117 	ldw	r5,132(sp)
   14a58:	d9002017 	ldw	r4,128(sp)
   14a5c:	d9801a04 	addi	r6,sp,104
   14a60:	da402c15 	stw	r9,176(sp)
   14a64:	db802a15 	stw	r14,168(sp)
   14a68:	001378c0 	call	1378c <__sprint_r.part.0>
   14a6c:	da402c17 	ldw	r9,176(sp)
   14a70:	db802a17 	ldw	r14,168(sp)
   14a74:	103ede1e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   14a78:	d9401b17 	ldw	r5,108(sp)
   14a7c:	d8801c17 	ldw	r2,112(sp)
   14a80:	d811883a 	mov	r8,sp
   14a84:	29000044 	addi	r4,r5,1
   14a88:	003e7406 	br	1445c <__alt_data_end+0xf001445c>
   14a8c:	00bfffc4 	movi	r2,-1
   14a90:	003c5806 	br	13bf4 <__alt_data_end+0xf0013bf4>
   14a94:	d811883a 	mov	r8,sp
   14a98:	003ee806 	br	1463c <__alt_data_end+0xf001463c>
   14a9c:	000b883a 	mov	r5,zero
   14aa0:	01000044 	movi	r4,1
   14aa4:	d811883a 	mov	r8,sp
   14aa8:	003e7c06 	br	1449c <__alt_data_end+0xf001449c>
   14aac:	50800104 	addi	r2,r10,4
   14ab0:	5480000b 	ldhu	r18,0(r10)
   14ab4:	0027883a 	mov	r19,zero
   14ab8:	483dcf0e 	bge	r9,zero,141f8 <__alt_data_end+0xf00141f8>
   14abc:	003fdf06 	br	14a3c <__alt_data_end+0xf0014a3c>
   14ac0:	54800017 	ldw	r18,0(r10)
   14ac4:	52800104 	addi	r10,r10,4
   14ac8:	0027883a 	mov	r19,zero
   14acc:	da802215 	stw	r10,136(sp)
   14ad0:	003d5006 	br	14014 <__alt_data_end+0xf0014014>
   14ad4:	50800104 	addi	r2,r10,4
   14ad8:	5480000b 	ldhu	r18,0(r10)
   14adc:	0027883a 	mov	r19,zero
   14ae0:	483f7d0e 	bge	r9,zero,148d8 <__alt_data_end+0xf00148d8>
   14ae4:	003ddc06 	br	14258 <__alt_data_end+0xf0014258>
   14ae8:	d8c02215 	stw	r3,136(sp)
   14aec:	0039883a 	mov	fp,zero
   14af0:	003ddb06 	br	14260 <__alt_data_end+0xf0014260>
   14af4:	02820034 	movhi	r10,2048
   14af8:	52817d04 	addi	r10,r10,1524
   14afc:	da802415 	stw	r10,144(sp)
   14b00:	003e8306 	br	14510 <__alt_data_end+0xf0014510>
   14b04:	d8801c17 	ldw	r2,112(sp)
   14b08:	dd002117 	ldw	r20,132(sp)
   14b0c:	103eb926 	beq	r2,zero,145f4 <__alt_data_end+0xf00145f4>
   14b10:	d9002017 	ldw	r4,128(sp)
   14b14:	d9801a04 	addi	r6,sp,104
   14b18:	a00b883a 	mov	r5,r20
   14b1c:	001378c0 	call	1378c <__sprint_r.part.0>
   14b20:	003eb406 	br	145f4 <__alt_data_end+0xf00145f4>
   14b24:	80c00043 	ldbu	r3,1(r16)
   14b28:	a5000814 	ori	r20,r20,32
   14b2c:	84000044 	addi	r16,r16,1
   14b30:	18c03fcc 	andi	r3,r3,255
   14b34:	18c0201c 	xori	r3,r3,128
   14b38:	18ffe004 	addi	r3,r3,-128
   14b3c:	003bb706 	br	13a1c <__alt_data_end+0xf0013a1c>
   14b40:	a809883a 	mov	r4,r21
   14b44:	d8c02a15 	stw	r3,168(sp)
   14b48:	da002b15 	stw	r8,172(sp)
   14b4c:	0008e800 	call	8e80 <strlen>
   14b50:	d8c02a17 	ldw	r3,168(sp)
   14b54:	1027883a 	mov	r19,r2
   14b58:	df001d83 	ldbu	fp,118(sp)
   14b5c:	d8c02215 	stw	r3,136(sp)
   14b60:	0013883a 	mov	r9,zero
   14b64:	da002b17 	ldw	r8,172(sp)
   14b68:	003c4d06 	br	13ca0 <__alt_data_end+0xf0013ca0>
   14b6c:	d9402117 	ldw	r5,132(sp)
   14b70:	d9002017 	ldw	r4,128(sp)
   14b74:	d9801a04 	addi	r6,sp,104
   14b78:	da402c15 	stw	r9,176(sp)
   14b7c:	001378c0 	call	1378c <__sprint_r.part.0>
   14b80:	da402c17 	ldw	r9,176(sp)
   14b84:	103e9a1e 	bne	r2,zero,145f0 <__alt_data_end+0xf00145f0>
   14b88:	d9401b17 	ldw	r5,108(sp)
   14b8c:	d8801c17 	ldw	r2,112(sp)
   14b90:	d811883a 	mov	r8,sp
   14b94:	29000044 	addi	r4,r5,1
   14b98:	003e4206 	br	144a4 <__alt_data_end+0xf00144a4>
   14b9c:	d9401b17 	ldw	r5,108(sp)
   14ba0:	01020034 	movhi	r4,2048
   14ba4:	21018104 	addi	r4,r4,1540
   14ba8:	d9002415 	stw	r4,144(sp)
   14bac:	29400044 	addi	r5,r5,1
   14bb0:	003c6d06 	br	13d68 <__alt_data_end+0xf0013d68>
   14bb4:	0039883a 	mov	fp,zero
   14bb8:	00800084 	movi	r2,2
   14bbc:	10803fcc 	andi	r2,r2,255
   14bc0:	01000044 	movi	r4,1
   14bc4:	11001e26 	beq	r2,r4,14c40 <___vfiprintf_internal_r+0x13a0>
   14bc8:	01000084 	movi	r4,2
   14bcc:	11001e1e 	bne	r2,r4,14c48 <___vfiprintf_internal_r+0x13a8>
   14bd0:	1829883a 	mov	r20,r3
   14bd4:	003eea06 	br	14780 <__alt_data_end+0xf0014780>
   14bd8:	a007883a 	mov	r3,r20
   14bdc:	00800044 	movi	r2,1
   14be0:	003ff606 	br	14bbc <__alt_data_end+0xf0014bbc>
   14be4:	00800184 	movi	r2,6
   14be8:	1240012e 	bgeu	r2,r9,14bf0 <___vfiprintf_internal_r+0x1350>
   14bec:	1013883a 	mov	r9,r2
   14bf0:	4827883a 	mov	r19,r9
   14bf4:	4825883a 	mov	r18,r9
   14bf8:	48001516 	blt	r9,zero,14c50 <___vfiprintf_internal_r+0x13b0>
   14bfc:	05420034 	movhi	r21,2048
   14c00:	d8c02215 	stw	r3,136(sp)
   14c04:	ad411104 	addi	r21,r21,1092
   14c08:	003d1406 	br	1405c <__alt_data_end+0xf001405c>
   14c0c:	02820034 	movhi	r10,2048
   14c10:	52817d04 	addi	r10,r10,1524
   14c14:	da802415 	stw	r10,144(sp)
   14c18:	200d883a 	mov	r6,r4
   14c1c:	003c9106 	br	13e64 <__alt_data_end+0xf0013e64>
   14c20:	5021883a 	mov	r16,r10
   14c24:	0013883a 	mov	r9,zero
   14c28:	003b7d06 	br	13a20 <__alt_data_end+0xf0013a20>
   14c2c:	4827883a 	mov	r19,r9
   14c30:	df001d83 	ldbu	fp,118(sp)
   14c34:	d8c02215 	stw	r3,136(sp)
   14c38:	0013883a 	mov	r9,zero
   14c3c:	003c1806 	br	13ca0 <__alt_data_end+0xf0013ca0>
   14c40:	1829883a 	mov	r20,r3
   14c44:	003d1806 	br	140a8 <__alt_data_end+0xf00140a8>
   14c48:	1829883a 	mov	r20,r3
   14c4c:	003ccd06 	br	13f84 <__alt_data_end+0xf0013f84>
   14c50:	0025883a 	mov	r18,zero
   14c54:	003fe906 	br	14bfc <__alt_data_end+0xf0014bfc>
   14c58:	d8802217 	ldw	r2,136(sp)
   14c5c:	80c00043 	ldbu	r3,1(r16)
   14c60:	5021883a 	mov	r16,r10
   14c64:	12400017 	ldw	r9,0(r2)
   14c68:	10800104 	addi	r2,r2,4
   14c6c:	d8802215 	stw	r2,136(sp)
   14c70:	483faf0e 	bge	r9,zero,14b30 <__alt_data_end+0xf0014b30>
   14c74:	18c03fcc 	andi	r3,r3,255
   14c78:	18c0201c 	xori	r3,r3,128
   14c7c:	027fffc4 	movi	r9,-1
   14c80:	18ffe004 	addi	r3,r3,-128
   14c84:	003b6506 	br	13a1c <__alt_data_end+0xf0013a1c>
   14c88:	d9c01d85 	stb	r7,118(sp)
   14c8c:	003ca006 	br	13f10 <__alt_data_end+0xf0013f10>
   14c90:	d9c01d85 	stb	r7,118(sp)
   14c94:	003cad06 	br	13f4c <__alt_data_end+0xf0013f4c>
   14c98:	d9c01d85 	stb	r7,118(sp)
   14c9c:	003d7d06 	br	14294 <__alt_data_end+0xf0014294>
   14ca0:	d9c01d85 	stb	r7,118(sp)
   14ca4:	003d5f06 	br	14224 <__alt_data_end+0xf0014224>
   14ca8:	a080004c 	andi	r2,r20,1
   14cac:	0039883a 	mov	fp,zero
   14cb0:	10000526 	beq	r2,zero,14cc8 <___vfiprintf_internal_r+0x1428>
   14cb4:	00800c04 	movi	r2,48
   14cb8:	d88019c5 	stb	r2,103(sp)
   14cbc:	dcc02717 	ldw	r19,156(sp)
   14cc0:	dd4019c4 	addi	r21,sp,103
   14cc4:	003bf606 	br	13ca0 <__alt_data_end+0xf0013ca0>
   14cc8:	0027883a 	mov	r19,zero
   14ccc:	dd401a04 	addi	r21,sp,104
   14cd0:	003bf306 	br	13ca0 <__alt_data_end+0xf0013ca0>
   14cd4:	d9c01d85 	stb	r7,118(sp)
   14cd8:	003dc806 	br	143fc <__alt_data_end+0xf00143fc>
   14cdc:	d9c01d85 	stb	r7,118(sp)
   14ce0:	003d3a06 	br	141cc <__alt_data_end+0xf00141cc>
   14ce4:	d9c01d85 	stb	r7,118(sp)
   14ce8:	003d2a06 	br	14194 <__alt_data_end+0xf0014194>
   14cec:	d9c01d85 	stb	r7,118(sp)
   14cf0:	003cde06 	br	1406c <__alt_data_end+0xf001406c>
   14cf4:	d9c01d85 	stb	r7,118(sp)
   14cf8:	003cbc06 	br	13fec <__alt_data_end+0xf0013fec>

00014cfc <__vfiprintf_internal>:
   14cfc:	00820034 	movhi	r2,2048
   14d00:	1089f404 	addi	r2,r2,10192
   14d04:	300f883a 	mov	r7,r6
   14d08:	280d883a 	mov	r6,r5
   14d0c:	200b883a 	mov	r5,r4
   14d10:	11000017 	ldw	r4,0(r2)
   14d14:	00138a01 	jmpi	138a0 <___vfiprintf_internal_r>

00014d18 <__sbprintf>:
   14d18:	2880030b 	ldhu	r2,12(r5)
   14d1c:	2ac01917 	ldw	r11,100(r5)
   14d20:	2a80038b 	ldhu	r10,14(r5)
   14d24:	2a400717 	ldw	r9,28(r5)
   14d28:	2a000917 	ldw	r8,36(r5)
   14d2c:	defee204 	addi	sp,sp,-1144
   14d30:	00c10004 	movi	r3,1024
   14d34:	dc011a15 	stw	r16,1128(sp)
   14d38:	10bfff4c 	andi	r2,r2,65533
   14d3c:	2821883a 	mov	r16,r5
   14d40:	d8cb883a 	add	r5,sp,r3
   14d44:	dc811c15 	stw	r18,1136(sp)
   14d48:	dc411b15 	stw	r17,1132(sp)
   14d4c:	dfc11d15 	stw	ra,1140(sp)
   14d50:	2025883a 	mov	r18,r4
   14d54:	d881030d 	sth	r2,1036(sp)
   14d58:	dac11915 	stw	r11,1124(sp)
   14d5c:	da81038d 	sth	r10,1038(sp)
   14d60:	da410715 	stw	r9,1052(sp)
   14d64:	da010915 	stw	r8,1060(sp)
   14d68:	dec10015 	stw	sp,1024(sp)
   14d6c:	dec10415 	stw	sp,1040(sp)
   14d70:	d8c10215 	stw	r3,1032(sp)
   14d74:	d8c10515 	stw	r3,1044(sp)
   14d78:	d8010615 	stw	zero,1048(sp)
   14d7c:	00138a00 	call	138a0 <___vfiprintf_internal_r>
   14d80:	1023883a 	mov	r17,r2
   14d84:	10000416 	blt	r2,zero,14d98 <__sbprintf+0x80>
   14d88:	d9410004 	addi	r5,sp,1024
   14d8c:	9009883a 	mov	r4,r18
   14d90:	000efb80 	call	efb8 <_fflush_r>
   14d94:	10000d1e 	bne	r2,zero,14dcc <__sbprintf+0xb4>
   14d98:	d881030b 	ldhu	r2,1036(sp)
   14d9c:	1080100c 	andi	r2,r2,64
   14da0:	10000326 	beq	r2,zero,14db0 <__sbprintf+0x98>
   14da4:	8080030b 	ldhu	r2,12(r16)
   14da8:	10801014 	ori	r2,r2,64
   14dac:	8080030d 	sth	r2,12(r16)
   14db0:	8805883a 	mov	r2,r17
   14db4:	dfc11d17 	ldw	ra,1140(sp)
   14db8:	dc811c17 	ldw	r18,1136(sp)
   14dbc:	dc411b17 	ldw	r17,1132(sp)
   14dc0:	dc011a17 	ldw	r16,1128(sp)
   14dc4:	dec11e04 	addi	sp,sp,1144
   14dc8:	f800283a 	ret
   14dcc:	047fffc4 	movi	r17,-1
   14dd0:	003ff106 	br	14d98 <__alt_data_end+0xf0014d98>

00014dd4 <_write_r>:
   14dd4:	defffd04 	addi	sp,sp,-12
   14dd8:	2805883a 	mov	r2,r5
   14ddc:	dc000015 	stw	r16,0(sp)
   14de0:	04020034 	movhi	r16,2048
   14de4:	dc400115 	stw	r17,4(sp)
   14de8:	300b883a 	mov	r5,r6
   14dec:	840a3904 	addi	r16,r16,10468
   14df0:	2023883a 	mov	r17,r4
   14df4:	380d883a 	mov	r6,r7
   14df8:	1009883a 	mov	r4,r2
   14dfc:	dfc00215 	stw	ra,8(sp)
   14e00:	80000015 	stw	zero,0(r16)
   14e04:	00173540 	call	17354 <write>
   14e08:	00ffffc4 	movi	r3,-1
   14e0c:	10c00526 	beq	r2,r3,14e24 <_write_r+0x50>
   14e10:	dfc00217 	ldw	ra,8(sp)
   14e14:	dc400117 	ldw	r17,4(sp)
   14e18:	dc000017 	ldw	r16,0(sp)
   14e1c:	dec00304 	addi	sp,sp,12
   14e20:	f800283a 	ret
   14e24:	80c00017 	ldw	r3,0(r16)
   14e28:	183ff926 	beq	r3,zero,14e10 <__alt_data_end+0xf0014e10>
   14e2c:	88c00015 	stw	r3,0(r17)
   14e30:	003ff706 	br	14e10 <__alt_data_end+0xf0014e10>

00014e34 <_close_r>:
   14e34:	defffd04 	addi	sp,sp,-12
   14e38:	dc000015 	stw	r16,0(sp)
   14e3c:	04020034 	movhi	r16,2048
   14e40:	dc400115 	stw	r17,4(sp)
   14e44:	840a3904 	addi	r16,r16,10468
   14e48:	2023883a 	mov	r17,r4
   14e4c:	2809883a 	mov	r4,r5
   14e50:	dfc00215 	stw	ra,8(sp)
   14e54:	80000015 	stw	zero,0(r16)
   14e58:	0016c300 	call	16c30 <close>
   14e5c:	00ffffc4 	movi	r3,-1
   14e60:	10c00526 	beq	r2,r3,14e78 <_close_r+0x44>
   14e64:	dfc00217 	ldw	ra,8(sp)
   14e68:	dc400117 	ldw	r17,4(sp)
   14e6c:	dc000017 	ldw	r16,0(sp)
   14e70:	dec00304 	addi	sp,sp,12
   14e74:	f800283a 	ret
   14e78:	80c00017 	ldw	r3,0(r16)
   14e7c:	183ff926 	beq	r3,zero,14e64 <__alt_data_end+0xf0014e64>
   14e80:	88c00015 	stw	r3,0(r17)
   14e84:	003ff706 	br	14e64 <__alt_data_end+0xf0014e64>

00014e88 <_calloc_r>:
   14e88:	298b383a 	mul	r5,r5,r6
   14e8c:	defffe04 	addi	sp,sp,-8
   14e90:	dfc00115 	stw	ra,4(sp)
   14e94:	dc000015 	stw	r16,0(sp)
   14e98:	00100f40 	call	100f4 <_malloc_r>
   14e9c:	10002926 	beq	r2,zero,14f44 <_calloc_r+0xbc>
   14ea0:	11bfff17 	ldw	r6,-4(r2)
   14ea4:	1021883a 	mov	r16,r2
   14ea8:	00bfff04 	movi	r2,-4
   14eac:	308c703a 	and	r6,r6,r2
   14eb0:	00c00904 	movi	r3,36
   14eb4:	308d883a 	add	r6,r6,r2
   14eb8:	19801636 	bltu	r3,r6,14f14 <_calloc_r+0x8c>
   14ebc:	008004c4 	movi	r2,19
   14ec0:	11800b2e 	bgeu	r2,r6,14ef0 <_calloc_r+0x68>
   14ec4:	80000015 	stw	zero,0(r16)
   14ec8:	80000115 	stw	zero,4(r16)
   14ecc:	008006c4 	movi	r2,27
   14ed0:	11801a2e 	bgeu	r2,r6,14f3c <_calloc_r+0xb4>
   14ed4:	80000215 	stw	zero,8(r16)
   14ed8:	80000315 	stw	zero,12(r16)
   14edc:	30c0151e 	bne	r6,r3,14f34 <_calloc_r+0xac>
   14ee0:	80000415 	stw	zero,16(r16)
   14ee4:	80800604 	addi	r2,r16,24
   14ee8:	80000515 	stw	zero,20(r16)
   14eec:	00000106 	br	14ef4 <_calloc_r+0x6c>
   14ef0:	8005883a 	mov	r2,r16
   14ef4:	10000015 	stw	zero,0(r2)
   14ef8:	10000115 	stw	zero,4(r2)
   14efc:	10000215 	stw	zero,8(r2)
   14f00:	8005883a 	mov	r2,r16
   14f04:	dfc00117 	ldw	ra,4(sp)
   14f08:	dc000017 	ldw	r16,0(sp)
   14f0c:	dec00204 	addi	sp,sp,8
   14f10:	f800283a 	ret
   14f14:	000b883a 	mov	r5,zero
   14f18:	8009883a 	mov	r4,r16
   14f1c:	0008ad80 	call	8ad8 <memset>
   14f20:	8005883a 	mov	r2,r16
   14f24:	dfc00117 	ldw	ra,4(sp)
   14f28:	dc000017 	ldw	r16,0(sp)
   14f2c:	dec00204 	addi	sp,sp,8
   14f30:	f800283a 	ret
   14f34:	80800404 	addi	r2,r16,16
   14f38:	003fee06 	br	14ef4 <__alt_data_end+0xf0014ef4>
   14f3c:	80800204 	addi	r2,r16,8
   14f40:	003fec06 	br	14ef4 <__alt_data_end+0xf0014ef4>
   14f44:	0005883a 	mov	r2,zero
   14f48:	003fee06 	br	14f04 <__alt_data_end+0xf0014f04>

00014f4c <_fclose_r>:
   14f4c:	28003926 	beq	r5,zero,15034 <_fclose_r+0xe8>
   14f50:	defffc04 	addi	sp,sp,-16
   14f54:	dc400115 	stw	r17,4(sp)
   14f58:	dc000015 	stw	r16,0(sp)
   14f5c:	dfc00315 	stw	ra,12(sp)
   14f60:	dc800215 	stw	r18,8(sp)
   14f64:	2023883a 	mov	r17,r4
   14f68:	2821883a 	mov	r16,r5
   14f6c:	20000226 	beq	r4,zero,14f78 <_fclose_r+0x2c>
   14f70:	20800e17 	ldw	r2,56(r4)
   14f74:	10002726 	beq	r2,zero,15014 <_fclose_r+0xc8>
   14f78:	8080030f 	ldh	r2,12(r16)
   14f7c:	1000071e 	bne	r2,zero,14f9c <_fclose_r+0x50>
   14f80:	0005883a 	mov	r2,zero
   14f84:	dfc00317 	ldw	ra,12(sp)
   14f88:	dc800217 	ldw	r18,8(sp)
   14f8c:	dc400117 	ldw	r17,4(sp)
   14f90:	dc000017 	ldw	r16,0(sp)
   14f94:	dec00404 	addi	sp,sp,16
   14f98:	f800283a 	ret
   14f9c:	800b883a 	mov	r5,r16
   14fa0:	8809883a 	mov	r4,r17
   14fa4:	000ed9c0 	call	ed9c <__sflush_r>
   14fa8:	1025883a 	mov	r18,r2
   14fac:	80800b17 	ldw	r2,44(r16)
   14fb0:	10000426 	beq	r2,zero,14fc4 <_fclose_r+0x78>
   14fb4:	81400717 	ldw	r5,28(r16)
   14fb8:	8809883a 	mov	r4,r17
   14fbc:	103ee83a 	callr	r2
   14fc0:	10001616 	blt	r2,zero,1501c <_fclose_r+0xd0>
   14fc4:	8080030b 	ldhu	r2,12(r16)
   14fc8:	1080200c 	andi	r2,r2,128
   14fcc:	1000151e 	bne	r2,zero,15024 <_fclose_r+0xd8>
   14fd0:	81400c17 	ldw	r5,48(r16)
   14fd4:	28000526 	beq	r5,zero,14fec <_fclose_r+0xa0>
   14fd8:	80801004 	addi	r2,r16,64
   14fdc:	28800226 	beq	r5,r2,14fe8 <_fclose_r+0x9c>
   14fe0:	8809883a 	mov	r4,r17
   14fe4:	000f5080 	call	f508 <_free_r>
   14fe8:	80000c15 	stw	zero,48(r16)
   14fec:	81401117 	ldw	r5,68(r16)
   14ff0:	28000326 	beq	r5,zero,15000 <_fclose_r+0xb4>
   14ff4:	8809883a 	mov	r4,r17
   14ff8:	000f5080 	call	f508 <_free_r>
   14ffc:	80001115 	stw	zero,68(r16)
   15000:	000f3a40 	call	f3a4 <__sfp_lock_acquire>
   15004:	8000030d 	sth	zero,12(r16)
   15008:	000f3a80 	call	f3a8 <__sfp_lock_release>
   1500c:	9005883a 	mov	r2,r18
   15010:	003fdc06 	br	14f84 <__alt_data_end+0xf0014f84>
   15014:	000f3940 	call	f394 <__sinit>
   15018:	003fd706 	br	14f78 <__alt_data_end+0xf0014f78>
   1501c:	04bfffc4 	movi	r18,-1
   15020:	003fe806 	br	14fc4 <__alt_data_end+0xf0014fc4>
   15024:	81400417 	ldw	r5,16(r16)
   15028:	8809883a 	mov	r4,r17
   1502c:	000f5080 	call	f508 <_free_r>
   15030:	003fe706 	br	14fd0 <__alt_data_end+0xf0014fd0>
   15034:	0005883a 	mov	r2,zero
   15038:	f800283a 	ret

0001503c <fclose>:
   1503c:	00820034 	movhi	r2,2048
   15040:	1089f404 	addi	r2,r2,10192
   15044:	200b883a 	mov	r5,r4
   15048:	11000017 	ldw	r4,0(r2)
   1504c:	0014f4c1 	jmpi	14f4c <_fclose_r>

00015050 <__fputwc>:
   15050:	defff804 	addi	sp,sp,-32
   15054:	dcc00415 	stw	r19,16(sp)
   15058:	dc800315 	stw	r18,12(sp)
   1505c:	dc000115 	stw	r16,4(sp)
   15060:	dfc00715 	stw	ra,28(sp)
   15064:	dd400615 	stw	r21,24(sp)
   15068:	dd000515 	stw	r20,20(sp)
   1506c:	dc400215 	stw	r17,8(sp)
   15070:	2027883a 	mov	r19,r4
   15074:	2825883a 	mov	r18,r5
   15078:	3021883a 	mov	r16,r6
   1507c:	000fee40 	call	fee4 <__locale_mb_cur_max>
   15080:	00c00044 	movi	r3,1
   15084:	10c03e26 	beq	r2,r3,15180 <__fputwc+0x130>
   15088:	81c01704 	addi	r7,r16,92
   1508c:	900d883a 	mov	r6,r18
   15090:	d80b883a 	mov	r5,sp
   15094:	9809883a 	mov	r4,r19
   15098:	00155200 	call	15520 <_wcrtomb_r>
   1509c:	1029883a 	mov	r20,r2
   150a0:	00bfffc4 	movi	r2,-1
   150a4:	a0802026 	beq	r20,r2,15128 <__fputwc+0xd8>
   150a8:	d9400003 	ldbu	r5,0(sp)
   150ac:	a0001c26 	beq	r20,zero,15120 <__fputwc+0xd0>
   150b0:	0023883a 	mov	r17,zero
   150b4:	05400284 	movi	r21,10
   150b8:	00000906 	br	150e0 <__fputwc+0x90>
   150bc:	80800017 	ldw	r2,0(r16)
   150c0:	11400005 	stb	r5,0(r2)
   150c4:	80c00017 	ldw	r3,0(r16)
   150c8:	18c00044 	addi	r3,r3,1
   150cc:	80c00015 	stw	r3,0(r16)
   150d0:	8c400044 	addi	r17,r17,1
   150d4:	dc45883a 	add	r2,sp,r17
   150d8:	8d00112e 	bgeu	r17,r20,15120 <__fputwc+0xd0>
   150dc:	11400003 	ldbu	r5,0(r2)
   150e0:	80c00217 	ldw	r3,8(r16)
   150e4:	18ffffc4 	addi	r3,r3,-1
   150e8:	80c00215 	stw	r3,8(r16)
   150ec:	183ff30e 	bge	r3,zero,150bc <__alt_data_end+0xf00150bc>
   150f0:	80800617 	ldw	r2,24(r16)
   150f4:	18801916 	blt	r3,r2,1515c <__fputwc+0x10c>
   150f8:	80800017 	ldw	r2,0(r16)
   150fc:	11400005 	stb	r5,0(r2)
   15100:	80800017 	ldw	r2,0(r16)
   15104:	10c00003 	ldbu	r3,0(r2)
   15108:	10800044 	addi	r2,r2,1
   1510c:	1d402326 	beq	r3,r21,1519c <__fputwc+0x14c>
   15110:	80800015 	stw	r2,0(r16)
   15114:	8c400044 	addi	r17,r17,1
   15118:	dc45883a 	add	r2,sp,r17
   1511c:	8d3fef36 	bltu	r17,r20,150dc <__alt_data_end+0xf00150dc>
   15120:	9005883a 	mov	r2,r18
   15124:	00000406 	br	15138 <__fputwc+0xe8>
   15128:	80c0030b 	ldhu	r3,12(r16)
   1512c:	a005883a 	mov	r2,r20
   15130:	18c01014 	ori	r3,r3,64
   15134:	80c0030d 	sth	r3,12(r16)
   15138:	dfc00717 	ldw	ra,28(sp)
   1513c:	dd400617 	ldw	r21,24(sp)
   15140:	dd000517 	ldw	r20,20(sp)
   15144:	dcc00417 	ldw	r19,16(sp)
   15148:	dc800317 	ldw	r18,12(sp)
   1514c:	dc400217 	ldw	r17,8(sp)
   15150:	dc000117 	ldw	r16,4(sp)
   15154:	dec00804 	addi	sp,sp,32
   15158:	f800283a 	ret
   1515c:	800d883a 	mov	r6,r16
   15160:	29403fcc 	andi	r5,r5,255
   15164:	9809883a 	mov	r4,r19
   15168:	00153c80 	call	153c8 <__swbuf_r>
   1516c:	10bfffe0 	cmpeqi	r2,r2,-1
   15170:	10803fcc 	andi	r2,r2,255
   15174:	103fd626 	beq	r2,zero,150d0 <__alt_data_end+0xf00150d0>
   15178:	00bfffc4 	movi	r2,-1
   1517c:	003fee06 	br	15138 <__alt_data_end+0xf0015138>
   15180:	90ffffc4 	addi	r3,r18,-1
   15184:	01003f84 	movi	r4,254
   15188:	20ffbf36 	bltu	r4,r3,15088 <__alt_data_end+0xf0015088>
   1518c:	900b883a 	mov	r5,r18
   15190:	dc800005 	stb	r18,0(sp)
   15194:	1029883a 	mov	r20,r2
   15198:	003fc506 	br	150b0 <__alt_data_end+0xf00150b0>
   1519c:	800d883a 	mov	r6,r16
   151a0:	a80b883a 	mov	r5,r21
   151a4:	9809883a 	mov	r4,r19
   151a8:	00153c80 	call	153c8 <__swbuf_r>
   151ac:	10bfffe0 	cmpeqi	r2,r2,-1
   151b0:	003fef06 	br	15170 <__alt_data_end+0xf0015170>

000151b4 <_fputwc_r>:
   151b4:	3080030b 	ldhu	r2,12(r6)
   151b8:	10c8000c 	andi	r3,r2,8192
   151bc:	1800051e 	bne	r3,zero,151d4 <_fputwc_r+0x20>
   151c0:	30c01917 	ldw	r3,100(r6)
   151c4:	10880014 	ori	r2,r2,8192
   151c8:	3080030d 	sth	r2,12(r6)
   151cc:	18880014 	ori	r2,r3,8192
   151d0:	30801915 	stw	r2,100(r6)
   151d4:	00150501 	jmpi	15050 <__fputwc>

000151d8 <fputwc>:
   151d8:	00820034 	movhi	r2,2048
   151dc:	defffc04 	addi	sp,sp,-16
   151e0:	1089f404 	addi	r2,r2,10192
   151e4:	dc000115 	stw	r16,4(sp)
   151e8:	14000017 	ldw	r16,0(r2)
   151ec:	dc400215 	stw	r17,8(sp)
   151f0:	dfc00315 	stw	ra,12(sp)
   151f4:	2023883a 	mov	r17,r4
   151f8:	80000226 	beq	r16,zero,15204 <fputwc+0x2c>
   151fc:	80800e17 	ldw	r2,56(r16)
   15200:	10001026 	beq	r2,zero,15244 <fputwc+0x6c>
   15204:	2880030b 	ldhu	r2,12(r5)
   15208:	10c8000c 	andi	r3,r2,8192
   1520c:	1800051e 	bne	r3,zero,15224 <fputwc+0x4c>
   15210:	28c01917 	ldw	r3,100(r5)
   15214:	10880014 	ori	r2,r2,8192
   15218:	2880030d 	sth	r2,12(r5)
   1521c:	18880014 	ori	r2,r3,8192
   15220:	28801915 	stw	r2,100(r5)
   15224:	280d883a 	mov	r6,r5
   15228:	8009883a 	mov	r4,r16
   1522c:	880b883a 	mov	r5,r17
   15230:	dfc00317 	ldw	ra,12(sp)
   15234:	dc400217 	ldw	r17,8(sp)
   15238:	dc000117 	ldw	r16,4(sp)
   1523c:	dec00404 	addi	sp,sp,16
   15240:	00150501 	jmpi	15050 <__fputwc>
   15244:	8009883a 	mov	r4,r16
   15248:	d9400015 	stw	r5,0(sp)
   1524c:	000f3940 	call	f394 <__sinit>
   15250:	d9400017 	ldw	r5,0(sp)
   15254:	003feb06 	br	15204 <__alt_data_end+0xf0015204>

00015258 <_fstat_r>:
   15258:	defffd04 	addi	sp,sp,-12
   1525c:	2805883a 	mov	r2,r5
   15260:	dc000015 	stw	r16,0(sp)
   15264:	04020034 	movhi	r16,2048
   15268:	dc400115 	stw	r17,4(sp)
   1526c:	840a3904 	addi	r16,r16,10468
   15270:	2023883a 	mov	r17,r4
   15274:	300b883a 	mov	r5,r6
   15278:	1009883a 	mov	r4,r2
   1527c:	dfc00215 	stw	ra,8(sp)
   15280:	80000015 	stw	zero,0(r16)
   15284:	0016d680 	call	16d68 <fstat>
   15288:	00ffffc4 	movi	r3,-1
   1528c:	10c00526 	beq	r2,r3,152a4 <_fstat_r+0x4c>
   15290:	dfc00217 	ldw	ra,8(sp)
   15294:	dc400117 	ldw	r17,4(sp)
   15298:	dc000017 	ldw	r16,0(sp)
   1529c:	dec00304 	addi	sp,sp,12
   152a0:	f800283a 	ret
   152a4:	80c00017 	ldw	r3,0(r16)
   152a8:	183ff926 	beq	r3,zero,15290 <__alt_data_end+0xf0015290>
   152ac:	88c00015 	stw	r3,0(r17)
   152b0:	003ff706 	br	15290 <__alt_data_end+0xf0015290>

000152b4 <_isatty_r>:
   152b4:	defffd04 	addi	sp,sp,-12
   152b8:	dc000015 	stw	r16,0(sp)
   152bc:	04020034 	movhi	r16,2048
   152c0:	dc400115 	stw	r17,4(sp)
   152c4:	840a3904 	addi	r16,r16,10468
   152c8:	2023883a 	mov	r17,r4
   152cc:	2809883a 	mov	r4,r5
   152d0:	dfc00215 	stw	ra,8(sp)
   152d4:	80000015 	stw	zero,0(r16)
   152d8:	0016e540 	call	16e54 <isatty>
   152dc:	00ffffc4 	movi	r3,-1
   152e0:	10c00526 	beq	r2,r3,152f8 <_isatty_r+0x44>
   152e4:	dfc00217 	ldw	ra,8(sp)
   152e8:	dc400117 	ldw	r17,4(sp)
   152ec:	dc000017 	ldw	r16,0(sp)
   152f0:	dec00304 	addi	sp,sp,12
   152f4:	f800283a 	ret
   152f8:	80c00017 	ldw	r3,0(r16)
   152fc:	183ff926 	beq	r3,zero,152e4 <__alt_data_end+0xf00152e4>
   15300:	88c00015 	stw	r3,0(r17)
   15304:	003ff706 	br	152e4 <__alt_data_end+0xf00152e4>

00015308 <_lseek_r>:
   15308:	defffd04 	addi	sp,sp,-12
   1530c:	2805883a 	mov	r2,r5
   15310:	dc000015 	stw	r16,0(sp)
   15314:	04020034 	movhi	r16,2048
   15318:	dc400115 	stw	r17,4(sp)
   1531c:	300b883a 	mov	r5,r6
   15320:	840a3904 	addi	r16,r16,10468
   15324:	2023883a 	mov	r17,r4
   15328:	380d883a 	mov	r6,r7
   1532c:	1009883a 	mov	r4,r2
   15330:	dfc00215 	stw	ra,8(sp)
   15334:	80000015 	stw	zero,0(r16)
   15338:	0016f340 	call	16f34 <lseek>
   1533c:	00ffffc4 	movi	r3,-1
   15340:	10c00526 	beq	r2,r3,15358 <_lseek_r+0x50>
   15344:	dfc00217 	ldw	ra,8(sp)
   15348:	dc400117 	ldw	r17,4(sp)
   1534c:	dc000017 	ldw	r16,0(sp)
   15350:	dec00304 	addi	sp,sp,12
   15354:	f800283a 	ret
   15358:	80c00017 	ldw	r3,0(r16)
   1535c:	183ff926 	beq	r3,zero,15344 <__alt_data_end+0xf0015344>
   15360:	88c00015 	stw	r3,0(r17)
   15364:	003ff706 	br	15344 <__alt_data_end+0xf0015344>

00015368 <_read_r>:
   15368:	defffd04 	addi	sp,sp,-12
   1536c:	2805883a 	mov	r2,r5
   15370:	dc000015 	stw	r16,0(sp)
   15374:	04020034 	movhi	r16,2048
   15378:	dc400115 	stw	r17,4(sp)
   1537c:	300b883a 	mov	r5,r6
   15380:	840a3904 	addi	r16,r16,10468
   15384:	2023883a 	mov	r17,r4
   15388:	380d883a 	mov	r6,r7
   1538c:	1009883a 	mov	r4,r2
   15390:	dfc00215 	stw	ra,8(sp)
   15394:	80000015 	stw	zero,0(r16)
   15398:	00171080 	call	17108 <read>
   1539c:	00ffffc4 	movi	r3,-1
   153a0:	10c00526 	beq	r2,r3,153b8 <_read_r+0x50>
   153a4:	dfc00217 	ldw	ra,8(sp)
   153a8:	dc400117 	ldw	r17,4(sp)
   153ac:	dc000017 	ldw	r16,0(sp)
   153b0:	dec00304 	addi	sp,sp,12
   153b4:	f800283a 	ret
   153b8:	80c00017 	ldw	r3,0(r16)
   153bc:	183ff926 	beq	r3,zero,153a4 <__alt_data_end+0xf00153a4>
   153c0:	88c00015 	stw	r3,0(r17)
   153c4:	003ff706 	br	153a4 <__alt_data_end+0xf00153a4>

000153c8 <__swbuf_r>:
   153c8:	defffb04 	addi	sp,sp,-20
   153cc:	dcc00315 	stw	r19,12(sp)
   153d0:	dc800215 	stw	r18,8(sp)
   153d4:	dc000015 	stw	r16,0(sp)
   153d8:	dfc00415 	stw	ra,16(sp)
   153dc:	dc400115 	stw	r17,4(sp)
   153e0:	2025883a 	mov	r18,r4
   153e4:	2827883a 	mov	r19,r5
   153e8:	3021883a 	mov	r16,r6
   153ec:	20000226 	beq	r4,zero,153f8 <__swbuf_r+0x30>
   153f0:	20800e17 	ldw	r2,56(r4)
   153f4:	10004226 	beq	r2,zero,15500 <__swbuf_r+0x138>
   153f8:	80800617 	ldw	r2,24(r16)
   153fc:	8100030b 	ldhu	r4,12(r16)
   15400:	80800215 	stw	r2,8(r16)
   15404:	2080020c 	andi	r2,r4,8
   15408:	10003626 	beq	r2,zero,154e4 <__swbuf_r+0x11c>
   1540c:	80c00417 	ldw	r3,16(r16)
   15410:	18003426 	beq	r3,zero,154e4 <__swbuf_r+0x11c>
   15414:	2088000c 	andi	r2,r4,8192
   15418:	9c403fcc 	andi	r17,r19,255
   1541c:	10001a26 	beq	r2,zero,15488 <__swbuf_r+0xc0>
   15420:	80800017 	ldw	r2,0(r16)
   15424:	81000517 	ldw	r4,20(r16)
   15428:	10c7c83a 	sub	r3,r2,r3
   1542c:	1900200e 	bge	r3,r4,154b0 <__swbuf_r+0xe8>
   15430:	18c00044 	addi	r3,r3,1
   15434:	81000217 	ldw	r4,8(r16)
   15438:	11400044 	addi	r5,r2,1
   1543c:	81400015 	stw	r5,0(r16)
   15440:	213fffc4 	addi	r4,r4,-1
   15444:	81000215 	stw	r4,8(r16)
   15448:	14c00005 	stb	r19,0(r2)
   1544c:	80800517 	ldw	r2,20(r16)
   15450:	10c01e26 	beq	r2,r3,154cc <__swbuf_r+0x104>
   15454:	8080030b 	ldhu	r2,12(r16)
   15458:	1080004c 	andi	r2,r2,1
   1545c:	10000226 	beq	r2,zero,15468 <__swbuf_r+0xa0>
   15460:	00800284 	movi	r2,10
   15464:	88801926 	beq	r17,r2,154cc <__swbuf_r+0x104>
   15468:	8805883a 	mov	r2,r17
   1546c:	dfc00417 	ldw	ra,16(sp)
   15470:	dcc00317 	ldw	r19,12(sp)
   15474:	dc800217 	ldw	r18,8(sp)
   15478:	dc400117 	ldw	r17,4(sp)
   1547c:	dc000017 	ldw	r16,0(sp)
   15480:	dec00504 	addi	sp,sp,20
   15484:	f800283a 	ret
   15488:	81401917 	ldw	r5,100(r16)
   1548c:	00b7ffc4 	movi	r2,-8193
   15490:	21080014 	ori	r4,r4,8192
   15494:	2884703a 	and	r2,r5,r2
   15498:	80801915 	stw	r2,100(r16)
   1549c:	80800017 	ldw	r2,0(r16)
   154a0:	8100030d 	sth	r4,12(r16)
   154a4:	81000517 	ldw	r4,20(r16)
   154a8:	10c7c83a 	sub	r3,r2,r3
   154ac:	193fe016 	blt	r3,r4,15430 <__alt_data_end+0xf0015430>
   154b0:	800b883a 	mov	r5,r16
   154b4:	9009883a 	mov	r4,r18
   154b8:	000efb80 	call	efb8 <_fflush_r>
   154bc:	1000071e 	bne	r2,zero,154dc <__swbuf_r+0x114>
   154c0:	80800017 	ldw	r2,0(r16)
   154c4:	00c00044 	movi	r3,1
   154c8:	003fda06 	br	15434 <__alt_data_end+0xf0015434>
   154cc:	800b883a 	mov	r5,r16
   154d0:	9009883a 	mov	r4,r18
   154d4:	000efb80 	call	efb8 <_fflush_r>
   154d8:	103fe326 	beq	r2,zero,15468 <__alt_data_end+0xf0015468>
   154dc:	00bfffc4 	movi	r2,-1
   154e0:	003fe206 	br	1546c <__alt_data_end+0xf001546c>
   154e4:	800b883a 	mov	r5,r16
   154e8:	9009883a 	mov	r4,r18
   154ec:	000d3c00 	call	d3c0 <__swsetup_r>
   154f0:	103ffa1e 	bne	r2,zero,154dc <__alt_data_end+0xf00154dc>
   154f4:	8100030b 	ldhu	r4,12(r16)
   154f8:	80c00417 	ldw	r3,16(r16)
   154fc:	003fc506 	br	15414 <__alt_data_end+0xf0015414>
   15500:	000f3940 	call	f394 <__sinit>
   15504:	003fbc06 	br	153f8 <__alt_data_end+0xf00153f8>

00015508 <__swbuf>:
   15508:	00820034 	movhi	r2,2048
   1550c:	1089f404 	addi	r2,r2,10192
   15510:	280d883a 	mov	r6,r5
   15514:	200b883a 	mov	r5,r4
   15518:	11000017 	ldw	r4,0(r2)
   1551c:	00153c81 	jmpi	153c8 <__swbuf_r>

00015520 <_wcrtomb_r>:
   15520:	defff604 	addi	sp,sp,-40
   15524:	00820034 	movhi	r2,2048
   15528:	dc800815 	stw	r18,32(sp)
   1552c:	dc400715 	stw	r17,28(sp)
   15530:	dc000615 	stw	r16,24(sp)
   15534:	1089f804 	addi	r2,r2,10208
   15538:	dfc00915 	stw	ra,36(sp)
   1553c:	2021883a 	mov	r16,r4
   15540:	3823883a 	mov	r17,r7
   15544:	14800017 	ldw	r18,0(r2)
   15548:	28001426 	beq	r5,zero,1559c <_wcrtomb_r+0x7c>
   1554c:	d9400415 	stw	r5,16(sp)
   15550:	d9800515 	stw	r6,20(sp)
   15554:	000fed80 	call	fed8 <__locale_charset>
   15558:	d9800517 	ldw	r6,20(sp)
   1555c:	d9400417 	ldw	r5,16(sp)
   15560:	100f883a 	mov	r7,r2
   15564:	dc400015 	stw	r17,0(sp)
   15568:	8009883a 	mov	r4,r16
   1556c:	903ee83a 	callr	r18
   15570:	00ffffc4 	movi	r3,-1
   15574:	10c0031e 	bne	r2,r3,15584 <_wcrtomb_r+0x64>
   15578:	88000015 	stw	zero,0(r17)
   1557c:	00c02284 	movi	r3,138
   15580:	80c00015 	stw	r3,0(r16)
   15584:	dfc00917 	ldw	ra,36(sp)
   15588:	dc800817 	ldw	r18,32(sp)
   1558c:	dc400717 	ldw	r17,28(sp)
   15590:	dc000617 	ldw	r16,24(sp)
   15594:	dec00a04 	addi	sp,sp,40
   15598:	f800283a 	ret
   1559c:	000fed80 	call	fed8 <__locale_charset>
   155a0:	100f883a 	mov	r7,r2
   155a4:	dc400015 	stw	r17,0(sp)
   155a8:	000d883a 	mov	r6,zero
   155ac:	d9400104 	addi	r5,sp,4
   155b0:	8009883a 	mov	r4,r16
   155b4:	903ee83a 	callr	r18
   155b8:	003fed06 	br	15570 <__alt_data_end+0xf0015570>

000155bc <wcrtomb>:
   155bc:	defff604 	addi	sp,sp,-40
   155c0:	00820034 	movhi	r2,2048
   155c4:	dc800615 	stw	r18,24(sp)
   155c8:	dc400515 	stw	r17,20(sp)
   155cc:	1089f404 	addi	r2,r2,10192
   155d0:	dfc00915 	stw	ra,36(sp)
   155d4:	dd000815 	stw	r20,32(sp)
   155d8:	dcc00715 	stw	r19,28(sp)
   155dc:	dc000415 	stw	r16,16(sp)
   155e0:	3025883a 	mov	r18,r6
   155e4:	14400017 	ldw	r17,0(r2)
   155e8:	20001926 	beq	r4,zero,15650 <wcrtomb+0x94>
   155ec:	00820034 	movhi	r2,2048
   155f0:	1089f804 	addi	r2,r2,10208
   155f4:	15000017 	ldw	r20,0(r2)
   155f8:	2021883a 	mov	r16,r4
   155fc:	2827883a 	mov	r19,r5
   15600:	000fed80 	call	fed8 <__locale_charset>
   15604:	100f883a 	mov	r7,r2
   15608:	dc800015 	stw	r18,0(sp)
   1560c:	980d883a 	mov	r6,r19
   15610:	800b883a 	mov	r5,r16
   15614:	8809883a 	mov	r4,r17
   15618:	a03ee83a 	callr	r20
   1561c:	00ffffc4 	movi	r3,-1
   15620:	10c0031e 	bne	r2,r3,15630 <wcrtomb+0x74>
   15624:	90000015 	stw	zero,0(r18)
   15628:	00c02284 	movi	r3,138
   1562c:	88c00015 	stw	r3,0(r17)
   15630:	dfc00917 	ldw	ra,36(sp)
   15634:	dd000817 	ldw	r20,32(sp)
   15638:	dcc00717 	ldw	r19,28(sp)
   1563c:	dc800617 	ldw	r18,24(sp)
   15640:	dc400517 	ldw	r17,20(sp)
   15644:	dc000417 	ldw	r16,16(sp)
   15648:	dec00a04 	addi	sp,sp,40
   1564c:	f800283a 	ret
   15650:	00820034 	movhi	r2,2048
   15654:	1089f804 	addi	r2,r2,10208
   15658:	14000017 	ldw	r16,0(r2)
   1565c:	000fed80 	call	fed8 <__locale_charset>
   15660:	100f883a 	mov	r7,r2
   15664:	dc800015 	stw	r18,0(sp)
   15668:	000d883a 	mov	r6,zero
   1566c:	d9400104 	addi	r5,sp,4
   15670:	8809883a 	mov	r4,r17
   15674:	803ee83a 	callr	r16
   15678:	003fe806 	br	1561c <__alt_data_end+0xf001561c>

0001567c <__ascii_wctomb>:
   1567c:	28000526 	beq	r5,zero,15694 <__ascii_wctomb+0x18>
   15680:	00803fc4 	movi	r2,255
   15684:	11800536 	bltu	r2,r6,1569c <__ascii_wctomb+0x20>
   15688:	29800005 	stb	r6,0(r5)
   1568c:	00800044 	movi	r2,1
   15690:	f800283a 	ret
   15694:	0005883a 	mov	r2,zero
   15698:	f800283a 	ret
   1569c:	00802284 	movi	r2,138
   156a0:	20800015 	stw	r2,0(r4)
   156a4:	00bfffc4 	movi	r2,-1
   156a8:	f800283a 	ret

000156ac <_wctomb_r>:
   156ac:	00820034 	movhi	r2,2048
   156b0:	defff904 	addi	sp,sp,-28
   156b4:	1089f804 	addi	r2,r2,10208
   156b8:	dfc00615 	stw	ra,24(sp)
   156bc:	dc400515 	stw	r17,20(sp)
   156c0:	dc000415 	stw	r16,16(sp)
   156c4:	3823883a 	mov	r17,r7
   156c8:	14000017 	ldw	r16,0(r2)
   156cc:	d9000115 	stw	r4,4(sp)
   156d0:	d9400215 	stw	r5,8(sp)
   156d4:	d9800315 	stw	r6,12(sp)
   156d8:	000fed80 	call	fed8 <__locale_charset>
   156dc:	d9800317 	ldw	r6,12(sp)
   156e0:	d9400217 	ldw	r5,8(sp)
   156e4:	d9000117 	ldw	r4,4(sp)
   156e8:	100f883a 	mov	r7,r2
   156ec:	dc400015 	stw	r17,0(sp)
   156f0:	803ee83a 	callr	r16
   156f4:	dfc00617 	ldw	ra,24(sp)
   156f8:	dc400517 	ldw	r17,20(sp)
   156fc:	dc000417 	ldw	r16,16(sp)
   15700:	dec00704 	addi	sp,sp,28
   15704:	f800283a 	ret

00015708 <__muldi3>:
   15708:	223fffcc 	andi	r8,r4,65535
   1570c:	2006d43a 	srli	r3,r4,16
   15710:	32bfffcc 	andi	r10,r6,65535
   15714:	3012d43a 	srli	r9,r6,16
   15718:	4297383a 	mul	r11,r8,r10
   1571c:	1a95383a 	mul	r10,r3,r10
   15720:	4251383a 	mul	r8,r8,r9
   15724:	5804d43a 	srli	r2,r11,16
   15728:	4291883a 	add	r8,r8,r10
   1572c:	1205883a 	add	r2,r2,r8
   15730:	1a51383a 	mul	r8,r3,r9
   15734:	1280022e 	bgeu	r2,r10,15740 <__muldi3+0x38>
   15738:	00c00074 	movhi	r3,1
   1573c:	40d1883a 	add	r8,r8,r3
   15740:	1006d43a 	srli	r3,r2,16
   15744:	21cf383a 	mul	r7,r4,r7
   15748:	314b383a 	mul	r5,r6,r5
   1574c:	1004943a 	slli	r2,r2,16
   15750:	1a11883a 	add	r8,r3,r8
   15754:	5affffcc 	andi	r11,r11,65535
   15758:	3947883a 	add	r3,r7,r5
   1575c:	12c5883a 	add	r2,r2,r11
   15760:	1a07883a 	add	r3,r3,r8
   15764:	f800283a 	ret

00015768 <__udivdi3>:
   15768:	defff504 	addi	sp,sp,-44
   1576c:	dcc00415 	stw	r19,16(sp)
   15770:	dc000115 	stw	r16,4(sp)
   15774:	dfc00a15 	stw	ra,40(sp)
   15778:	df000915 	stw	fp,36(sp)
   1577c:	ddc00815 	stw	r23,32(sp)
   15780:	dd800715 	stw	r22,28(sp)
   15784:	dd400615 	stw	r21,24(sp)
   15788:	dd000515 	stw	r20,20(sp)
   1578c:	dc800315 	stw	r18,12(sp)
   15790:	dc400215 	stw	r17,8(sp)
   15794:	2027883a 	mov	r19,r4
   15798:	2821883a 	mov	r16,r5
   1579c:	3800411e 	bne	r7,zero,158a4 <__udivdi3+0x13c>
   157a0:	3023883a 	mov	r17,r6
   157a4:	2025883a 	mov	r18,r4
   157a8:	2980522e 	bgeu	r5,r6,158f4 <__udivdi3+0x18c>
   157ac:	00bfffd4 	movui	r2,65535
   157b0:	282d883a 	mov	r22,r5
   157b4:	1180a836 	bltu	r2,r6,15a58 <__udivdi3+0x2f0>
   157b8:	00803fc4 	movi	r2,255
   157bc:	1185803a 	cmpltu	r2,r2,r6
   157c0:	100490fa 	slli	r2,r2,3
   157c4:	3086d83a 	srl	r3,r6,r2
   157c8:	01020034 	movhi	r4,2048
   157cc:	2100c204 	addi	r4,r4,776
   157d0:	20c7883a 	add	r3,r4,r3
   157d4:	18c00003 	ldbu	r3,0(r3)
   157d8:	1885883a 	add	r2,r3,r2
   157dc:	00c00804 	movi	r3,32
   157e0:	1887c83a 	sub	r3,r3,r2
   157e4:	18000526 	beq	r3,zero,157fc <__udivdi3+0x94>
   157e8:	80e0983a 	sll	r16,r16,r3
   157ec:	9884d83a 	srl	r2,r19,r2
   157f0:	30e2983a 	sll	r17,r6,r3
   157f4:	98e4983a 	sll	r18,r19,r3
   157f8:	142cb03a 	or	r22,r2,r16
   157fc:	882ad43a 	srli	r21,r17,16
   15800:	b009883a 	mov	r4,r22
   15804:	8d3fffcc 	andi	r20,r17,65535
   15808:	a80b883a 	mov	r5,r21
   1580c:	00088bc0 	call	88bc <__umodsi3>
   15810:	b009883a 	mov	r4,r22
   15814:	a80b883a 	mov	r5,r21
   15818:	1027883a 	mov	r19,r2
   1581c:	00088580 	call	8858 <__udivsi3>
   15820:	102d883a 	mov	r22,r2
   15824:	9826943a 	slli	r19,r19,16
   15828:	9004d43a 	srli	r2,r18,16
   1582c:	a5a1383a 	mul	r16,r20,r22
   15830:	14c4b03a 	or	r2,r2,r19
   15834:	1400052e 	bgeu	r2,r16,1584c <__udivdi3+0xe4>
   15838:	1445883a 	add	r2,r2,r17
   1583c:	b0ffffc4 	addi	r3,r22,-1
   15840:	14400136 	bltu	r2,r17,15848 <__udivdi3+0xe0>
   15844:	14012336 	bltu	r2,r16,15cd4 <__udivdi3+0x56c>
   15848:	182d883a 	mov	r22,r3
   1584c:	1421c83a 	sub	r16,r2,r16
   15850:	a80b883a 	mov	r5,r21
   15854:	8009883a 	mov	r4,r16
   15858:	00088bc0 	call	88bc <__umodsi3>
   1585c:	1027883a 	mov	r19,r2
   15860:	a80b883a 	mov	r5,r21
   15864:	8009883a 	mov	r4,r16
   15868:	00088580 	call	8858 <__udivsi3>
   1586c:	9826943a 	slli	r19,r19,16
   15870:	a0a9383a 	mul	r20,r20,r2
   15874:	94bfffcc 	andi	r18,r18,65535
   15878:	94e4b03a 	or	r18,r18,r19
   1587c:	9500052e 	bgeu	r18,r20,15894 <__udivdi3+0x12c>
   15880:	8ca5883a 	add	r18,r17,r18
   15884:	10ffffc4 	addi	r3,r2,-1
   15888:	9440f136 	bltu	r18,r17,15c50 <__udivdi3+0x4e8>
   1588c:	9500f02e 	bgeu	r18,r20,15c50 <__udivdi3+0x4e8>
   15890:	10bfff84 	addi	r2,r2,-2
   15894:	b00c943a 	slli	r6,r22,16
   15898:	0007883a 	mov	r3,zero
   1589c:	3084b03a 	or	r2,r6,r2
   158a0:	00005906 	br	15a08 <__udivdi3+0x2a0>
   158a4:	29c05636 	bltu	r5,r7,15a00 <__udivdi3+0x298>
   158a8:	00bfffd4 	movui	r2,65535
   158ac:	11c0622e 	bgeu	r2,r7,15a38 <__udivdi3+0x2d0>
   158b0:	00804034 	movhi	r2,256
   158b4:	10bfffc4 	addi	r2,r2,-1
   158b8:	11c0ee36 	bltu	r2,r7,15c74 <__udivdi3+0x50c>
   158bc:	00800404 	movi	r2,16
   158c0:	3886d83a 	srl	r3,r7,r2
   158c4:	01020034 	movhi	r4,2048
   158c8:	2100c204 	addi	r4,r4,776
   158cc:	20c7883a 	add	r3,r4,r3
   158d0:	18c00003 	ldbu	r3,0(r3)
   158d4:	05400804 	movi	r21,32
   158d8:	1885883a 	add	r2,r3,r2
   158dc:	a8abc83a 	sub	r21,r21,r2
   158e0:	a800621e 	bne	r21,zero,15a6c <__udivdi3+0x304>
   158e4:	3c00e936 	bltu	r7,r16,15c8c <__udivdi3+0x524>
   158e8:	9985403a 	cmpgeu	r2,r19,r6
   158ec:	0007883a 	mov	r3,zero
   158f0:	00004506 	br	15a08 <__udivdi3+0x2a0>
   158f4:	3000041e 	bne	r6,zero,15908 <__udivdi3+0x1a0>
   158f8:	000b883a 	mov	r5,zero
   158fc:	01000044 	movi	r4,1
   15900:	00088580 	call	8858 <__udivsi3>
   15904:	1023883a 	mov	r17,r2
   15908:	00bfffd4 	movui	r2,65535
   1590c:	14404e2e 	bgeu	r2,r17,15a48 <__udivdi3+0x2e0>
   15910:	00804034 	movhi	r2,256
   15914:	10bfffc4 	addi	r2,r2,-1
   15918:	1440d836 	bltu	r2,r17,15c7c <__udivdi3+0x514>
   1591c:	00800404 	movi	r2,16
   15920:	8886d83a 	srl	r3,r17,r2
   15924:	01020034 	movhi	r4,2048
   15928:	2100c204 	addi	r4,r4,776
   1592c:	20c7883a 	add	r3,r4,r3
   15930:	18c00003 	ldbu	r3,0(r3)
   15934:	1885883a 	add	r2,r3,r2
   15938:	00c00804 	movi	r3,32
   1593c:	1887c83a 	sub	r3,r3,r2
   15940:	18008f1e 	bne	r3,zero,15b80 <__udivdi3+0x418>
   15944:	882ad43a 	srli	r21,r17,16
   15948:	8461c83a 	sub	r16,r16,r17
   1594c:	8d3fffcc 	andi	r20,r17,65535
   15950:	00c00044 	movi	r3,1
   15954:	8009883a 	mov	r4,r16
   15958:	a80b883a 	mov	r5,r21
   1595c:	d8c00015 	stw	r3,0(sp)
   15960:	00088bc0 	call	88bc <__umodsi3>
   15964:	8009883a 	mov	r4,r16
   15968:	a80b883a 	mov	r5,r21
   1596c:	1027883a 	mov	r19,r2
   15970:	00088580 	call	8858 <__udivsi3>
   15974:	9826943a 	slli	r19,r19,16
   15978:	9008d43a 	srli	r4,r18,16
   1597c:	1521383a 	mul	r16,r2,r20
   15980:	102d883a 	mov	r22,r2
   15984:	24c8b03a 	or	r4,r4,r19
   15988:	d8c00017 	ldw	r3,0(sp)
   1598c:	2400052e 	bgeu	r4,r16,159a4 <__udivdi3+0x23c>
   15990:	2449883a 	add	r4,r4,r17
   15994:	b0bfffc4 	addi	r2,r22,-1
   15998:	24400136 	bltu	r4,r17,159a0 <__udivdi3+0x238>
   1599c:	2400ca36 	bltu	r4,r16,15cc8 <__udivdi3+0x560>
   159a0:	102d883a 	mov	r22,r2
   159a4:	2421c83a 	sub	r16,r4,r16
   159a8:	a80b883a 	mov	r5,r21
   159ac:	8009883a 	mov	r4,r16
   159b0:	d8c00015 	stw	r3,0(sp)
   159b4:	00088bc0 	call	88bc <__umodsi3>
   159b8:	1027883a 	mov	r19,r2
   159bc:	a80b883a 	mov	r5,r21
   159c0:	8009883a 	mov	r4,r16
   159c4:	00088580 	call	8858 <__udivsi3>
   159c8:	9826943a 	slli	r19,r19,16
   159cc:	1529383a 	mul	r20,r2,r20
   159d0:	94bfffcc 	andi	r18,r18,65535
   159d4:	94e4b03a 	or	r18,r18,r19
   159d8:	d8c00017 	ldw	r3,0(sp)
   159dc:	9500052e 	bgeu	r18,r20,159f4 <__udivdi3+0x28c>
   159e0:	8ca5883a 	add	r18,r17,r18
   159e4:	113fffc4 	addi	r4,r2,-1
   159e8:	94409736 	bltu	r18,r17,15c48 <__udivdi3+0x4e0>
   159ec:	9500962e 	bgeu	r18,r20,15c48 <__udivdi3+0x4e0>
   159f0:	10bfff84 	addi	r2,r2,-2
   159f4:	b00c943a 	slli	r6,r22,16
   159f8:	3084b03a 	or	r2,r6,r2
   159fc:	00000206 	br	15a08 <__udivdi3+0x2a0>
   15a00:	0007883a 	mov	r3,zero
   15a04:	0005883a 	mov	r2,zero
   15a08:	dfc00a17 	ldw	ra,40(sp)
   15a0c:	df000917 	ldw	fp,36(sp)
   15a10:	ddc00817 	ldw	r23,32(sp)
   15a14:	dd800717 	ldw	r22,28(sp)
   15a18:	dd400617 	ldw	r21,24(sp)
   15a1c:	dd000517 	ldw	r20,20(sp)
   15a20:	dcc00417 	ldw	r19,16(sp)
   15a24:	dc800317 	ldw	r18,12(sp)
   15a28:	dc400217 	ldw	r17,8(sp)
   15a2c:	dc000117 	ldw	r16,4(sp)
   15a30:	dec00b04 	addi	sp,sp,44
   15a34:	f800283a 	ret
   15a38:	00803fc4 	movi	r2,255
   15a3c:	11c5803a 	cmpltu	r2,r2,r7
   15a40:	100490fa 	slli	r2,r2,3
   15a44:	003f9e06 	br	158c0 <__alt_data_end+0xf00158c0>
   15a48:	00803fc4 	movi	r2,255
   15a4c:	1445803a 	cmpltu	r2,r2,r17
   15a50:	100490fa 	slli	r2,r2,3
   15a54:	003fb206 	br	15920 <__alt_data_end+0xf0015920>
   15a58:	00804034 	movhi	r2,256
   15a5c:	10bfffc4 	addi	r2,r2,-1
   15a60:	11808836 	bltu	r2,r6,15c84 <__udivdi3+0x51c>
   15a64:	00800404 	movi	r2,16
   15a68:	003f5606 	br	157c4 <__alt_data_end+0xf00157c4>
   15a6c:	30aed83a 	srl	r23,r6,r2
   15a70:	3d4e983a 	sll	r7,r7,r21
   15a74:	80acd83a 	srl	r22,r16,r2
   15a78:	9884d83a 	srl	r2,r19,r2
   15a7c:	3deeb03a 	or	r23,r7,r23
   15a80:	b824d43a 	srli	r18,r23,16
   15a84:	8560983a 	sll	r16,r16,r21
   15a88:	b009883a 	mov	r4,r22
   15a8c:	900b883a 	mov	r5,r18
   15a90:	3568983a 	sll	r20,r6,r21
   15a94:	1420b03a 	or	r16,r2,r16
   15a98:	00088bc0 	call	88bc <__umodsi3>
   15a9c:	b009883a 	mov	r4,r22
   15aa0:	900b883a 	mov	r5,r18
   15aa4:	1023883a 	mov	r17,r2
   15aa8:	00088580 	call	8858 <__udivsi3>
   15aac:	8808943a 	slli	r4,r17,16
   15ab0:	bf3fffcc 	andi	fp,r23,65535
   15ab4:	8006d43a 	srli	r3,r16,16
   15ab8:	e0a3383a 	mul	r17,fp,r2
   15abc:	100d883a 	mov	r6,r2
   15ac0:	1906b03a 	or	r3,r3,r4
   15ac4:	1c40042e 	bgeu	r3,r17,15ad8 <__udivdi3+0x370>
   15ac8:	1dc7883a 	add	r3,r3,r23
   15acc:	10bfffc4 	addi	r2,r2,-1
   15ad0:	1dc0752e 	bgeu	r3,r23,15ca8 <__udivdi3+0x540>
   15ad4:	100d883a 	mov	r6,r2
   15ad8:	1c63c83a 	sub	r17,r3,r17
   15adc:	900b883a 	mov	r5,r18
   15ae0:	8809883a 	mov	r4,r17
   15ae4:	d9800015 	stw	r6,0(sp)
   15ae8:	00088bc0 	call	88bc <__umodsi3>
   15aec:	102d883a 	mov	r22,r2
   15af0:	8809883a 	mov	r4,r17
   15af4:	900b883a 	mov	r5,r18
   15af8:	00088580 	call	8858 <__udivsi3>
   15afc:	b02c943a 	slli	r22,r22,16
   15b00:	e089383a 	mul	r4,fp,r2
   15b04:	843fffcc 	andi	r16,r16,65535
   15b08:	85a0b03a 	or	r16,r16,r22
   15b0c:	d9800017 	ldw	r6,0(sp)
   15b10:	8100042e 	bgeu	r16,r4,15b24 <__udivdi3+0x3bc>
   15b14:	85e1883a 	add	r16,r16,r23
   15b18:	10ffffc4 	addi	r3,r2,-1
   15b1c:	85c05e2e 	bgeu	r16,r23,15c98 <__udivdi3+0x530>
   15b20:	1805883a 	mov	r2,r3
   15b24:	300c943a 	slli	r6,r6,16
   15b28:	a17fffcc 	andi	r5,r20,65535
   15b2c:	a028d43a 	srli	r20,r20,16
   15b30:	3084b03a 	or	r2,r6,r2
   15b34:	10ffffcc 	andi	r3,r2,65535
   15b38:	100cd43a 	srli	r6,r2,16
   15b3c:	194f383a 	mul	r7,r3,r5
   15b40:	1d07383a 	mul	r3,r3,r20
   15b44:	314b383a 	mul	r5,r6,r5
   15b48:	3810d43a 	srli	r8,r7,16
   15b4c:	8121c83a 	sub	r16,r16,r4
   15b50:	1947883a 	add	r3,r3,r5
   15b54:	40c7883a 	add	r3,r8,r3
   15b58:	350d383a 	mul	r6,r6,r20
   15b5c:	1940022e 	bgeu	r3,r5,15b68 <__udivdi3+0x400>
   15b60:	01000074 	movhi	r4,1
   15b64:	310d883a 	add	r6,r6,r4
   15b68:	1828d43a 	srli	r20,r3,16
   15b6c:	a18d883a 	add	r6,r20,r6
   15b70:	81803e36 	bltu	r16,r6,15c6c <__udivdi3+0x504>
   15b74:	81803826 	beq	r16,r6,15c58 <__udivdi3+0x4f0>
   15b78:	0007883a 	mov	r3,zero
   15b7c:	003fa206 	br	15a08 <__alt_data_end+0xf0015a08>
   15b80:	88e2983a 	sll	r17,r17,r3
   15b84:	80a8d83a 	srl	r20,r16,r2
   15b88:	80e0983a 	sll	r16,r16,r3
   15b8c:	882ad43a 	srli	r21,r17,16
   15b90:	9884d83a 	srl	r2,r19,r2
   15b94:	a009883a 	mov	r4,r20
   15b98:	a80b883a 	mov	r5,r21
   15b9c:	142eb03a 	or	r23,r2,r16
   15ba0:	98e4983a 	sll	r18,r19,r3
   15ba4:	00088bc0 	call	88bc <__umodsi3>
   15ba8:	a009883a 	mov	r4,r20
   15bac:	a80b883a 	mov	r5,r21
   15bb0:	1021883a 	mov	r16,r2
   15bb4:	00088580 	call	8858 <__udivsi3>
   15bb8:	1039883a 	mov	fp,r2
   15bbc:	8d3fffcc 	andi	r20,r17,65535
   15bc0:	8020943a 	slli	r16,r16,16
   15bc4:	b804d43a 	srli	r2,r23,16
   15bc8:	a72d383a 	mul	r22,r20,fp
   15bcc:	1404b03a 	or	r2,r2,r16
   15bd0:	1580062e 	bgeu	r2,r22,15bec <__udivdi3+0x484>
   15bd4:	1445883a 	add	r2,r2,r17
   15bd8:	e0ffffc4 	addi	r3,fp,-1
   15bdc:	14403836 	bltu	r2,r17,15cc0 <__udivdi3+0x558>
   15be0:	1580372e 	bgeu	r2,r22,15cc0 <__udivdi3+0x558>
   15be4:	e73fff84 	addi	fp,fp,-2
   15be8:	1445883a 	add	r2,r2,r17
   15bec:	15adc83a 	sub	r22,r2,r22
   15bf0:	a80b883a 	mov	r5,r21
   15bf4:	b009883a 	mov	r4,r22
   15bf8:	00088bc0 	call	88bc <__umodsi3>
   15bfc:	1027883a 	mov	r19,r2
   15c00:	b009883a 	mov	r4,r22
   15c04:	a80b883a 	mov	r5,r21
   15c08:	00088580 	call	8858 <__udivsi3>
   15c0c:	9826943a 	slli	r19,r19,16
   15c10:	a0a1383a 	mul	r16,r20,r2
   15c14:	b93fffcc 	andi	r4,r23,65535
   15c18:	24c8b03a 	or	r4,r4,r19
   15c1c:	2400062e 	bgeu	r4,r16,15c38 <__udivdi3+0x4d0>
   15c20:	2449883a 	add	r4,r4,r17
   15c24:	10ffffc4 	addi	r3,r2,-1
   15c28:	24402336 	bltu	r4,r17,15cb8 <__udivdi3+0x550>
   15c2c:	2400222e 	bgeu	r4,r16,15cb8 <__udivdi3+0x550>
   15c30:	10bfff84 	addi	r2,r2,-2
   15c34:	2449883a 	add	r4,r4,r17
   15c38:	e038943a 	slli	fp,fp,16
   15c3c:	2421c83a 	sub	r16,r4,r16
   15c40:	e086b03a 	or	r3,fp,r2
   15c44:	003f4306 	br	15954 <__alt_data_end+0xf0015954>
   15c48:	2005883a 	mov	r2,r4
   15c4c:	003f6906 	br	159f4 <__alt_data_end+0xf00159f4>
   15c50:	1805883a 	mov	r2,r3
   15c54:	003f0f06 	br	15894 <__alt_data_end+0xf0015894>
   15c58:	1806943a 	slli	r3,r3,16
   15c5c:	9d66983a 	sll	r19,r19,r21
   15c60:	39ffffcc 	andi	r7,r7,65535
   15c64:	19c7883a 	add	r3,r3,r7
   15c68:	98ffc32e 	bgeu	r19,r3,15b78 <__alt_data_end+0xf0015b78>
   15c6c:	10bfffc4 	addi	r2,r2,-1
   15c70:	003fc106 	br	15b78 <__alt_data_end+0xf0015b78>
   15c74:	00800604 	movi	r2,24
   15c78:	003f1106 	br	158c0 <__alt_data_end+0xf00158c0>
   15c7c:	00800604 	movi	r2,24
   15c80:	003f2706 	br	15920 <__alt_data_end+0xf0015920>
   15c84:	00800604 	movi	r2,24
   15c88:	003ece06 	br	157c4 <__alt_data_end+0xf00157c4>
   15c8c:	0007883a 	mov	r3,zero
   15c90:	00800044 	movi	r2,1
   15c94:	003f5c06 	br	15a08 <__alt_data_end+0xf0015a08>
   15c98:	813fa12e 	bgeu	r16,r4,15b20 <__alt_data_end+0xf0015b20>
   15c9c:	10bfff84 	addi	r2,r2,-2
   15ca0:	85e1883a 	add	r16,r16,r23
   15ca4:	003f9f06 	br	15b24 <__alt_data_end+0xf0015b24>
   15ca8:	1c7f8a2e 	bgeu	r3,r17,15ad4 <__alt_data_end+0xf0015ad4>
   15cac:	31bfff84 	addi	r6,r6,-2
   15cb0:	1dc7883a 	add	r3,r3,r23
   15cb4:	003f8806 	br	15ad8 <__alt_data_end+0xf0015ad8>
   15cb8:	1805883a 	mov	r2,r3
   15cbc:	003fde06 	br	15c38 <__alt_data_end+0xf0015c38>
   15cc0:	1839883a 	mov	fp,r3
   15cc4:	003fc906 	br	15bec <__alt_data_end+0xf0015bec>
   15cc8:	b5bfff84 	addi	r22,r22,-2
   15ccc:	2449883a 	add	r4,r4,r17
   15cd0:	003f3406 	br	159a4 <__alt_data_end+0xf00159a4>
   15cd4:	b5bfff84 	addi	r22,r22,-2
   15cd8:	1445883a 	add	r2,r2,r17
   15cdc:	003edb06 	br	1584c <__alt_data_end+0xf001584c>

00015ce0 <__umoddi3>:
   15ce0:	defff404 	addi	sp,sp,-48
   15ce4:	df000a15 	stw	fp,40(sp)
   15ce8:	dc400315 	stw	r17,12(sp)
   15cec:	dc000215 	stw	r16,8(sp)
   15cf0:	dfc00b15 	stw	ra,44(sp)
   15cf4:	ddc00915 	stw	r23,36(sp)
   15cf8:	dd800815 	stw	r22,32(sp)
   15cfc:	dd400715 	stw	r21,28(sp)
   15d00:	dd000615 	stw	r20,24(sp)
   15d04:	dcc00515 	stw	r19,20(sp)
   15d08:	dc800415 	stw	r18,16(sp)
   15d0c:	2021883a 	mov	r16,r4
   15d10:	2823883a 	mov	r17,r5
   15d14:	2839883a 	mov	fp,r5
   15d18:	38003c1e 	bne	r7,zero,15e0c <__umoddi3+0x12c>
   15d1c:	3027883a 	mov	r19,r6
   15d20:	2029883a 	mov	r20,r4
   15d24:	2980512e 	bgeu	r5,r6,15e6c <__umoddi3+0x18c>
   15d28:	00bfffd4 	movui	r2,65535
   15d2c:	11809a36 	bltu	r2,r6,15f98 <__umoddi3+0x2b8>
   15d30:	01003fc4 	movi	r4,255
   15d34:	2189803a 	cmpltu	r4,r4,r6
   15d38:	200890fa 	slli	r4,r4,3
   15d3c:	3104d83a 	srl	r2,r6,r4
   15d40:	00c20034 	movhi	r3,2048
   15d44:	18c0c204 	addi	r3,r3,776
   15d48:	1885883a 	add	r2,r3,r2
   15d4c:	10c00003 	ldbu	r3,0(r2)
   15d50:	00800804 	movi	r2,32
   15d54:	1909883a 	add	r4,r3,r4
   15d58:	1125c83a 	sub	r18,r2,r4
   15d5c:	90000526 	beq	r18,zero,15d74 <__umoddi3+0x94>
   15d60:	8ca2983a 	sll	r17,r17,r18
   15d64:	8108d83a 	srl	r4,r16,r4
   15d68:	34a6983a 	sll	r19,r6,r18
   15d6c:	84a8983a 	sll	r20,r16,r18
   15d70:	2478b03a 	or	fp,r4,r17
   15d74:	982ed43a 	srli	r23,r19,16
   15d78:	e009883a 	mov	r4,fp
   15d7c:	9dbfffcc 	andi	r22,r19,65535
   15d80:	b80b883a 	mov	r5,r23
   15d84:	00088bc0 	call	88bc <__umodsi3>
   15d88:	e009883a 	mov	r4,fp
   15d8c:	b80b883a 	mov	r5,r23
   15d90:	102b883a 	mov	r21,r2
   15d94:	00088580 	call	8858 <__udivsi3>
   15d98:	a806943a 	slli	r3,r21,16
   15d9c:	a008d43a 	srli	r4,r20,16
   15da0:	b085383a 	mul	r2,r22,r2
   15da4:	20c8b03a 	or	r4,r4,r3
   15da8:	2080032e 	bgeu	r4,r2,15db8 <__umoddi3+0xd8>
   15dac:	24c9883a 	add	r4,r4,r19
   15db0:	24c00136 	bltu	r4,r19,15db8 <__umoddi3+0xd8>
   15db4:	20811036 	bltu	r4,r2,161f8 <__umoddi3+0x518>
   15db8:	20abc83a 	sub	r21,r4,r2
   15dbc:	b80b883a 	mov	r5,r23
   15dc0:	a809883a 	mov	r4,r21
   15dc4:	00088bc0 	call	88bc <__umodsi3>
   15dc8:	1023883a 	mov	r17,r2
   15dcc:	b80b883a 	mov	r5,r23
   15dd0:	a809883a 	mov	r4,r21
   15dd4:	00088580 	call	8858 <__udivsi3>
   15dd8:	8822943a 	slli	r17,r17,16
   15ddc:	b085383a 	mul	r2,r22,r2
   15de0:	a0ffffcc 	andi	r3,r20,65535
   15de4:	1c46b03a 	or	r3,r3,r17
   15de8:	1880042e 	bgeu	r3,r2,15dfc <__umoddi3+0x11c>
   15dec:	1cc7883a 	add	r3,r3,r19
   15df0:	1cc00236 	bltu	r3,r19,15dfc <__umoddi3+0x11c>
   15df4:	1880012e 	bgeu	r3,r2,15dfc <__umoddi3+0x11c>
   15df8:	1cc7883a 	add	r3,r3,r19
   15dfc:	1885c83a 	sub	r2,r3,r2
   15e00:	1484d83a 	srl	r2,r2,r18
   15e04:	0007883a 	mov	r3,zero
   15e08:	00004f06 	br	15f48 <__umoddi3+0x268>
   15e0c:	29c04c36 	bltu	r5,r7,15f40 <__umoddi3+0x260>
   15e10:	00bfffd4 	movui	r2,65535
   15e14:	11c0582e 	bgeu	r2,r7,15f78 <__umoddi3+0x298>
   15e18:	00804034 	movhi	r2,256
   15e1c:	10bfffc4 	addi	r2,r2,-1
   15e20:	11c0e736 	bltu	r2,r7,161c0 <__umoddi3+0x4e0>
   15e24:	01000404 	movi	r4,16
   15e28:	3904d83a 	srl	r2,r7,r4
   15e2c:	00c20034 	movhi	r3,2048
   15e30:	18c0c204 	addi	r3,r3,776
   15e34:	1885883a 	add	r2,r3,r2
   15e38:	14c00003 	ldbu	r19,0(r2)
   15e3c:	00c00804 	movi	r3,32
   15e40:	9927883a 	add	r19,r19,r4
   15e44:	1ce9c83a 	sub	r20,r3,r19
   15e48:	a000581e 	bne	r20,zero,15fac <__umoddi3+0x2cc>
   15e4c:	3c400136 	bltu	r7,r17,15e54 <__umoddi3+0x174>
   15e50:	8180eb36 	bltu	r16,r6,16200 <__umoddi3+0x520>
   15e54:	8185c83a 	sub	r2,r16,r6
   15e58:	89e3c83a 	sub	r17,r17,r7
   15e5c:	8089803a 	cmpltu	r4,r16,r2
   15e60:	8939c83a 	sub	fp,r17,r4
   15e64:	e007883a 	mov	r3,fp
   15e68:	00003706 	br	15f48 <__umoddi3+0x268>
   15e6c:	3000041e 	bne	r6,zero,15e80 <__umoddi3+0x1a0>
   15e70:	000b883a 	mov	r5,zero
   15e74:	01000044 	movi	r4,1
   15e78:	00088580 	call	8858 <__udivsi3>
   15e7c:	1027883a 	mov	r19,r2
   15e80:	00bfffd4 	movui	r2,65535
   15e84:	14c0402e 	bgeu	r2,r19,15f88 <__umoddi3+0x2a8>
   15e88:	00804034 	movhi	r2,256
   15e8c:	10bfffc4 	addi	r2,r2,-1
   15e90:	14c0cd36 	bltu	r2,r19,161c8 <__umoddi3+0x4e8>
   15e94:	00800404 	movi	r2,16
   15e98:	9886d83a 	srl	r3,r19,r2
   15e9c:	01020034 	movhi	r4,2048
   15ea0:	2100c204 	addi	r4,r4,776
   15ea4:	20c7883a 	add	r3,r4,r3
   15ea8:	18c00003 	ldbu	r3,0(r3)
   15eac:	1887883a 	add	r3,r3,r2
   15eb0:	00800804 	movi	r2,32
   15eb4:	10e5c83a 	sub	r18,r2,r3
   15eb8:	9000901e 	bne	r18,zero,160fc <__umoddi3+0x41c>
   15ebc:	982cd43a 	srli	r22,r19,16
   15ec0:	8ce3c83a 	sub	r17,r17,r19
   15ec4:	9d7fffcc 	andi	r21,r19,65535
   15ec8:	b00b883a 	mov	r5,r22
   15ecc:	8809883a 	mov	r4,r17
   15ed0:	00088bc0 	call	88bc <__umodsi3>
   15ed4:	8809883a 	mov	r4,r17
   15ed8:	b00b883a 	mov	r5,r22
   15edc:	1021883a 	mov	r16,r2
   15ee0:	00088580 	call	8858 <__udivsi3>
   15ee4:	8006943a 	slli	r3,r16,16
   15ee8:	a008d43a 	srli	r4,r20,16
   15eec:	1545383a 	mul	r2,r2,r21
   15ef0:	20c8b03a 	or	r4,r4,r3
   15ef4:	2080042e 	bgeu	r4,r2,15f08 <__umoddi3+0x228>
   15ef8:	24c9883a 	add	r4,r4,r19
   15efc:	24c00236 	bltu	r4,r19,15f08 <__umoddi3+0x228>
   15f00:	2080012e 	bgeu	r4,r2,15f08 <__umoddi3+0x228>
   15f04:	24c9883a 	add	r4,r4,r19
   15f08:	20a1c83a 	sub	r16,r4,r2
   15f0c:	b00b883a 	mov	r5,r22
   15f10:	8009883a 	mov	r4,r16
   15f14:	00088bc0 	call	88bc <__umodsi3>
   15f18:	1023883a 	mov	r17,r2
   15f1c:	b00b883a 	mov	r5,r22
   15f20:	8009883a 	mov	r4,r16
   15f24:	00088580 	call	8858 <__udivsi3>
   15f28:	8822943a 	slli	r17,r17,16
   15f2c:	1545383a 	mul	r2,r2,r21
   15f30:	a53fffcc 	andi	r20,r20,65535
   15f34:	a446b03a 	or	r3,r20,r17
   15f38:	18bfb02e 	bgeu	r3,r2,15dfc <__alt_data_end+0xf0015dfc>
   15f3c:	003fab06 	br	15dec <__alt_data_end+0xf0015dec>
   15f40:	2005883a 	mov	r2,r4
   15f44:	2807883a 	mov	r3,r5
   15f48:	dfc00b17 	ldw	ra,44(sp)
   15f4c:	df000a17 	ldw	fp,40(sp)
   15f50:	ddc00917 	ldw	r23,36(sp)
   15f54:	dd800817 	ldw	r22,32(sp)
   15f58:	dd400717 	ldw	r21,28(sp)
   15f5c:	dd000617 	ldw	r20,24(sp)
   15f60:	dcc00517 	ldw	r19,20(sp)
   15f64:	dc800417 	ldw	r18,16(sp)
   15f68:	dc400317 	ldw	r17,12(sp)
   15f6c:	dc000217 	ldw	r16,8(sp)
   15f70:	dec00c04 	addi	sp,sp,48
   15f74:	f800283a 	ret
   15f78:	04c03fc4 	movi	r19,255
   15f7c:	99c9803a 	cmpltu	r4,r19,r7
   15f80:	200890fa 	slli	r4,r4,3
   15f84:	003fa806 	br	15e28 <__alt_data_end+0xf0015e28>
   15f88:	00803fc4 	movi	r2,255
   15f8c:	14c5803a 	cmpltu	r2,r2,r19
   15f90:	100490fa 	slli	r2,r2,3
   15f94:	003fc006 	br	15e98 <__alt_data_end+0xf0015e98>
   15f98:	00804034 	movhi	r2,256
   15f9c:	10bfffc4 	addi	r2,r2,-1
   15fa0:	11808b36 	bltu	r2,r6,161d0 <__umoddi3+0x4f0>
   15fa4:	01000404 	movi	r4,16
   15fa8:	003f6406 	br	15d3c <__alt_data_end+0xf0015d3c>
   15fac:	34c4d83a 	srl	r2,r6,r19
   15fb0:	3d0e983a 	sll	r7,r7,r20
   15fb4:	8cf8d83a 	srl	fp,r17,r19
   15fb8:	8d10983a 	sll	r8,r17,r20
   15fbc:	38aab03a 	or	r21,r7,r2
   15fc0:	a82cd43a 	srli	r22,r21,16
   15fc4:	84e2d83a 	srl	r17,r16,r19
   15fc8:	e009883a 	mov	r4,fp
   15fcc:	b00b883a 	mov	r5,r22
   15fd0:	8a22b03a 	or	r17,r17,r8
   15fd4:	3524983a 	sll	r18,r6,r20
   15fd8:	00088bc0 	call	88bc <__umodsi3>
   15fdc:	e009883a 	mov	r4,fp
   15fe0:	b00b883a 	mov	r5,r22
   15fe4:	102f883a 	mov	r23,r2
   15fe8:	00088580 	call	8858 <__udivsi3>
   15fec:	100d883a 	mov	r6,r2
   15ff0:	b808943a 	slli	r4,r23,16
   15ff4:	aa3fffcc 	andi	r8,r21,65535
   15ff8:	8804d43a 	srli	r2,r17,16
   15ffc:	41af383a 	mul	r23,r8,r6
   16000:	8520983a 	sll	r16,r16,r20
   16004:	1104b03a 	or	r2,r2,r4
   16008:	15c0042e 	bgeu	r2,r23,1601c <__umoddi3+0x33c>
   1600c:	1545883a 	add	r2,r2,r21
   16010:	30ffffc4 	addi	r3,r6,-1
   16014:	1540742e 	bgeu	r2,r21,161e8 <__umoddi3+0x508>
   16018:	180d883a 	mov	r6,r3
   1601c:	15efc83a 	sub	r23,r2,r23
   16020:	b00b883a 	mov	r5,r22
   16024:	b809883a 	mov	r4,r23
   16028:	d9800115 	stw	r6,4(sp)
   1602c:	da000015 	stw	r8,0(sp)
   16030:	00088bc0 	call	88bc <__umodsi3>
   16034:	b00b883a 	mov	r5,r22
   16038:	b809883a 	mov	r4,r23
   1603c:	1039883a 	mov	fp,r2
   16040:	00088580 	call	8858 <__udivsi3>
   16044:	da000017 	ldw	r8,0(sp)
   16048:	e038943a 	slli	fp,fp,16
   1604c:	100b883a 	mov	r5,r2
   16050:	4089383a 	mul	r4,r8,r2
   16054:	8a3fffcc 	andi	r8,r17,65535
   16058:	4710b03a 	or	r8,r8,fp
   1605c:	d9800117 	ldw	r6,4(sp)
   16060:	4100042e 	bgeu	r8,r4,16074 <__umoddi3+0x394>
   16064:	4551883a 	add	r8,r8,r21
   16068:	10bfffc4 	addi	r2,r2,-1
   1606c:	45405a2e 	bgeu	r8,r21,161d8 <__umoddi3+0x4f8>
   16070:	100b883a 	mov	r5,r2
   16074:	300c943a 	slli	r6,r6,16
   16078:	91ffffcc 	andi	r7,r18,65535
   1607c:	9004d43a 	srli	r2,r18,16
   16080:	314cb03a 	or	r6,r6,r5
   16084:	317fffcc 	andi	r5,r6,65535
   16088:	300cd43a 	srli	r6,r6,16
   1608c:	29d3383a 	mul	r9,r5,r7
   16090:	288b383a 	mul	r5,r5,r2
   16094:	31cf383a 	mul	r7,r6,r7
   16098:	4806d43a 	srli	r3,r9,16
   1609c:	4111c83a 	sub	r8,r8,r4
   160a0:	29cb883a 	add	r5,r5,r7
   160a4:	194b883a 	add	r5,r3,r5
   160a8:	3085383a 	mul	r2,r6,r2
   160ac:	29c0022e 	bgeu	r5,r7,160b8 <__umoddi3+0x3d8>
   160b0:	00c00074 	movhi	r3,1
   160b4:	10c5883a 	add	r2,r2,r3
   160b8:	2808d43a 	srli	r4,r5,16
   160bc:	280a943a 	slli	r5,r5,16
   160c0:	4a7fffcc 	andi	r9,r9,65535
   160c4:	2085883a 	add	r2,r4,r2
   160c8:	2a4b883a 	add	r5,r5,r9
   160cc:	40803636 	bltu	r8,r2,161a8 <__umoddi3+0x4c8>
   160d0:	40804d26 	beq	r8,r2,16208 <__umoddi3+0x528>
   160d4:	4089c83a 	sub	r4,r8,r2
   160d8:	280f883a 	mov	r7,r5
   160dc:	81cfc83a 	sub	r7,r16,r7
   160e0:	81c7803a 	cmpltu	r3,r16,r7
   160e4:	20c7c83a 	sub	r3,r4,r3
   160e8:	1cc4983a 	sll	r2,r3,r19
   160ec:	3d0ed83a 	srl	r7,r7,r20
   160f0:	1d06d83a 	srl	r3,r3,r20
   160f4:	11c4b03a 	or	r2,r2,r7
   160f8:	003f9306 	br	15f48 <__alt_data_end+0xf0015f48>
   160fc:	9ca6983a 	sll	r19,r19,r18
   16100:	88e8d83a 	srl	r20,r17,r3
   16104:	80c4d83a 	srl	r2,r16,r3
   16108:	982cd43a 	srli	r22,r19,16
   1610c:	8ca2983a 	sll	r17,r17,r18
   16110:	a009883a 	mov	r4,r20
   16114:	b00b883a 	mov	r5,r22
   16118:	1478b03a 	or	fp,r2,r17
   1611c:	00088bc0 	call	88bc <__umodsi3>
   16120:	a009883a 	mov	r4,r20
   16124:	b00b883a 	mov	r5,r22
   16128:	1023883a 	mov	r17,r2
   1612c:	00088580 	call	8858 <__udivsi3>
   16130:	9d7fffcc 	andi	r21,r19,65535
   16134:	880a943a 	slli	r5,r17,16
   16138:	e008d43a 	srli	r4,fp,16
   1613c:	a885383a 	mul	r2,r21,r2
   16140:	84a8983a 	sll	r20,r16,r18
   16144:	2148b03a 	or	r4,r4,r5
   16148:	2080042e 	bgeu	r4,r2,1615c <__umoddi3+0x47c>
   1614c:	24c9883a 	add	r4,r4,r19
   16150:	24c00236 	bltu	r4,r19,1615c <__umoddi3+0x47c>
   16154:	2080012e 	bgeu	r4,r2,1615c <__umoddi3+0x47c>
   16158:	24c9883a 	add	r4,r4,r19
   1615c:	20a3c83a 	sub	r17,r4,r2
   16160:	b00b883a 	mov	r5,r22
   16164:	8809883a 	mov	r4,r17
   16168:	00088bc0 	call	88bc <__umodsi3>
   1616c:	102f883a 	mov	r23,r2
   16170:	8809883a 	mov	r4,r17
   16174:	b00b883a 	mov	r5,r22
   16178:	00088580 	call	8858 <__udivsi3>
   1617c:	b82e943a 	slli	r23,r23,16
   16180:	a885383a 	mul	r2,r21,r2
   16184:	e13fffcc 	andi	r4,fp,65535
   16188:	25c8b03a 	or	r4,r4,r23
   1618c:	2080042e 	bgeu	r4,r2,161a0 <__umoddi3+0x4c0>
   16190:	24c9883a 	add	r4,r4,r19
   16194:	24c00236 	bltu	r4,r19,161a0 <__umoddi3+0x4c0>
   16198:	2080012e 	bgeu	r4,r2,161a0 <__umoddi3+0x4c0>
   1619c:	24c9883a 	add	r4,r4,r19
   161a0:	20a3c83a 	sub	r17,r4,r2
   161a4:	003f4806 	br	15ec8 <__alt_data_end+0xf0015ec8>
   161a8:	2c8fc83a 	sub	r7,r5,r18
   161ac:	1545c83a 	sub	r2,r2,r21
   161b0:	29cb803a 	cmpltu	r5,r5,r7
   161b4:	1145c83a 	sub	r2,r2,r5
   161b8:	4089c83a 	sub	r4,r8,r2
   161bc:	003fc706 	br	160dc <__alt_data_end+0xf00160dc>
   161c0:	01000604 	movi	r4,24
   161c4:	003f1806 	br	15e28 <__alt_data_end+0xf0015e28>
   161c8:	00800604 	movi	r2,24
   161cc:	003f3206 	br	15e98 <__alt_data_end+0xf0015e98>
   161d0:	01000604 	movi	r4,24
   161d4:	003ed906 	br	15d3c <__alt_data_end+0xf0015d3c>
   161d8:	413fa52e 	bgeu	r8,r4,16070 <__alt_data_end+0xf0016070>
   161dc:	297fff84 	addi	r5,r5,-2
   161e0:	4551883a 	add	r8,r8,r21
   161e4:	003fa306 	br	16074 <__alt_data_end+0xf0016074>
   161e8:	15ff8b2e 	bgeu	r2,r23,16018 <__alt_data_end+0xf0016018>
   161ec:	31bfff84 	addi	r6,r6,-2
   161f0:	1545883a 	add	r2,r2,r21
   161f4:	003f8906 	br	1601c <__alt_data_end+0xf001601c>
   161f8:	24c9883a 	add	r4,r4,r19
   161fc:	003eee06 	br	15db8 <__alt_data_end+0xf0015db8>
   16200:	8005883a 	mov	r2,r16
   16204:	003f1706 	br	15e64 <__alt_data_end+0xf0015e64>
   16208:	817fe736 	bltu	r16,r5,161a8 <__alt_data_end+0xf00161a8>
   1620c:	280f883a 	mov	r7,r5
   16210:	0009883a 	mov	r4,zero
   16214:	003fb106 	br	160dc <__alt_data_end+0xf00160dc>

00016218 <__adddf3>:
   16218:	02c00434 	movhi	r11,16
   1621c:	5affffc4 	addi	r11,r11,-1
   16220:	2806d7fa 	srli	r3,r5,31
   16224:	2ad4703a 	and	r10,r5,r11
   16228:	3ad2703a 	and	r9,r7,r11
   1622c:	3804d53a 	srli	r2,r7,20
   16230:	3018d77a 	srli	r12,r6,29
   16234:	280ad53a 	srli	r5,r5,20
   16238:	501490fa 	slli	r10,r10,3
   1623c:	2010d77a 	srli	r8,r4,29
   16240:	481290fa 	slli	r9,r9,3
   16244:	380ed7fa 	srli	r7,r7,31
   16248:	defffb04 	addi	sp,sp,-20
   1624c:	dc800215 	stw	r18,8(sp)
   16250:	dc400115 	stw	r17,4(sp)
   16254:	dc000015 	stw	r16,0(sp)
   16258:	dfc00415 	stw	ra,16(sp)
   1625c:	dcc00315 	stw	r19,12(sp)
   16260:	1c803fcc 	andi	r18,r3,255
   16264:	2c01ffcc 	andi	r16,r5,2047
   16268:	5210b03a 	or	r8,r10,r8
   1626c:	202290fa 	slli	r17,r4,3
   16270:	1081ffcc 	andi	r2,r2,2047
   16274:	4b12b03a 	or	r9,r9,r12
   16278:	300c90fa 	slli	r6,r6,3
   1627c:	91c07526 	beq	r18,r7,16454 <__adddf3+0x23c>
   16280:	8087c83a 	sub	r3,r16,r2
   16284:	00c0ab0e 	bge	zero,r3,16534 <__adddf3+0x31c>
   16288:	10002a1e 	bne	r2,zero,16334 <__adddf3+0x11c>
   1628c:	4984b03a 	or	r2,r9,r6
   16290:	1000961e 	bne	r2,zero,164ec <__adddf3+0x2d4>
   16294:	888001cc 	andi	r2,r17,7
   16298:	10000726 	beq	r2,zero,162b8 <__adddf3+0xa0>
   1629c:	888003cc 	andi	r2,r17,15
   162a0:	00c00104 	movi	r3,4
   162a4:	10c00426 	beq	r2,r3,162b8 <__adddf3+0xa0>
   162a8:	88c7883a 	add	r3,r17,r3
   162ac:	1c63803a 	cmpltu	r17,r3,r17
   162b0:	4451883a 	add	r8,r8,r17
   162b4:	1823883a 	mov	r17,r3
   162b8:	4080202c 	andhi	r2,r8,128
   162bc:	10005926 	beq	r2,zero,16424 <__adddf3+0x20c>
   162c0:	84000044 	addi	r16,r16,1
   162c4:	0081ffc4 	movi	r2,2047
   162c8:	8080ba26 	beq	r16,r2,165b4 <__adddf3+0x39c>
   162cc:	00bfe034 	movhi	r2,65408
   162d0:	10bfffc4 	addi	r2,r2,-1
   162d4:	4090703a 	and	r8,r8,r2
   162d8:	4004977a 	slli	r2,r8,29
   162dc:	4010927a 	slli	r8,r8,9
   162e0:	8822d0fa 	srli	r17,r17,3
   162e4:	8401ffcc 	andi	r16,r16,2047
   162e8:	4010d33a 	srli	r8,r8,12
   162ec:	9007883a 	mov	r3,r18
   162f0:	1444b03a 	or	r2,r2,r17
   162f4:	8401ffcc 	andi	r16,r16,2047
   162f8:	8020953a 	slli	r16,r16,20
   162fc:	18c03fcc 	andi	r3,r3,255
   16300:	01000434 	movhi	r4,16
   16304:	213fffc4 	addi	r4,r4,-1
   16308:	180697fa 	slli	r3,r3,31
   1630c:	4110703a 	and	r8,r8,r4
   16310:	4410b03a 	or	r8,r8,r16
   16314:	40c6b03a 	or	r3,r8,r3
   16318:	dfc00417 	ldw	ra,16(sp)
   1631c:	dcc00317 	ldw	r19,12(sp)
   16320:	dc800217 	ldw	r18,8(sp)
   16324:	dc400117 	ldw	r17,4(sp)
   16328:	dc000017 	ldw	r16,0(sp)
   1632c:	dec00504 	addi	sp,sp,20
   16330:	f800283a 	ret
   16334:	0081ffc4 	movi	r2,2047
   16338:	80bfd626 	beq	r16,r2,16294 <__alt_data_end+0xf0016294>
   1633c:	4a402034 	orhi	r9,r9,128
   16340:	00800e04 	movi	r2,56
   16344:	10c09f16 	blt	r2,r3,165c4 <__adddf3+0x3ac>
   16348:	008007c4 	movi	r2,31
   1634c:	10c0c216 	blt	r2,r3,16658 <__adddf3+0x440>
   16350:	00800804 	movi	r2,32
   16354:	10c5c83a 	sub	r2,r2,r3
   16358:	488a983a 	sll	r5,r9,r2
   1635c:	30c8d83a 	srl	r4,r6,r3
   16360:	3084983a 	sll	r2,r6,r2
   16364:	48c6d83a 	srl	r3,r9,r3
   16368:	290cb03a 	or	r6,r5,r4
   1636c:	1004c03a 	cmpne	r2,r2,zero
   16370:	308cb03a 	or	r6,r6,r2
   16374:	898dc83a 	sub	r6,r17,r6
   16378:	89a3803a 	cmpltu	r17,r17,r6
   1637c:	40d1c83a 	sub	r8,r8,r3
   16380:	4451c83a 	sub	r8,r8,r17
   16384:	3023883a 	mov	r17,r6
   16388:	4080202c 	andhi	r2,r8,128
   1638c:	10002326 	beq	r2,zero,1641c <__adddf3+0x204>
   16390:	04c02034 	movhi	r19,128
   16394:	9cffffc4 	addi	r19,r19,-1
   16398:	44e6703a 	and	r19,r8,r19
   1639c:	98007626 	beq	r19,zero,16578 <__adddf3+0x360>
   163a0:	9809883a 	mov	r4,r19
   163a4:	00086fc0 	call	86fc <__clzsi2>
   163a8:	10fffe04 	addi	r3,r2,-8
   163ac:	010007c4 	movi	r4,31
   163b0:	20c07716 	blt	r4,r3,16590 <__adddf3+0x378>
   163b4:	00800804 	movi	r2,32
   163b8:	10c5c83a 	sub	r2,r2,r3
   163bc:	8884d83a 	srl	r2,r17,r2
   163c0:	98d0983a 	sll	r8,r19,r3
   163c4:	88e2983a 	sll	r17,r17,r3
   163c8:	1204b03a 	or	r2,r2,r8
   163cc:	1c007416 	blt	r3,r16,165a0 <__adddf3+0x388>
   163d0:	1c21c83a 	sub	r16,r3,r16
   163d4:	82000044 	addi	r8,r16,1
   163d8:	00c007c4 	movi	r3,31
   163dc:	1a009116 	blt	r3,r8,16624 <__adddf3+0x40c>
   163e0:	00c00804 	movi	r3,32
   163e4:	1a07c83a 	sub	r3,r3,r8
   163e8:	8a08d83a 	srl	r4,r17,r8
   163ec:	88e2983a 	sll	r17,r17,r3
   163f0:	10c6983a 	sll	r3,r2,r3
   163f4:	1210d83a 	srl	r8,r2,r8
   163f8:	8804c03a 	cmpne	r2,r17,zero
   163fc:	1906b03a 	or	r3,r3,r4
   16400:	18a2b03a 	or	r17,r3,r2
   16404:	0021883a 	mov	r16,zero
   16408:	003fa206 	br	16294 <__alt_data_end+0xf0016294>
   1640c:	1890b03a 	or	r8,r3,r2
   16410:	40017d26 	beq	r8,zero,16a08 <__adddf3+0x7f0>
   16414:	1011883a 	mov	r8,r2
   16418:	1823883a 	mov	r17,r3
   1641c:	888001cc 	andi	r2,r17,7
   16420:	103f9e1e 	bne	r2,zero,1629c <__alt_data_end+0xf001629c>
   16424:	4004977a 	slli	r2,r8,29
   16428:	8822d0fa 	srli	r17,r17,3
   1642c:	4010d0fa 	srli	r8,r8,3
   16430:	9007883a 	mov	r3,r18
   16434:	1444b03a 	or	r2,r2,r17
   16438:	0101ffc4 	movi	r4,2047
   1643c:	81002426 	beq	r16,r4,164d0 <__adddf3+0x2b8>
   16440:	8120703a 	and	r16,r16,r4
   16444:	01000434 	movhi	r4,16
   16448:	213fffc4 	addi	r4,r4,-1
   1644c:	4110703a 	and	r8,r8,r4
   16450:	003fa806 	br	162f4 <__alt_data_end+0xf00162f4>
   16454:	8089c83a 	sub	r4,r16,r2
   16458:	01005e0e 	bge	zero,r4,165d4 <__adddf3+0x3bc>
   1645c:	10002b26 	beq	r2,zero,1650c <__adddf3+0x2f4>
   16460:	0081ffc4 	movi	r2,2047
   16464:	80bf8b26 	beq	r16,r2,16294 <__alt_data_end+0xf0016294>
   16468:	4a402034 	orhi	r9,r9,128
   1646c:	00800e04 	movi	r2,56
   16470:	1100a40e 	bge	r2,r4,16704 <__adddf3+0x4ec>
   16474:	498cb03a 	or	r6,r9,r6
   16478:	300ac03a 	cmpne	r5,r6,zero
   1647c:	0013883a 	mov	r9,zero
   16480:	2c4b883a 	add	r5,r5,r17
   16484:	2c63803a 	cmpltu	r17,r5,r17
   16488:	4a11883a 	add	r8,r9,r8
   1648c:	8a11883a 	add	r8,r17,r8
   16490:	2823883a 	mov	r17,r5
   16494:	4080202c 	andhi	r2,r8,128
   16498:	103fe026 	beq	r2,zero,1641c <__alt_data_end+0xf001641c>
   1649c:	84000044 	addi	r16,r16,1
   164a0:	0081ffc4 	movi	r2,2047
   164a4:	8080d226 	beq	r16,r2,167f0 <__adddf3+0x5d8>
   164a8:	00bfe034 	movhi	r2,65408
   164ac:	10bfffc4 	addi	r2,r2,-1
   164b0:	4090703a 	and	r8,r8,r2
   164b4:	880ad07a 	srli	r5,r17,1
   164b8:	400897fa 	slli	r4,r8,31
   164bc:	88c0004c 	andi	r3,r17,1
   164c0:	28e2b03a 	or	r17,r5,r3
   164c4:	4010d07a 	srli	r8,r8,1
   164c8:	2462b03a 	or	r17,r4,r17
   164cc:	003f7106 	br	16294 <__alt_data_end+0xf0016294>
   164d0:	4088b03a 	or	r4,r8,r2
   164d4:	20014526 	beq	r4,zero,169ec <__adddf3+0x7d4>
   164d8:	01000434 	movhi	r4,16
   164dc:	42000234 	orhi	r8,r8,8
   164e0:	213fffc4 	addi	r4,r4,-1
   164e4:	4110703a 	and	r8,r8,r4
   164e8:	003f8206 	br	162f4 <__alt_data_end+0xf00162f4>
   164ec:	18ffffc4 	addi	r3,r3,-1
   164f0:	1800491e 	bne	r3,zero,16618 <__adddf3+0x400>
   164f4:	898bc83a 	sub	r5,r17,r6
   164f8:	8963803a 	cmpltu	r17,r17,r5
   164fc:	4251c83a 	sub	r8,r8,r9
   16500:	4451c83a 	sub	r8,r8,r17
   16504:	2823883a 	mov	r17,r5
   16508:	003f9f06 	br	16388 <__alt_data_end+0xf0016388>
   1650c:	4984b03a 	or	r2,r9,r6
   16510:	103f6026 	beq	r2,zero,16294 <__alt_data_end+0xf0016294>
   16514:	213fffc4 	addi	r4,r4,-1
   16518:	2000931e 	bne	r4,zero,16768 <__adddf3+0x550>
   1651c:	898d883a 	add	r6,r17,r6
   16520:	3463803a 	cmpltu	r17,r6,r17
   16524:	4251883a 	add	r8,r8,r9
   16528:	8a11883a 	add	r8,r17,r8
   1652c:	3023883a 	mov	r17,r6
   16530:	003fd806 	br	16494 <__alt_data_end+0xf0016494>
   16534:	1800541e 	bne	r3,zero,16688 <__adddf3+0x470>
   16538:	80800044 	addi	r2,r16,1
   1653c:	1081ffcc 	andi	r2,r2,2047
   16540:	00c00044 	movi	r3,1
   16544:	1880a00e 	bge	r3,r2,167c8 <__adddf3+0x5b0>
   16548:	8989c83a 	sub	r4,r17,r6
   1654c:	8905803a 	cmpltu	r2,r17,r4
   16550:	4267c83a 	sub	r19,r8,r9
   16554:	98a7c83a 	sub	r19,r19,r2
   16558:	9880202c 	andhi	r2,r19,128
   1655c:	10006326 	beq	r2,zero,166ec <__adddf3+0x4d4>
   16560:	3463c83a 	sub	r17,r6,r17
   16564:	4a07c83a 	sub	r3,r9,r8
   16568:	344d803a 	cmpltu	r6,r6,r17
   1656c:	19a7c83a 	sub	r19,r3,r6
   16570:	3825883a 	mov	r18,r7
   16574:	983f8a1e 	bne	r19,zero,163a0 <__alt_data_end+0xf00163a0>
   16578:	8809883a 	mov	r4,r17
   1657c:	00086fc0 	call	86fc <__clzsi2>
   16580:	10800804 	addi	r2,r2,32
   16584:	10fffe04 	addi	r3,r2,-8
   16588:	010007c4 	movi	r4,31
   1658c:	20ff890e 	bge	r4,r3,163b4 <__alt_data_end+0xf00163b4>
   16590:	10bff604 	addi	r2,r2,-40
   16594:	8884983a 	sll	r2,r17,r2
   16598:	0023883a 	mov	r17,zero
   1659c:	1c3f8c0e 	bge	r3,r16,163d0 <__alt_data_end+0xf00163d0>
   165a0:	023fe034 	movhi	r8,65408
   165a4:	423fffc4 	addi	r8,r8,-1
   165a8:	80e1c83a 	sub	r16,r16,r3
   165ac:	1210703a 	and	r8,r2,r8
   165b0:	003f3806 	br	16294 <__alt_data_end+0xf0016294>
   165b4:	9007883a 	mov	r3,r18
   165b8:	0011883a 	mov	r8,zero
   165bc:	0005883a 	mov	r2,zero
   165c0:	003f4c06 	br	162f4 <__alt_data_end+0xf00162f4>
   165c4:	498cb03a 	or	r6,r9,r6
   165c8:	300cc03a 	cmpne	r6,r6,zero
   165cc:	0007883a 	mov	r3,zero
   165d0:	003f6806 	br	16374 <__alt_data_end+0xf0016374>
   165d4:	20009c1e 	bne	r4,zero,16848 <__adddf3+0x630>
   165d8:	80800044 	addi	r2,r16,1
   165dc:	1141ffcc 	andi	r5,r2,2047
   165e0:	01000044 	movi	r4,1
   165e4:	2140670e 	bge	r4,r5,16784 <__adddf3+0x56c>
   165e8:	0101ffc4 	movi	r4,2047
   165ec:	11007f26 	beq	r2,r4,167ec <__adddf3+0x5d4>
   165f0:	898d883a 	add	r6,r17,r6
   165f4:	4247883a 	add	r3,r8,r9
   165f8:	3451803a 	cmpltu	r8,r6,r17
   165fc:	40d1883a 	add	r8,r8,r3
   16600:	402297fa 	slli	r17,r8,31
   16604:	300cd07a 	srli	r6,r6,1
   16608:	4010d07a 	srli	r8,r8,1
   1660c:	1021883a 	mov	r16,r2
   16610:	89a2b03a 	or	r17,r17,r6
   16614:	003f1f06 	br	16294 <__alt_data_end+0xf0016294>
   16618:	0081ffc4 	movi	r2,2047
   1661c:	80bf481e 	bne	r16,r2,16340 <__alt_data_end+0xf0016340>
   16620:	003f1c06 	br	16294 <__alt_data_end+0xf0016294>
   16624:	843ff844 	addi	r16,r16,-31
   16628:	01000804 	movi	r4,32
   1662c:	1406d83a 	srl	r3,r2,r16
   16630:	41005026 	beq	r8,r4,16774 <__adddf3+0x55c>
   16634:	01001004 	movi	r4,64
   16638:	2211c83a 	sub	r8,r4,r8
   1663c:	1204983a 	sll	r2,r2,r8
   16640:	88a2b03a 	or	r17,r17,r2
   16644:	8822c03a 	cmpne	r17,r17,zero
   16648:	1c62b03a 	or	r17,r3,r17
   1664c:	0011883a 	mov	r8,zero
   16650:	0021883a 	mov	r16,zero
   16654:	003f7106 	br	1641c <__alt_data_end+0xf001641c>
   16658:	193ff804 	addi	r4,r3,-32
   1665c:	00800804 	movi	r2,32
   16660:	4908d83a 	srl	r4,r9,r4
   16664:	18804526 	beq	r3,r2,1677c <__adddf3+0x564>
   16668:	00801004 	movi	r2,64
   1666c:	10c5c83a 	sub	r2,r2,r3
   16670:	4886983a 	sll	r3,r9,r2
   16674:	198cb03a 	or	r6,r3,r6
   16678:	300cc03a 	cmpne	r6,r6,zero
   1667c:	218cb03a 	or	r6,r4,r6
   16680:	0007883a 	mov	r3,zero
   16684:	003f3b06 	br	16374 <__alt_data_end+0xf0016374>
   16688:	80002a26 	beq	r16,zero,16734 <__adddf3+0x51c>
   1668c:	0101ffc4 	movi	r4,2047
   16690:	11006826 	beq	r2,r4,16834 <__adddf3+0x61c>
   16694:	00c7c83a 	sub	r3,zero,r3
   16698:	42002034 	orhi	r8,r8,128
   1669c:	01000e04 	movi	r4,56
   166a0:	20c07c16 	blt	r4,r3,16894 <__adddf3+0x67c>
   166a4:	010007c4 	movi	r4,31
   166a8:	20c0da16 	blt	r4,r3,16a14 <__adddf3+0x7fc>
   166ac:	01000804 	movi	r4,32
   166b0:	20c9c83a 	sub	r4,r4,r3
   166b4:	4114983a 	sll	r10,r8,r4
   166b8:	88cad83a 	srl	r5,r17,r3
   166bc:	8908983a 	sll	r4,r17,r4
   166c0:	40c6d83a 	srl	r3,r8,r3
   166c4:	5162b03a 	or	r17,r10,r5
   166c8:	2008c03a 	cmpne	r4,r4,zero
   166cc:	8922b03a 	or	r17,r17,r4
   166d0:	3463c83a 	sub	r17,r6,r17
   166d4:	48c7c83a 	sub	r3,r9,r3
   166d8:	344d803a 	cmpltu	r6,r6,r17
   166dc:	1991c83a 	sub	r8,r3,r6
   166e0:	1021883a 	mov	r16,r2
   166e4:	3825883a 	mov	r18,r7
   166e8:	003f2706 	br	16388 <__alt_data_end+0xf0016388>
   166ec:	24d0b03a 	or	r8,r4,r19
   166f0:	40001b1e 	bne	r8,zero,16760 <__adddf3+0x548>
   166f4:	0005883a 	mov	r2,zero
   166f8:	0007883a 	mov	r3,zero
   166fc:	0021883a 	mov	r16,zero
   16700:	003f4d06 	br	16438 <__alt_data_end+0xf0016438>
   16704:	008007c4 	movi	r2,31
   16708:	11003c16 	blt	r2,r4,167fc <__adddf3+0x5e4>
   1670c:	00800804 	movi	r2,32
   16710:	1105c83a 	sub	r2,r2,r4
   16714:	488e983a 	sll	r7,r9,r2
   16718:	310ad83a 	srl	r5,r6,r4
   1671c:	3084983a 	sll	r2,r6,r2
   16720:	4912d83a 	srl	r9,r9,r4
   16724:	394ab03a 	or	r5,r7,r5
   16728:	1004c03a 	cmpne	r2,r2,zero
   1672c:	288ab03a 	or	r5,r5,r2
   16730:	003f5306 	br	16480 <__alt_data_end+0xf0016480>
   16734:	4448b03a 	or	r4,r8,r17
   16738:	20003e26 	beq	r4,zero,16834 <__adddf3+0x61c>
   1673c:	00c6303a 	nor	r3,zero,r3
   16740:	18003a1e 	bne	r3,zero,1682c <__adddf3+0x614>
   16744:	3463c83a 	sub	r17,r6,r17
   16748:	4a07c83a 	sub	r3,r9,r8
   1674c:	344d803a 	cmpltu	r6,r6,r17
   16750:	1991c83a 	sub	r8,r3,r6
   16754:	1021883a 	mov	r16,r2
   16758:	3825883a 	mov	r18,r7
   1675c:	003f0a06 	br	16388 <__alt_data_end+0xf0016388>
   16760:	2023883a 	mov	r17,r4
   16764:	003f0d06 	br	1639c <__alt_data_end+0xf001639c>
   16768:	0081ffc4 	movi	r2,2047
   1676c:	80bf3f1e 	bne	r16,r2,1646c <__alt_data_end+0xf001646c>
   16770:	003ec806 	br	16294 <__alt_data_end+0xf0016294>
   16774:	0005883a 	mov	r2,zero
   16778:	003fb106 	br	16640 <__alt_data_end+0xf0016640>
   1677c:	0007883a 	mov	r3,zero
   16780:	003fbc06 	br	16674 <__alt_data_end+0xf0016674>
   16784:	4444b03a 	or	r2,r8,r17
   16788:	8000871e 	bne	r16,zero,169a8 <__adddf3+0x790>
   1678c:	1000ba26 	beq	r2,zero,16a78 <__adddf3+0x860>
   16790:	4984b03a 	or	r2,r9,r6
   16794:	103ebf26 	beq	r2,zero,16294 <__alt_data_end+0xf0016294>
   16798:	8985883a 	add	r2,r17,r6
   1679c:	4247883a 	add	r3,r8,r9
   167a0:	1451803a 	cmpltu	r8,r2,r17
   167a4:	40d1883a 	add	r8,r8,r3
   167a8:	40c0202c 	andhi	r3,r8,128
   167ac:	1023883a 	mov	r17,r2
   167b0:	183f1a26 	beq	r3,zero,1641c <__alt_data_end+0xf001641c>
   167b4:	00bfe034 	movhi	r2,65408
   167b8:	10bfffc4 	addi	r2,r2,-1
   167bc:	2021883a 	mov	r16,r4
   167c0:	4090703a 	and	r8,r8,r2
   167c4:	003eb306 	br	16294 <__alt_data_end+0xf0016294>
   167c8:	4444b03a 	or	r2,r8,r17
   167cc:	8000291e 	bne	r16,zero,16874 <__adddf3+0x65c>
   167d0:	10004b1e 	bne	r2,zero,16900 <__adddf3+0x6e8>
   167d4:	4990b03a 	or	r8,r9,r6
   167d8:	40008b26 	beq	r8,zero,16a08 <__adddf3+0x7f0>
   167dc:	4811883a 	mov	r8,r9
   167e0:	3023883a 	mov	r17,r6
   167e4:	3825883a 	mov	r18,r7
   167e8:	003eaa06 	br	16294 <__alt_data_end+0xf0016294>
   167ec:	1021883a 	mov	r16,r2
   167f0:	0011883a 	mov	r8,zero
   167f4:	0005883a 	mov	r2,zero
   167f8:	003f0f06 	br	16438 <__alt_data_end+0xf0016438>
   167fc:	217ff804 	addi	r5,r4,-32
   16800:	00800804 	movi	r2,32
   16804:	494ad83a 	srl	r5,r9,r5
   16808:	20807d26 	beq	r4,r2,16a00 <__adddf3+0x7e8>
   1680c:	00801004 	movi	r2,64
   16810:	1109c83a 	sub	r4,r2,r4
   16814:	4912983a 	sll	r9,r9,r4
   16818:	498cb03a 	or	r6,r9,r6
   1681c:	300cc03a 	cmpne	r6,r6,zero
   16820:	298ab03a 	or	r5,r5,r6
   16824:	0013883a 	mov	r9,zero
   16828:	003f1506 	br	16480 <__alt_data_end+0xf0016480>
   1682c:	0101ffc4 	movi	r4,2047
   16830:	113f9a1e 	bne	r2,r4,1669c <__alt_data_end+0xf001669c>
   16834:	4811883a 	mov	r8,r9
   16838:	3023883a 	mov	r17,r6
   1683c:	1021883a 	mov	r16,r2
   16840:	3825883a 	mov	r18,r7
   16844:	003e9306 	br	16294 <__alt_data_end+0xf0016294>
   16848:	8000161e 	bne	r16,zero,168a4 <__adddf3+0x68c>
   1684c:	444ab03a 	or	r5,r8,r17
   16850:	28005126 	beq	r5,zero,16998 <__adddf3+0x780>
   16854:	0108303a 	nor	r4,zero,r4
   16858:	20004d1e 	bne	r4,zero,16990 <__adddf3+0x778>
   1685c:	89a3883a 	add	r17,r17,r6
   16860:	4253883a 	add	r9,r8,r9
   16864:	898d803a 	cmpltu	r6,r17,r6
   16868:	3251883a 	add	r8,r6,r9
   1686c:	1021883a 	mov	r16,r2
   16870:	003f0806 	br	16494 <__alt_data_end+0xf0016494>
   16874:	1000301e 	bne	r2,zero,16938 <__adddf3+0x720>
   16878:	4984b03a 	or	r2,r9,r6
   1687c:	10007126 	beq	r2,zero,16a44 <__adddf3+0x82c>
   16880:	4811883a 	mov	r8,r9
   16884:	3023883a 	mov	r17,r6
   16888:	3825883a 	mov	r18,r7
   1688c:	0401ffc4 	movi	r16,2047
   16890:	003e8006 	br	16294 <__alt_data_end+0xf0016294>
   16894:	4462b03a 	or	r17,r8,r17
   16898:	8822c03a 	cmpne	r17,r17,zero
   1689c:	0007883a 	mov	r3,zero
   168a0:	003f8b06 	br	166d0 <__alt_data_end+0xf00166d0>
   168a4:	0141ffc4 	movi	r5,2047
   168a8:	11403b26 	beq	r2,r5,16998 <__adddf3+0x780>
   168ac:	0109c83a 	sub	r4,zero,r4
   168b0:	42002034 	orhi	r8,r8,128
   168b4:	01400e04 	movi	r5,56
   168b8:	29006716 	blt	r5,r4,16a58 <__adddf3+0x840>
   168bc:	014007c4 	movi	r5,31
   168c0:	29007016 	blt	r5,r4,16a84 <__adddf3+0x86c>
   168c4:	01400804 	movi	r5,32
   168c8:	290bc83a 	sub	r5,r5,r4
   168cc:	4154983a 	sll	r10,r8,r5
   168d0:	890ed83a 	srl	r7,r17,r4
   168d4:	894a983a 	sll	r5,r17,r5
   168d8:	4108d83a 	srl	r4,r8,r4
   168dc:	51e2b03a 	or	r17,r10,r7
   168e0:	280ac03a 	cmpne	r5,r5,zero
   168e4:	8962b03a 	or	r17,r17,r5
   168e8:	89a3883a 	add	r17,r17,r6
   168ec:	2253883a 	add	r9,r4,r9
   168f0:	898d803a 	cmpltu	r6,r17,r6
   168f4:	3251883a 	add	r8,r6,r9
   168f8:	1021883a 	mov	r16,r2
   168fc:	003ee506 	br	16494 <__alt_data_end+0xf0016494>
   16900:	4984b03a 	or	r2,r9,r6
   16904:	103e6326 	beq	r2,zero,16294 <__alt_data_end+0xf0016294>
   16908:	8987c83a 	sub	r3,r17,r6
   1690c:	88c9803a 	cmpltu	r4,r17,r3
   16910:	4245c83a 	sub	r2,r8,r9
   16914:	1105c83a 	sub	r2,r2,r4
   16918:	1100202c 	andhi	r4,r2,128
   1691c:	203ebb26 	beq	r4,zero,1640c <__alt_data_end+0xf001640c>
   16920:	3463c83a 	sub	r17,r6,r17
   16924:	4a07c83a 	sub	r3,r9,r8
   16928:	344d803a 	cmpltu	r6,r6,r17
   1692c:	1991c83a 	sub	r8,r3,r6
   16930:	3825883a 	mov	r18,r7
   16934:	003e5706 	br	16294 <__alt_data_end+0xf0016294>
   16938:	4984b03a 	or	r2,r9,r6
   1693c:	10002e26 	beq	r2,zero,169f8 <__adddf3+0x7e0>
   16940:	4004d0fa 	srli	r2,r8,3
   16944:	8822d0fa 	srli	r17,r17,3
   16948:	4010977a 	slli	r8,r8,29
   1694c:	10c0022c 	andhi	r3,r2,8
   16950:	4462b03a 	or	r17,r8,r17
   16954:	18000826 	beq	r3,zero,16978 <__adddf3+0x760>
   16958:	4808d0fa 	srli	r4,r9,3
   1695c:	20c0022c 	andhi	r3,r4,8
   16960:	1800051e 	bne	r3,zero,16978 <__adddf3+0x760>
   16964:	300cd0fa 	srli	r6,r6,3
   16968:	4806977a 	slli	r3,r9,29
   1696c:	2005883a 	mov	r2,r4
   16970:	3825883a 	mov	r18,r7
   16974:	19a2b03a 	or	r17,r3,r6
   16978:	8810d77a 	srli	r8,r17,29
   1697c:	100490fa 	slli	r2,r2,3
   16980:	882290fa 	slli	r17,r17,3
   16984:	0401ffc4 	movi	r16,2047
   16988:	4090b03a 	or	r8,r8,r2
   1698c:	003e4106 	br	16294 <__alt_data_end+0xf0016294>
   16990:	0141ffc4 	movi	r5,2047
   16994:	117fc71e 	bne	r2,r5,168b4 <__alt_data_end+0xf00168b4>
   16998:	4811883a 	mov	r8,r9
   1699c:	3023883a 	mov	r17,r6
   169a0:	1021883a 	mov	r16,r2
   169a4:	003e3b06 	br	16294 <__alt_data_end+0xf0016294>
   169a8:	10002f26 	beq	r2,zero,16a68 <__adddf3+0x850>
   169ac:	4984b03a 	or	r2,r9,r6
   169b0:	10001126 	beq	r2,zero,169f8 <__adddf3+0x7e0>
   169b4:	4004d0fa 	srli	r2,r8,3
   169b8:	8822d0fa 	srli	r17,r17,3
   169bc:	4010977a 	slli	r8,r8,29
   169c0:	10c0022c 	andhi	r3,r2,8
   169c4:	4462b03a 	or	r17,r8,r17
   169c8:	183feb26 	beq	r3,zero,16978 <__alt_data_end+0xf0016978>
   169cc:	4808d0fa 	srli	r4,r9,3
   169d0:	20c0022c 	andhi	r3,r4,8
   169d4:	183fe81e 	bne	r3,zero,16978 <__alt_data_end+0xf0016978>
   169d8:	300cd0fa 	srli	r6,r6,3
   169dc:	4806977a 	slli	r3,r9,29
   169e0:	2005883a 	mov	r2,r4
   169e4:	19a2b03a 	or	r17,r3,r6
   169e8:	003fe306 	br	16978 <__alt_data_end+0xf0016978>
   169ec:	0011883a 	mov	r8,zero
   169f0:	0005883a 	mov	r2,zero
   169f4:	003e3f06 	br	162f4 <__alt_data_end+0xf00162f4>
   169f8:	0401ffc4 	movi	r16,2047
   169fc:	003e2506 	br	16294 <__alt_data_end+0xf0016294>
   16a00:	0013883a 	mov	r9,zero
   16a04:	003f8406 	br	16818 <__alt_data_end+0xf0016818>
   16a08:	0005883a 	mov	r2,zero
   16a0c:	0007883a 	mov	r3,zero
   16a10:	003e8906 	br	16438 <__alt_data_end+0xf0016438>
   16a14:	197ff804 	addi	r5,r3,-32
   16a18:	01000804 	movi	r4,32
   16a1c:	414ad83a 	srl	r5,r8,r5
   16a20:	19002426 	beq	r3,r4,16ab4 <__adddf3+0x89c>
   16a24:	01001004 	movi	r4,64
   16a28:	20c7c83a 	sub	r3,r4,r3
   16a2c:	40c6983a 	sll	r3,r8,r3
   16a30:	1c46b03a 	or	r3,r3,r17
   16a34:	1806c03a 	cmpne	r3,r3,zero
   16a38:	28e2b03a 	or	r17,r5,r3
   16a3c:	0007883a 	mov	r3,zero
   16a40:	003f2306 	br	166d0 <__alt_data_end+0xf00166d0>
   16a44:	0007883a 	mov	r3,zero
   16a48:	5811883a 	mov	r8,r11
   16a4c:	00bfffc4 	movi	r2,-1
   16a50:	0401ffc4 	movi	r16,2047
   16a54:	003e7806 	br	16438 <__alt_data_end+0xf0016438>
   16a58:	4462b03a 	or	r17,r8,r17
   16a5c:	8822c03a 	cmpne	r17,r17,zero
   16a60:	0009883a 	mov	r4,zero
   16a64:	003fa006 	br	168e8 <__alt_data_end+0xf00168e8>
   16a68:	4811883a 	mov	r8,r9
   16a6c:	3023883a 	mov	r17,r6
   16a70:	0401ffc4 	movi	r16,2047
   16a74:	003e0706 	br	16294 <__alt_data_end+0xf0016294>
   16a78:	4811883a 	mov	r8,r9
   16a7c:	3023883a 	mov	r17,r6
   16a80:	003e0406 	br	16294 <__alt_data_end+0xf0016294>
   16a84:	21fff804 	addi	r7,r4,-32
   16a88:	01400804 	movi	r5,32
   16a8c:	41ced83a 	srl	r7,r8,r7
   16a90:	21400a26 	beq	r4,r5,16abc <__adddf3+0x8a4>
   16a94:	01401004 	movi	r5,64
   16a98:	2909c83a 	sub	r4,r5,r4
   16a9c:	4108983a 	sll	r4,r8,r4
   16aa0:	2448b03a 	or	r4,r4,r17
   16aa4:	2008c03a 	cmpne	r4,r4,zero
   16aa8:	3922b03a 	or	r17,r7,r4
   16aac:	0009883a 	mov	r4,zero
   16ab0:	003f8d06 	br	168e8 <__alt_data_end+0xf00168e8>
   16ab4:	0007883a 	mov	r3,zero
   16ab8:	003fdd06 	br	16a30 <__alt_data_end+0xf0016a30>
   16abc:	0009883a 	mov	r4,zero
   16ac0:	003ff706 	br	16aa0 <__alt_data_end+0xf0016aa0>

00016ac4 <__eqdf2>:
   16ac4:	2804d53a 	srli	r2,r5,20
   16ac8:	3806d53a 	srli	r3,r7,20
   16acc:	02000434 	movhi	r8,16
   16ad0:	423fffc4 	addi	r8,r8,-1
   16ad4:	1081ffcc 	andi	r2,r2,2047
   16ad8:	0281ffc4 	movi	r10,2047
   16adc:	2a12703a 	and	r9,r5,r8
   16ae0:	18c1ffcc 	andi	r3,r3,2047
   16ae4:	3a10703a 	and	r8,r7,r8
   16ae8:	280ad7fa 	srli	r5,r5,31
   16aec:	380ed7fa 	srli	r7,r7,31
   16af0:	12801026 	beq	r2,r10,16b34 <__eqdf2+0x70>
   16af4:	0281ffc4 	movi	r10,2047
   16af8:	1a800a26 	beq	r3,r10,16b24 <__eqdf2+0x60>
   16afc:	10c00226 	beq	r2,r3,16b08 <__eqdf2+0x44>
   16b00:	00800044 	movi	r2,1
   16b04:	f800283a 	ret
   16b08:	4a3ffd1e 	bne	r9,r8,16b00 <__alt_data_end+0xf0016b00>
   16b0c:	21bffc1e 	bne	r4,r6,16b00 <__alt_data_end+0xf0016b00>
   16b10:	29c00c26 	beq	r5,r7,16b44 <__eqdf2+0x80>
   16b14:	103ffa1e 	bne	r2,zero,16b00 <__alt_data_end+0xf0016b00>
   16b18:	2244b03a 	or	r2,r4,r9
   16b1c:	1004c03a 	cmpne	r2,r2,zero
   16b20:	f800283a 	ret
   16b24:	3214b03a 	or	r10,r6,r8
   16b28:	503ff426 	beq	r10,zero,16afc <__alt_data_end+0xf0016afc>
   16b2c:	00800044 	movi	r2,1
   16b30:	f800283a 	ret
   16b34:	2254b03a 	or	r10,r4,r9
   16b38:	503fee26 	beq	r10,zero,16af4 <__alt_data_end+0xf0016af4>
   16b3c:	00800044 	movi	r2,1
   16b40:	f800283a 	ret
   16b44:	0005883a 	mov	r2,zero
   16b48:	f800283a 	ret

00016b4c <__floatunsidf>:
   16b4c:	defffe04 	addi	sp,sp,-8
   16b50:	dc000015 	stw	r16,0(sp)
   16b54:	dfc00115 	stw	ra,4(sp)
   16b58:	2021883a 	mov	r16,r4
   16b5c:	20002226 	beq	r4,zero,16be8 <__floatunsidf+0x9c>
   16b60:	00086fc0 	call	86fc <__clzsi2>
   16b64:	01010784 	movi	r4,1054
   16b68:	2089c83a 	sub	r4,r4,r2
   16b6c:	01810cc4 	movi	r6,1075
   16b70:	310dc83a 	sub	r6,r6,r4
   16b74:	00c007c4 	movi	r3,31
   16b78:	1980120e 	bge	r3,r6,16bc4 <__floatunsidf+0x78>
   16b7c:	00c104c4 	movi	r3,1043
   16b80:	1907c83a 	sub	r3,r3,r4
   16b84:	80ca983a 	sll	r5,r16,r3
   16b88:	00800434 	movhi	r2,16
   16b8c:	10bfffc4 	addi	r2,r2,-1
   16b90:	2101ffcc 	andi	r4,r4,2047
   16b94:	0021883a 	mov	r16,zero
   16b98:	288a703a 	and	r5,r5,r2
   16b9c:	2008953a 	slli	r4,r4,20
   16ba0:	00c00434 	movhi	r3,16
   16ba4:	18ffffc4 	addi	r3,r3,-1
   16ba8:	28c6703a 	and	r3,r5,r3
   16bac:	8005883a 	mov	r2,r16
   16bb0:	1906b03a 	or	r3,r3,r4
   16bb4:	dfc00117 	ldw	ra,4(sp)
   16bb8:	dc000017 	ldw	r16,0(sp)
   16bbc:	dec00204 	addi	sp,sp,8
   16bc0:	f800283a 	ret
   16bc4:	00c002c4 	movi	r3,11
   16bc8:	188bc83a 	sub	r5,r3,r2
   16bcc:	814ad83a 	srl	r5,r16,r5
   16bd0:	00c00434 	movhi	r3,16
   16bd4:	18ffffc4 	addi	r3,r3,-1
   16bd8:	81a0983a 	sll	r16,r16,r6
   16bdc:	2101ffcc 	andi	r4,r4,2047
   16be0:	28ca703a 	and	r5,r5,r3
   16be4:	003fed06 	br	16b9c <__alt_data_end+0xf0016b9c>
   16be8:	0009883a 	mov	r4,zero
   16bec:	000b883a 	mov	r5,zero
   16bf0:	003fea06 	br	16b9c <__alt_data_end+0xf0016b9c>

00016bf4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16bf4:	defffe04 	addi	sp,sp,-8
   16bf8:	dfc00115 	stw	ra,4(sp)
   16bfc:	df000015 	stw	fp,0(sp)
   16c00:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16c04:	d0a00f17 	ldw	r2,-32708(gp)
   16c08:	10000326 	beq	r2,zero,16c18 <alt_get_errno+0x24>
   16c0c:	d0a00f17 	ldw	r2,-32708(gp)
   16c10:	103ee83a 	callr	r2
   16c14:	00000106 	br	16c1c <alt_get_errno+0x28>
   16c18:	d0a04a04 	addi	r2,gp,-32472
}
   16c1c:	e037883a 	mov	sp,fp
   16c20:	dfc00117 	ldw	ra,4(sp)
   16c24:	df000017 	ldw	fp,0(sp)
   16c28:	dec00204 	addi	sp,sp,8
   16c2c:	f800283a 	ret

00016c30 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   16c30:	defffb04 	addi	sp,sp,-20
   16c34:	dfc00415 	stw	ra,16(sp)
   16c38:	df000315 	stw	fp,12(sp)
   16c3c:	df000304 	addi	fp,sp,12
   16c40:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   16c44:	e0bfff17 	ldw	r2,-4(fp)
   16c48:	10000616 	blt	r2,zero,16c64 <close+0x34>
   16c4c:	e0bfff17 	ldw	r2,-4(fp)
   16c50:	10c00324 	muli	r3,r2,12
   16c54:	00820034 	movhi	r2,2048
   16c58:	10849204 	addi	r2,r2,4680
   16c5c:	1885883a 	add	r2,r3,r2
   16c60:	00000106 	br	16c68 <close+0x38>
   16c64:	0005883a 	mov	r2,zero
   16c68:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   16c6c:	e0bffd17 	ldw	r2,-12(fp)
   16c70:	10001926 	beq	r2,zero,16cd8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   16c74:	e0bffd17 	ldw	r2,-12(fp)
   16c78:	10800017 	ldw	r2,0(r2)
   16c7c:	10800417 	ldw	r2,16(r2)
   16c80:	10000626 	beq	r2,zero,16c9c <close+0x6c>
   16c84:	e0bffd17 	ldw	r2,-12(fp)
   16c88:	10800017 	ldw	r2,0(r2)
   16c8c:	10800417 	ldw	r2,16(r2)
   16c90:	e13ffd17 	ldw	r4,-12(fp)
   16c94:	103ee83a 	callr	r2
   16c98:	00000106 	br	16ca0 <close+0x70>
   16c9c:	0005883a 	mov	r2,zero
   16ca0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   16ca4:	e13fff17 	ldw	r4,-4(fp)
   16ca8:	00172040 	call	17204 <alt_release_fd>
    if (rval < 0)
   16cac:	e0bffe17 	ldw	r2,-8(fp)
   16cb0:	1000070e 	bge	r2,zero,16cd0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   16cb4:	0016bf40 	call	16bf4 <alt_get_errno>
   16cb8:	1007883a 	mov	r3,r2
   16cbc:	e0bffe17 	ldw	r2,-8(fp)
   16cc0:	0085c83a 	sub	r2,zero,r2
   16cc4:	18800015 	stw	r2,0(r3)
      return -1;
   16cc8:	00bfffc4 	movi	r2,-1
   16ccc:	00000706 	br	16cec <close+0xbc>
    }
    return 0;
   16cd0:	0005883a 	mov	r2,zero
   16cd4:	00000506 	br	16cec <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   16cd8:	0016bf40 	call	16bf4 <alt_get_errno>
   16cdc:	1007883a 	mov	r3,r2
   16ce0:	00801444 	movi	r2,81
   16ce4:	18800015 	stw	r2,0(r3)
    return -1;
   16ce8:	00bfffc4 	movi	r2,-1
  }
}
   16cec:	e037883a 	mov	sp,fp
   16cf0:	dfc00117 	ldw	ra,4(sp)
   16cf4:	df000017 	ldw	fp,0(sp)
   16cf8:	dec00204 	addi	sp,sp,8
   16cfc:	f800283a 	ret

00016d00 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   16d00:	defffc04 	addi	sp,sp,-16
   16d04:	df000315 	stw	fp,12(sp)
   16d08:	df000304 	addi	fp,sp,12
   16d0c:	e13ffd15 	stw	r4,-12(fp)
   16d10:	e17ffe15 	stw	r5,-8(fp)
   16d14:	e1bfff15 	stw	r6,-4(fp)
  return len;
   16d18:	e0bfff17 	ldw	r2,-4(fp)
}
   16d1c:	e037883a 	mov	sp,fp
   16d20:	df000017 	ldw	fp,0(sp)
   16d24:	dec00104 	addi	sp,sp,4
   16d28:	f800283a 	ret

00016d2c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16d2c:	defffe04 	addi	sp,sp,-8
   16d30:	dfc00115 	stw	ra,4(sp)
   16d34:	df000015 	stw	fp,0(sp)
   16d38:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16d3c:	d0a00f17 	ldw	r2,-32708(gp)
   16d40:	10000326 	beq	r2,zero,16d50 <alt_get_errno+0x24>
   16d44:	d0a00f17 	ldw	r2,-32708(gp)
   16d48:	103ee83a 	callr	r2
   16d4c:	00000106 	br	16d54 <alt_get_errno+0x28>
   16d50:	d0a04a04 	addi	r2,gp,-32472
}
   16d54:	e037883a 	mov	sp,fp
   16d58:	dfc00117 	ldw	ra,4(sp)
   16d5c:	df000017 	ldw	fp,0(sp)
   16d60:	dec00204 	addi	sp,sp,8
   16d64:	f800283a 	ret

00016d68 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   16d68:	defffb04 	addi	sp,sp,-20
   16d6c:	dfc00415 	stw	ra,16(sp)
   16d70:	df000315 	stw	fp,12(sp)
   16d74:	df000304 	addi	fp,sp,12
   16d78:	e13ffe15 	stw	r4,-8(fp)
   16d7c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   16d80:	e0bffe17 	ldw	r2,-8(fp)
   16d84:	10000616 	blt	r2,zero,16da0 <fstat+0x38>
   16d88:	e0bffe17 	ldw	r2,-8(fp)
   16d8c:	10c00324 	muli	r3,r2,12
   16d90:	00820034 	movhi	r2,2048
   16d94:	10849204 	addi	r2,r2,4680
   16d98:	1885883a 	add	r2,r3,r2
   16d9c:	00000106 	br	16da4 <fstat+0x3c>
   16da0:	0005883a 	mov	r2,zero
   16da4:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   16da8:	e0bffd17 	ldw	r2,-12(fp)
   16dac:	10001026 	beq	r2,zero,16df0 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   16db0:	e0bffd17 	ldw	r2,-12(fp)
   16db4:	10800017 	ldw	r2,0(r2)
   16db8:	10800817 	ldw	r2,32(r2)
   16dbc:	10000726 	beq	r2,zero,16ddc <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   16dc0:	e0bffd17 	ldw	r2,-12(fp)
   16dc4:	10800017 	ldw	r2,0(r2)
   16dc8:	10800817 	ldw	r2,32(r2)
   16dcc:	e17fff17 	ldw	r5,-4(fp)
   16dd0:	e13ffd17 	ldw	r4,-12(fp)
   16dd4:	103ee83a 	callr	r2
   16dd8:	00000a06 	br	16e04 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   16ddc:	e0bfff17 	ldw	r2,-4(fp)
   16de0:	00c80004 	movi	r3,8192
   16de4:	10c00115 	stw	r3,4(r2)
      return 0;
   16de8:	0005883a 	mov	r2,zero
   16dec:	00000506 	br	16e04 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   16df0:	0016d2c0 	call	16d2c <alt_get_errno>
   16df4:	1007883a 	mov	r3,r2
   16df8:	00801444 	movi	r2,81
   16dfc:	18800015 	stw	r2,0(r3)
    return -1;
   16e00:	00bfffc4 	movi	r2,-1
  }
}
   16e04:	e037883a 	mov	sp,fp
   16e08:	dfc00117 	ldw	ra,4(sp)
   16e0c:	df000017 	ldw	fp,0(sp)
   16e10:	dec00204 	addi	sp,sp,8
   16e14:	f800283a 	ret

00016e18 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16e18:	defffe04 	addi	sp,sp,-8
   16e1c:	dfc00115 	stw	ra,4(sp)
   16e20:	df000015 	stw	fp,0(sp)
   16e24:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16e28:	d0a00f17 	ldw	r2,-32708(gp)
   16e2c:	10000326 	beq	r2,zero,16e3c <alt_get_errno+0x24>
   16e30:	d0a00f17 	ldw	r2,-32708(gp)
   16e34:	103ee83a 	callr	r2
   16e38:	00000106 	br	16e40 <alt_get_errno+0x28>
   16e3c:	d0a04a04 	addi	r2,gp,-32472
}
   16e40:	e037883a 	mov	sp,fp
   16e44:	dfc00117 	ldw	ra,4(sp)
   16e48:	df000017 	ldw	fp,0(sp)
   16e4c:	dec00204 	addi	sp,sp,8
   16e50:	f800283a 	ret

00016e54 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   16e54:	deffed04 	addi	sp,sp,-76
   16e58:	dfc01215 	stw	ra,72(sp)
   16e5c:	df001115 	stw	fp,68(sp)
   16e60:	df001104 	addi	fp,sp,68
   16e64:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   16e68:	e0bfff17 	ldw	r2,-4(fp)
   16e6c:	10000616 	blt	r2,zero,16e88 <isatty+0x34>
   16e70:	e0bfff17 	ldw	r2,-4(fp)
   16e74:	10c00324 	muli	r3,r2,12
   16e78:	00820034 	movhi	r2,2048
   16e7c:	10849204 	addi	r2,r2,4680
   16e80:	1885883a 	add	r2,r3,r2
   16e84:	00000106 	br	16e8c <isatty+0x38>
   16e88:	0005883a 	mov	r2,zero
   16e8c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   16e90:	e0bfef17 	ldw	r2,-68(fp)
   16e94:	10000e26 	beq	r2,zero,16ed0 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   16e98:	e0bfef17 	ldw	r2,-68(fp)
   16e9c:	10800017 	ldw	r2,0(r2)
   16ea0:	10800817 	ldw	r2,32(r2)
   16ea4:	1000021e 	bne	r2,zero,16eb0 <isatty+0x5c>
    {
      return 1;
   16ea8:	00800044 	movi	r2,1
   16eac:	00000d06 	br	16ee4 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   16eb0:	e0bff004 	addi	r2,fp,-64
   16eb4:	100b883a 	mov	r5,r2
   16eb8:	e13fff17 	ldw	r4,-4(fp)
   16ebc:	0016d680 	call	16d68 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   16ec0:	e0bff117 	ldw	r2,-60(fp)
   16ec4:	10880020 	cmpeqi	r2,r2,8192
   16ec8:	10803fcc 	andi	r2,r2,255
   16ecc:	00000506 	br	16ee4 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   16ed0:	0016e180 	call	16e18 <alt_get_errno>
   16ed4:	1007883a 	mov	r3,r2
   16ed8:	00801444 	movi	r2,81
   16edc:	18800015 	stw	r2,0(r3)
    return 0;
   16ee0:	0005883a 	mov	r2,zero
  }
}
   16ee4:	e037883a 	mov	sp,fp
   16ee8:	dfc00117 	ldw	ra,4(sp)
   16eec:	df000017 	ldw	fp,0(sp)
   16ef0:	dec00204 	addi	sp,sp,8
   16ef4:	f800283a 	ret

00016ef8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16ef8:	defffe04 	addi	sp,sp,-8
   16efc:	dfc00115 	stw	ra,4(sp)
   16f00:	df000015 	stw	fp,0(sp)
   16f04:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16f08:	d0a00f17 	ldw	r2,-32708(gp)
   16f0c:	10000326 	beq	r2,zero,16f1c <alt_get_errno+0x24>
   16f10:	d0a00f17 	ldw	r2,-32708(gp)
   16f14:	103ee83a 	callr	r2
   16f18:	00000106 	br	16f20 <alt_get_errno+0x28>
   16f1c:	d0a04a04 	addi	r2,gp,-32472
}
   16f20:	e037883a 	mov	sp,fp
   16f24:	dfc00117 	ldw	ra,4(sp)
   16f28:	df000017 	ldw	fp,0(sp)
   16f2c:	dec00204 	addi	sp,sp,8
   16f30:	f800283a 	ret

00016f34 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   16f34:	defff904 	addi	sp,sp,-28
   16f38:	dfc00615 	stw	ra,24(sp)
   16f3c:	df000515 	stw	fp,20(sp)
   16f40:	df000504 	addi	fp,sp,20
   16f44:	e13ffd15 	stw	r4,-12(fp)
   16f48:	e17ffe15 	stw	r5,-8(fp)
   16f4c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   16f50:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   16f54:	e0bffd17 	ldw	r2,-12(fp)
   16f58:	10000616 	blt	r2,zero,16f74 <lseek+0x40>
   16f5c:	e0bffd17 	ldw	r2,-12(fp)
   16f60:	10c00324 	muli	r3,r2,12
   16f64:	00820034 	movhi	r2,2048
   16f68:	10849204 	addi	r2,r2,4680
   16f6c:	1885883a 	add	r2,r3,r2
   16f70:	00000106 	br	16f78 <lseek+0x44>
   16f74:	0005883a 	mov	r2,zero
   16f78:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   16f7c:	e0bffc17 	ldw	r2,-16(fp)
   16f80:	10001026 	beq	r2,zero,16fc4 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   16f84:	e0bffc17 	ldw	r2,-16(fp)
   16f88:	10800017 	ldw	r2,0(r2)
   16f8c:	10800717 	ldw	r2,28(r2)
   16f90:	10000926 	beq	r2,zero,16fb8 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   16f94:	e0bffc17 	ldw	r2,-16(fp)
   16f98:	10800017 	ldw	r2,0(r2)
   16f9c:	10800717 	ldw	r2,28(r2)
   16fa0:	e1bfff17 	ldw	r6,-4(fp)
   16fa4:	e17ffe17 	ldw	r5,-8(fp)
   16fa8:	e13ffc17 	ldw	r4,-16(fp)
   16fac:	103ee83a 	callr	r2
   16fb0:	e0bffb15 	stw	r2,-20(fp)
   16fb4:	00000506 	br	16fcc <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   16fb8:	00bfde84 	movi	r2,-134
   16fbc:	e0bffb15 	stw	r2,-20(fp)
   16fc0:	00000206 	br	16fcc <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   16fc4:	00bfebc4 	movi	r2,-81
   16fc8:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   16fcc:	e0bffb17 	ldw	r2,-20(fp)
   16fd0:	1000070e 	bge	r2,zero,16ff0 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   16fd4:	0016ef80 	call	16ef8 <alt_get_errno>
   16fd8:	1007883a 	mov	r3,r2
   16fdc:	e0bffb17 	ldw	r2,-20(fp)
   16fe0:	0085c83a 	sub	r2,zero,r2
   16fe4:	18800015 	stw	r2,0(r3)
    rc = -1;
   16fe8:	00bfffc4 	movi	r2,-1
   16fec:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   16ff0:	e0bffb17 	ldw	r2,-20(fp)
}
   16ff4:	e037883a 	mov	sp,fp
   16ff8:	dfc00117 	ldw	ra,4(sp)
   16ffc:	df000017 	ldw	fp,0(sp)
   17000:	dec00204 	addi	sp,sp,8
   17004:	f800283a 	ret

00017008 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   17008:	defffd04 	addi	sp,sp,-12
   1700c:	dfc00215 	stw	ra,8(sp)
   17010:	df000115 	stw	fp,4(sp)
   17014:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   17018:	0009883a 	mov	r4,zero
   1701c:	00174800 	call	17480 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   17020:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   17024:	00174b80 	call	174b8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   17028:	01820034 	movhi	r6,2048
   1702c:	31818804 	addi	r6,r6,1568
   17030:	01420034 	movhi	r5,2048
   17034:	29418804 	addi	r5,r5,1568
   17038:	01020034 	movhi	r4,2048
   1703c:	21018804 	addi	r4,r4,1568
   17040:	001d5800 	call	1d580 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   17044:	001d2b00 	call	1d2b0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   17048:	010000b4 	movhi	r4,2
   1704c:	2134c404 	addi	r4,r4,-11504
   17050:	001e5d80 	call	1e5d8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   17054:	d0a04c17 	ldw	r2,-32464(gp)
   17058:	d0e04d17 	ldw	r3,-32460(gp)
   1705c:	d1204e17 	ldw	r4,-32456(gp)
   17060:	200d883a 	mov	r6,r4
   17064:	180b883a 	mov	r5,r3
   17068:	1009883a 	mov	r4,r2
   1706c:	00067f00 	call	67f0 <main>
   17070:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   17074:	01000044 	movi	r4,1
   17078:	0016c300 	call	16c30 <close>
  exit (result);
   1707c:	e13fff17 	ldw	r4,-4(fp)
   17080:	001e5ec0 	call	1e5ec <exit>

00017084 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   17084:	defffe04 	addi	sp,sp,-8
   17088:	df000115 	stw	fp,4(sp)
   1708c:	df000104 	addi	fp,sp,4
   17090:	e13fff15 	stw	r4,-4(fp)
}
   17094:	0001883a 	nop
   17098:	e037883a 	mov	sp,fp
   1709c:	df000017 	ldw	fp,0(sp)
   170a0:	dec00104 	addi	sp,sp,4
   170a4:	f800283a 	ret

000170a8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   170a8:	defffe04 	addi	sp,sp,-8
   170ac:	df000115 	stw	fp,4(sp)
   170b0:	df000104 	addi	fp,sp,4
   170b4:	e13fff15 	stw	r4,-4(fp)
}
   170b8:	0001883a 	nop
   170bc:	e037883a 	mov	sp,fp
   170c0:	df000017 	ldw	fp,0(sp)
   170c4:	dec00104 	addi	sp,sp,4
   170c8:	f800283a 	ret

000170cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   170cc:	defffe04 	addi	sp,sp,-8
   170d0:	dfc00115 	stw	ra,4(sp)
   170d4:	df000015 	stw	fp,0(sp)
   170d8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   170dc:	d0a00f17 	ldw	r2,-32708(gp)
   170e0:	10000326 	beq	r2,zero,170f0 <alt_get_errno+0x24>
   170e4:	d0a00f17 	ldw	r2,-32708(gp)
   170e8:	103ee83a 	callr	r2
   170ec:	00000106 	br	170f4 <alt_get_errno+0x28>
   170f0:	d0a04a04 	addi	r2,gp,-32472
}
   170f4:	e037883a 	mov	sp,fp
   170f8:	dfc00117 	ldw	ra,4(sp)
   170fc:	df000017 	ldw	fp,0(sp)
   17100:	dec00204 	addi	sp,sp,8
   17104:	f800283a 	ret

00017108 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   17108:	defff904 	addi	sp,sp,-28
   1710c:	dfc00615 	stw	ra,24(sp)
   17110:	df000515 	stw	fp,20(sp)
   17114:	df000504 	addi	fp,sp,20
   17118:	e13ffd15 	stw	r4,-12(fp)
   1711c:	e17ffe15 	stw	r5,-8(fp)
   17120:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   17124:	e0bffd17 	ldw	r2,-12(fp)
   17128:	10000616 	blt	r2,zero,17144 <read+0x3c>
   1712c:	e0bffd17 	ldw	r2,-12(fp)
   17130:	10c00324 	muli	r3,r2,12
   17134:	00820034 	movhi	r2,2048
   17138:	10849204 	addi	r2,r2,4680
   1713c:	1885883a 	add	r2,r3,r2
   17140:	00000106 	br	17148 <read+0x40>
   17144:	0005883a 	mov	r2,zero
   17148:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   1714c:	e0bffb17 	ldw	r2,-20(fp)
   17150:	10002226 	beq	r2,zero,171dc <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   17154:	e0bffb17 	ldw	r2,-20(fp)
   17158:	10800217 	ldw	r2,8(r2)
   1715c:	108000cc 	andi	r2,r2,3
   17160:	10800060 	cmpeqi	r2,r2,1
   17164:	1000181e 	bne	r2,zero,171c8 <read+0xc0>
        (fd->dev->read))
   17168:	e0bffb17 	ldw	r2,-20(fp)
   1716c:	10800017 	ldw	r2,0(r2)
   17170:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   17174:	10001426 	beq	r2,zero,171c8 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   17178:	e0bffb17 	ldw	r2,-20(fp)
   1717c:	10800017 	ldw	r2,0(r2)
   17180:	10800517 	ldw	r2,20(r2)
   17184:	e0ffff17 	ldw	r3,-4(fp)
   17188:	180d883a 	mov	r6,r3
   1718c:	e17ffe17 	ldw	r5,-8(fp)
   17190:	e13ffb17 	ldw	r4,-20(fp)
   17194:	103ee83a 	callr	r2
   17198:	e0bffc15 	stw	r2,-16(fp)
   1719c:	e0bffc17 	ldw	r2,-16(fp)
   171a0:	1000070e 	bge	r2,zero,171c0 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   171a4:	00170cc0 	call	170cc <alt_get_errno>
   171a8:	1007883a 	mov	r3,r2
   171ac:	e0bffc17 	ldw	r2,-16(fp)
   171b0:	0085c83a 	sub	r2,zero,r2
   171b4:	18800015 	stw	r2,0(r3)
          return -1;
   171b8:	00bfffc4 	movi	r2,-1
   171bc:	00000c06 	br	171f0 <read+0xe8>
        }
        return rval;
   171c0:	e0bffc17 	ldw	r2,-16(fp)
   171c4:	00000a06 	br	171f0 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   171c8:	00170cc0 	call	170cc <alt_get_errno>
   171cc:	1007883a 	mov	r3,r2
   171d0:	00800344 	movi	r2,13
   171d4:	18800015 	stw	r2,0(r3)
   171d8:	00000406 	br	171ec <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   171dc:	00170cc0 	call	170cc <alt_get_errno>
   171e0:	1007883a 	mov	r3,r2
   171e4:	00801444 	movi	r2,81
   171e8:	18800015 	stw	r2,0(r3)
  }
  return -1;
   171ec:	00bfffc4 	movi	r2,-1
}
   171f0:	e037883a 	mov	sp,fp
   171f4:	dfc00117 	ldw	ra,4(sp)
   171f8:	df000017 	ldw	fp,0(sp)
   171fc:	dec00204 	addi	sp,sp,8
   17200:	f800283a 	ret

00017204 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   17204:	defffe04 	addi	sp,sp,-8
   17208:	df000115 	stw	fp,4(sp)
   1720c:	df000104 	addi	fp,sp,4
   17210:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   17214:	e0bfff17 	ldw	r2,-4(fp)
   17218:	108000d0 	cmplti	r2,r2,3
   1721c:	10000d1e 	bne	r2,zero,17254 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   17220:	00820034 	movhi	r2,2048
   17224:	10849204 	addi	r2,r2,4680
   17228:	e0ffff17 	ldw	r3,-4(fp)
   1722c:	18c00324 	muli	r3,r3,12
   17230:	10c5883a 	add	r2,r2,r3
   17234:	10800204 	addi	r2,r2,8
   17238:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   1723c:	00820034 	movhi	r2,2048
   17240:	10849204 	addi	r2,r2,4680
   17244:	e0ffff17 	ldw	r3,-4(fp)
   17248:	18c00324 	muli	r3,r3,12
   1724c:	10c5883a 	add	r2,r2,r3
   17250:	10000015 	stw	zero,0(r2)
  }
}
   17254:	0001883a 	nop
   17258:	e037883a 	mov	sp,fp
   1725c:	df000017 	ldw	fp,0(sp)
   17260:	dec00104 	addi	sp,sp,4
   17264:	f800283a 	ret

00017268 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   17268:	defff904 	addi	sp,sp,-28
   1726c:	df000615 	stw	fp,24(sp)
   17270:	df000604 	addi	fp,sp,24
   17274:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17278:	0005303a 	rdctl	r2,status
   1727c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17280:	e0fffe17 	ldw	r3,-8(fp)
   17284:	00bfff84 	movi	r2,-2
   17288:	1884703a 	and	r2,r3,r2
   1728c:	1001703a 	wrctl	status,r2
  
  return context;
   17290:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   17294:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   17298:	d0a01117 	ldw	r2,-32700(gp)
   1729c:	10c000c4 	addi	r3,r2,3
   172a0:	00bfff04 	movi	r2,-4
   172a4:	1884703a 	and	r2,r3,r2
   172a8:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   172ac:	d0e01117 	ldw	r3,-32700(gp)
   172b0:	e0bfff17 	ldw	r2,-4(fp)
   172b4:	1887883a 	add	r3,r3,r2
   172b8:	00840034 	movhi	r2,4096
   172bc:	10800004 	addi	r2,r2,0
   172c0:	10c0062e 	bgeu	r2,r3,172dc <sbrk+0x74>
   172c4:	e0bffb17 	ldw	r2,-20(fp)
   172c8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   172cc:	e0bffa17 	ldw	r2,-24(fp)
   172d0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   172d4:	00bfffc4 	movi	r2,-1
   172d8:	00000b06 	br	17308 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   172dc:	d0a01117 	ldw	r2,-32700(gp)
   172e0:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   172e4:	d0e01117 	ldw	r3,-32700(gp)
   172e8:	e0bfff17 	ldw	r2,-4(fp)
   172ec:	1885883a 	add	r2,r3,r2
   172f0:	d0a01115 	stw	r2,-32700(gp)
   172f4:	e0bffb17 	ldw	r2,-20(fp)
   172f8:	e0bffc15 	stw	r2,-16(fp)
   172fc:	e0bffc17 	ldw	r2,-16(fp)
   17300:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   17304:	e0bffd17 	ldw	r2,-12(fp)
} 
   17308:	e037883a 	mov	sp,fp
   1730c:	df000017 	ldw	fp,0(sp)
   17310:	dec00104 	addi	sp,sp,4
   17314:	f800283a 	ret

00017318 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17318:	defffe04 	addi	sp,sp,-8
   1731c:	dfc00115 	stw	ra,4(sp)
   17320:	df000015 	stw	fp,0(sp)
   17324:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17328:	d0a00f17 	ldw	r2,-32708(gp)
   1732c:	10000326 	beq	r2,zero,1733c <alt_get_errno+0x24>
   17330:	d0a00f17 	ldw	r2,-32708(gp)
   17334:	103ee83a 	callr	r2
   17338:	00000106 	br	17340 <alt_get_errno+0x28>
   1733c:	d0a04a04 	addi	r2,gp,-32472
}
   17340:	e037883a 	mov	sp,fp
   17344:	dfc00117 	ldw	ra,4(sp)
   17348:	df000017 	ldw	fp,0(sp)
   1734c:	dec00204 	addi	sp,sp,8
   17350:	f800283a 	ret

00017354 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   17354:	defff904 	addi	sp,sp,-28
   17358:	dfc00615 	stw	ra,24(sp)
   1735c:	df000515 	stw	fp,20(sp)
   17360:	df000504 	addi	fp,sp,20
   17364:	e13ffd15 	stw	r4,-12(fp)
   17368:	e17ffe15 	stw	r5,-8(fp)
   1736c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   17370:	e0bffd17 	ldw	r2,-12(fp)
   17374:	10000616 	blt	r2,zero,17390 <write+0x3c>
   17378:	e0bffd17 	ldw	r2,-12(fp)
   1737c:	10c00324 	muli	r3,r2,12
   17380:	00820034 	movhi	r2,2048
   17384:	10849204 	addi	r2,r2,4680
   17388:	1885883a 	add	r2,r3,r2
   1738c:	00000106 	br	17394 <write+0x40>
   17390:	0005883a 	mov	r2,zero
   17394:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   17398:	e0bffb17 	ldw	r2,-20(fp)
   1739c:	10002126 	beq	r2,zero,17424 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   173a0:	e0bffb17 	ldw	r2,-20(fp)
   173a4:	10800217 	ldw	r2,8(r2)
   173a8:	108000cc 	andi	r2,r2,3
   173ac:	10001826 	beq	r2,zero,17410 <write+0xbc>
   173b0:	e0bffb17 	ldw	r2,-20(fp)
   173b4:	10800017 	ldw	r2,0(r2)
   173b8:	10800617 	ldw	r2,24(r2)
   173bc:	10001426 	beq	r2,zero,17410 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   173c0:	e0bffb17 	ldw	r2,-20(fp)
   173c4:	10800017 	ldw	r2,0(r2)
   173c8:	10800617 	ldw	r2,24(r2)
   173cc:	e0ffff17 	ldw	r3,-4(fp)
   173d0:	180d883a 	mov	r6,r3
   173d4:	e17ffe17 	ldw	r5,-8(fp)
   173d8:	e13ffb17 	ldw	r4,-20(fp)
   173dc:	103ee83a 	callr	r2
   173e0:	e0bffc15 	stw	r2,-16(fp)
   173e4:	e0bffc17 	ldw	r2,-16(fp)
   173e8:	1000070e 	bge	r2,zero,17408 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   173ec:	00173180 	call	17318 <alt_get_errno>
   173f0:	1007883a 	mov	r3,r2
   173f4:	e0bffc17 	ldw	r2,-16(fp)
   173f8:	0085c83a 	sub	r2,zero,r2
   173fc:	18800015 	stw	r2,0(r3)
        return -1;
   17400:	00bfffc4 	movi	r2,-1
   17404:	00000c06 	br	17438 <write+0xe4>
      }
      return rval;
   17408:	e0bffc17 	ldw	r2,-16(fp)
   1740c:	00000a06 	br	17438 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   17410:	00173180 	call	17318 <alt_get_errno>
   17414:	1007883a 	mov	r3,r2
   17418:	00800344 	movi	r2,13
   1741c:	18800015 	stw	r2,0(r3)
   17420:	00000406 	br	17434 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   17424:	00173180 	call	17318 <alt_get_errno>
   17428:	1007883a 	mov	r3,r2
   1742c:	00801444 	movi	r2,81
   17430:	18800015 	stw	r2,0(r3)
  }
  return -1;
   17434:	00bfffc4 	movi	r2,-1
}
   17438:	e037883a 	mov	sp,fp
   1743c:	dfc00117 	ldw	ra,4(sp)
   17440:	df000017 	ldw	fp,0(sp)
   17444:	dec00204 	addi	sp,sp,8
   17448:	f800283a 	ret

0001744c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   1744c:	defffd04 	addi	sp,sp,-12
   17450:	dfc00215 	stw	ra,8(sp)
   17454:	df000115 	stw	fp,4(sp)
   17458:	df000104 	addi	fp,sp,4
   1745c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   17460:	d1600c04 	addi	r5,gp,-32720
   17464:	e13fff17 	ldw	r4,-4(fp)
   17468:	001d20c0 	call	1d20c <alt_dev_llist_insert>
}
   1746c:	e037883a 	mov	sp,fp
   17470:	dfc00117 	ldw	ra,4(sp)
   17474:	df000017 	ldw	fp,0(sp)
   17478:	dec00204 	addi	sp,sp,8
   1747c:	f800283a 	ret

00017480 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   17480:	defffd04 	addi	sp,sp,-12
   17484:	dfc00215 	stw	ra,8(sp)
   17488:	df000115 	stw	fp,4(sp)
   1748c:	df000104 	addi	fp,sp,4
   17490:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   17494:	001da240 	call	1da24 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   17498:	00800044 	movi	r2,1
   1749c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   174a0:	0001883a 	nop
   174a4:	e037883a 	mov	sp,fp
   174a8:	dfc00117 	ldw	ra,4(sp)
   174ac:	df000017 	ldw	fp,0(sp)
   174b0:	dec00204 	addi	sp,sp,8
   174b4:	f800283a 	ret

000174b8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   174b8:	defffd04 	addi	sp,sp,-12
   174bc:	dfc00215 	stw	ra,8(sp)
   174c0:	df000115 	stw	fp,4(sp)
   174c4:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   174c8:	01c0fa04 	movi	r7,1000
   174cc:	000d883a 	mov	r6,zero
   174d0:	000b883a 	mov	r5,zero
   174d4:	01000134 	movhi	r4,4
   174d8:	210c1004 	addi	r4,r4,12352
   174dc:	001aea00 	call	1aea0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   174e0:	01020034 	movhi	r4,2048
   174e4:	2104f204 	addi	r4,r4,5064
   174e8:	00178400 	call	17840 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   174ec:	01800144 	movi	r6,5
   174f0:	000b883a 	mov	r5,zero
   174f4:	01020034 	movhi	r4,2048
   174f8:	21053304 	addi	r4,r4,5324
   174fc:	00196500 	call	19650 <altera_avalon_jtag_uart_init>
   17500:	01020034 	movhi	r4,2048
   17504:	21052904 	addi	r4,r4,5284
   17508:	001744c0 	call	1744c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   1750c:	01020034 	movhi	r4,2048
   17510:	21094b04 	addi	r4,r4,9516
   17514:	001ac940 	call	1ac94 <altera_avalon_lcd_16207_init>
   17518:	01020034 	movhi	r4,2048
   1751c:	21094104 	addi	r4,r4,9476
   17520:	001744c0 	call	1744c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   17524:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   17528:	018000c4 	movi	r6,3
   1752c:	000b883a 	mov	r5,zero
   17530:	01020034 	movhi	r4,2048
   17534:	21099304 	addi	r4,r4,9804
   17538:	001b0240 	call	1b024 <altera_avalon_uart_init>
   1753c:	01020034 	movhi	r4,2048
   17540:	21098904 	addi	r4,r4,9764
   17544:	001744c0 	call	1744c <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   17548:	01020034 	movhi	r4,2048
   1754c:	2109ba04 	addi	r4,r4,9960
   17550:	001b9100 	call	1b910 <alt_up_ps2_init>
   17554:	01020034 	movhi	r4,2048
   17558:	2109ba04 	addi	r4,r4,9960
   1755c:	001744c0 	call	1744c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   17560:	00820034 	movhi	r2,2048
   17564:	1089c804 	addi	r2,r2,10016
   17568:	10800a17 	ldw	r2,40(r2)
   1756c:	10800104 	addi	r2,r2,4
   17570:	10800017 	ldw	r2,0(r2)
   17574:	10ffffcc 	andi	r3,r2,65535
   17578:	00820034 	movhi	r2,2048
   1757c:	1089c804 	addi	r2,r2,10016
   17580:	10c00c15 	stw	r3,48(r2)
   17584:	00820034 	movhi	r2,2048
   17588:	1089c804 	addi	r2,r2,10016
   1758c:	10800a17 	ldw	r2,40(r2)
   17590:	10800104 	addi	r2,r2,4
   17594:	10800017 	ldw	r2,0(r2)
   17598:	1006d43a 	srli	r3,r2,16
   1759c:	00820034 	movhi	r2,2048
   175a0:	1089c804 	addi	r2,r2,10016
   175a4:	10c00d15 	stw	r3,52(r2)
   175a8:	00820034 	movhi	r2,2048
   175ac:	1089c804 	addi	r2,r2,10016
   175b0:	10800c17 	ldw	r2,48(r2)
   175b4:	10801068 	cmpgeui	r2,r2,65
   175b8:	1000081e 	bne	r2,zero,175dc <alt_sys_init+0x124>
   175bc:	00820034 	movhi	r2,2048
   175c0:	1089c804 	addi	r2,r2,10016
   175c4:	00c00fc4 	movi	r3,63
   175c8:	10c00f15 	stw	r3,60(r2)
   175cc:	00820034 	movhi	r2,2048
   175d0:	1089c804 	addi	r2,r2,10016
   175d4:	00c00184 	movi	r3,6
   175d8:	10c01015 	stw	r3,64(r2)
   175dc:	00820034 	movhi	r2,2048
   175e0:	1089c804 	addi	r2,r2,10016
   175e4:	10800d17 	ldw	r2,52(r2)
   175e8:	10800868 	cmpgeui	r2,r2,33
   175ec:	1000041e 	bne	r2,zero,17600 <alt_sys_init+0x148>
   175f0:	00820034 	movhi	r2,2048
   175f4:	1089c804 	addi	r2,r2,10016
   175f8:	00c007c4 	movi	r3,31
   175fc:	10c01115 	stw	r3,68(r2)
   17600:	01020034 	movhi	r4,2048
   17604:	2109c804 	addi	r4,r4,10016
   17608:	001be980 	call	1be98 <alt_up_char_buffer_init>
   1760c:	01020034 	movhi	r4,2048
   17610:	2109c804 	addi	r4,r4,10016
   17614:	001744c0 	call	1744c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   17618:	00820034 	movhi	r2,2048
   1761c:	1089da04 	addi	r2,r2,10088
   17620:	10800a17 	ldw	r2,40(r2)
   17624:	10800017 	ldw	r2,0(r2)
   17628:	1007883a 	mov	r3,r2
   1762c:	00820034 	movhi	r2,2048
   17630:	1089da04 	addi	r2,r2,10088
   17634:	10c00b15 	stw	r3,44(r2)
   17638:	00820034 	movhi	r2,2048
   1763c:	1089da04 	addi	r2,r2,10088
   17640:	10800a17 	ldw	r2,40(r2)
   17644:	10800104 	addi	r2,r2,4
   17648:	10800017 	ldw	r2,0(r2)
   1764c:	1007883a 	mov	r3,r2
   17650:	00820034 	movhi	r2,2048
   17654:	1089da04 	addi	r2,r2,10088
   17658:	10c00c15 	stw	r3,48(r2)
   1765c:	00820034 	movhi	r2,2048
   17660:	1089da04 	addi	r2,r2,10088
   17664:	10800a17 	ldw	r2,40(r2)
   17668:	10800204 	addi	r2,r2,8
   1766c:	10800017 	ldw	r2,0(r2)
   17670:	10ffffcc 	andi	r3,r2,65535
   17674:	00820034 	movhi	r2,2048
   17678:	1089da04 	addi	r2,r2,10088
   1767c:	10c00f15 	stw	r3,60(r2)
   17680:	00820034 	movhi	r2,2048
   17684:	1089da04 	addi	r2,r2,10088
   17688:	10800a17 	ldw	r2,40(r2)
   1768c:	10800204 	addi	r2,r2,8
   17690:	10800017 	ldw	r2,0(r2)
   17694:	1006d43a 	srli	r3,r2,16
   17698:	00820034 	movhi	r2,2048
   1769c:	1089da04 	addi	r2,r2,10088
   176a0:	10c01015 	stw	r3,64(r2)
   176a4:	00820034 	movhi	r2,2048
   176a8:	1089da04 	addi	r2,r2,10088
   176ac:	10800a17 	ldw	r2,40(r2)
   176b0:	10800304 	addi	r2,r2,12
   176b4:	10800017 	ldw	r2,0(r2)
   176b8:	1005d07a 	srai	r2,r2,1
   176bc:	10c0004c 	andi	r3,r2,1
   176c0:	00820034 	movhi	r2,2048
   176c4:	1089da04 	addi	r2,r2,10088
   176c8:	10c00d15 	stw	r3,52(r2)
   176cc:	00820034 	movhi	r2,2048
   176d0:	1089da04 	addi	r2,r2,10088
   176d4:	10800a17 	ldw	r2,40(r2)
   176d8:	10800304 	addi	r2,r2,12
   176dc:	10800017 	ldw	r2,0(r2)
   176e0:	1005d13a 	srai	r2,r2,4
   176e4:	10c003cc 	andi	r3,r2,15
   176e8:	00820034 	movhi	r2,2048
   176ec:	1089da04 	addi	r2,r2,10088
   176f0:	10c00e15 	stw	r3,56(r2)
   176f4:	00820034 	movhi	r2,2048
   176f8:	1089da04 	addi	r2,r2,10088
   176fc:	10800a17 	ldw	r2,40(r2)
   17700:	10800304 	addi	r2,r2,12
   17704:	10800017 	ldw	r2,0(r2)
   17708:	1005d43a 	srai	r2,r2,16
   1770c:	e0bfff05 	stb	r2,-4(fp)
   17710:	00820034 	movhi	r2,2048
   17714:	1089da04 	addi	r2,r2,10088
   17718:	10800a17 	ldw	r2,40(r2)
   1771c:	10800304 	addi	r2,r2,12
   17720:	10800017 	ldw	r2,0(r2)
   17724:	1004d63a 	srli	r2,r2,24
   17728:	e0bfff45 	stb	r2,-3(fp)
   1772c:	00820034 	movhi	r2,2048
   17730:	1089da04 	addi	r2,r2,10088
   17734:	10800e17 	ldw	r2,56(r2)
   17738:	10800058 	cmpnei	r2,r2,1
   1773c:	1000041e 	bne	r2,zero,17750 <alt_sys_init+0x298>
   17740:	00820034 	movhi	r2,2048
   17744:	1089da04 	addi	r2,r2,10088
   17748:	10001115 	stw	zero,68(r2)
   1774c:	00000e06 	br	17788 <alt_sys_init+0x2d0>
   17750:	00820034 	movhi	r2,2048
   17754:	1089da04 	addi	r2,r2,10088
   17758:	10800e17 	ldw	r2,56(r2)
   1775c:	10800098 	cmpnei	r2,r2,2
   17760:	1000051e 	bne	r2,zero,17778 <alt_sys_init+0x2c0>
   17764:	00820034 	movhi	r2,2048
   17768:	1089da04 	addi	r2,r2,10088
   1776c:	00c00044 	movi	r3,1
   17770:	10c01115 	stw	r3,68(r2)
   17774:	00000406 	br	17788 <alt_sys_init+0x2d0>
   17778:	00820034 	movhi	r2,2048
   1777c:	1089da04 	addi	r2,r2,10088
   17780:	00c00084 	movi	r3,2
   17784:	10c01115 	stw	r3,68(r2)
   17788:	e0bfff03 	ldbu	r2,-4(fp)
   1778c:	00c00804 	movi	r3,32
   17790:	1885c83a 	sub	r2,r3,r2
   17794:	00ffffc4 	movi	r3,-1
   17798:	1886d83a 	srl	r3,r3,r2
   1779c:	00820034 	movhi	r2,2048
   177a0:	1089da04 	addi	r2,r2,10088
   177a4:	10c01215 	stw	r3,72(r2)
   177a8:	e0ffff03 	ldbu	r3,-4(fp)
   177ac:	00820034 	movhi	r2,2048
   177b0:	1089da04 	addi	r2,r2,10088
   177b4:	10801117 	ldw	r2,68(r2)
   177b8:	1887883a 	add	r3,r3,r2
   177bc:	00820034 	movhi	r2,2048
   177c0:	1089da04 	addi	r2,r2,10088
   177c4:	10c01315 	stw	r3,76(r2)
   177c8:	e0bfff43 	ldbu	r2,-3(fp)
   177cc:	00c00804 	movi	r3,32
   177d0:	1885c83a 	sub	r2,r3,r2
   177d4:	00ffffc4 	movi	r3,-1
   177d8:	1886d83a 	srl	r3,r3,r2
   177dc:	00820034 	movhi	r2,2048
   177e0:	1089da04 	addi	r2,r2,10088
   177e4:	10c01415 	stw	r3,80(r2)
   177e8:	01020034 	movhi	r4,2048
   177ec:	2109da04 	addi	r4,r4,10088
   177f0:	001744c0 	call	1744c <alt_dev_reg>
}
   177f4:	0001883a 	nop
   177f8:	e037883a 	mov	sp,fp
   177fc:	dfc00117 	ldw	ra,4(sp)
   17800:	df000017 	ldw	fp,0(sp)
   17804:	dec00204 	addi	sp,sp,8
   17808:	f800283a 	ret

0001780c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   1780c:	defffd04 	addi	sp,sp,-12
   17810:	dfc00215 	stw	ra,8(sp)
   17814:	df000115 	stw	fp,4(sp)
   17818:	df000104 	addi	fp,sp,4
   1781c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   17820:	d1601304 	addi	r5,gp,-32692
   17824:	e13fff17 	ldw	r4,-4(fp)
   17828:	001d20c0 	call	1d20c <alt_dev_llist_insert>
}
   1782c:	e037883a 	mov	sp,fp
   17830:	dfc00117 	ldw	ra,4(sp)
   17834:	df000017 	ldw	fp,0(sp)
   17838:	dec00204 	addi	sp,sp,8
   1783c:	f800283a 	ret

00017840 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   17840:	defffc04 	addi	sp,sp,-16
   17844:	dfc00315 	stw	ra,12(sp)
   17848:	df000215 	stw	fp,8(sp)
   1784c:	df000204 	addi	fp,sp,8
   17850:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   17854:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   17858:	e13fff17 	ldw	r4,-4(fp)
   1785c:	0018ca40 	call	18ca4 <alt_read_cfi_width>
   17860:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   17864:	e0bffe17 	ldw	r2,-8(fp)
   17868:	1000031e 	bne	r2,zero,17878 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   1786c:	e13fff17 	ldw	r4,-4(fp)
   17870:	00183fc0 	call	183fc <alt_set_flash_width_func>
   17874:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   17878:	e0bffe17 	ldw	r2,-8(fp)
   1787c:	1000031e 	bne	r2,zero,1788c <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   17880:	e13fff17 	ldw	r4,-4(fp)
   17884:	00186dc0 	call	186dc <alt_read_cfi_table>
   17888:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   1788c:	e0bffe17 	ldw	r2,-8(fp)
   17890:	1000031e 	bne	r2,zero,178a0 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   17894:	e13fff17 	ldw	r4,-4(fp)
   17898:	00185c00 	call	185c0 <alt_set_flash_algorithm_func>
   1789c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   178a0:	e0bffe17 	ldw	r2,-8(fp)
   178a4:	1000041e 	bne	r2,zero,178b8 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   178a8:	e0bfff17 	ldw	r2,-4(fp)
   178ac:	1009883a 	mov	r4,r2
   178b0:	001780c0 	call	1780c <alt_flash_device_register>
   178b4:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   178b8:	e0bffe17 	ldw	r2,-8(fp)
}
   178bc:	e037883a 	mov	sp,fp
   178c0:	dfc00117 	ldw	ra,4(sp)
   178c4:	df000017 	ldw	fp,0(sp)
   178c8:	dec00204 	addi	sp,sp,8
   178cc:	f800283a 	ret

000178d0 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   178d0:	defff104 	addi	sp,sp,-60
   178d4:	dfc00e15 	stw	ra,56(sp)
   178d8:	df000d15 	stw	fp,52(sp)
   178dc:	df000d04 	addi	fp,sp,52
   178e0:	e13ffc15 	stw	r4,-16(fp)
   178e4:	e17ffd15 	stw	r5,-12(fp)
   178e8:	e1bffe15 	stw	r6,-8(fp)
   178ec:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   178f0:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   178f4:	e0bfff17 	ldw	r2,-4(fp)
   178f8:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   178fc:	e0bffd17 	ldw	r2,-12(fp)
   17900:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17904:	e0bffc17 	ldw	r2,-16(fp)
   17908:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   1790c:	e03ff515 	stw	zero,-44(fp)
   17910:	00008706 	br	17b30 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   17914:	e0fffa17 	ldw	r3,-24(fp)
   17918:	e0bff517 	ldw	r2,-44(fp)
   1791c:	1004913a 	slli	r2,r2,4
   17920:	1885883a 	add	r2,r3,r2
   17924:	10800d04 	addi	r2,r2,52
   17928:	10800017 	ldw	r2,0(r2)
   1792c:	e0fffd17 	ldw	r3,-12(fp)
   17930:	18807c16 	blt	r3,r2,17b24 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   17934:	e0fffa17 	ldw	r3,-24(fp)
   17938:	e0bff517 	ldw	r2,-44(fp)
   1793c:	1004913a 	slli	r2,r2,4
   17940:	1885883a 	add	r2,r3,r2
   17944:	10800d04 	addi	r2,r2,52
   17948:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   1794c:	e13ffa17 	ldw	r4,-24(fp)
   17950:	e0bff517 	ldw	r2,-44(fp)
   17954:	1004913a 	slli	r2,r2,4
   17958:	2085883a 	add	r2,r4,r2
   1795c:	10800e04 	addi	r2,r2,56
   17960:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   17964:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   17968:	e0fffd17 	ldw	r3,-12(fp)
   1796c:	18806d0e 	bge	r3,r2,17b24 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   17970:	e0fffa17 	ldw	r3,-24(fp)
   17974:	e0bff517 	ldw	r2,-44(fp)
   17978:	1004913a 	slli	r2,r2,4
   1797c:	1885883a 	add	r2,r3,r2
   17980:	10800d04 	addi	r2,r2,52
   17984:	10800017 	ldw	r2,0(r2)
   17988:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   1798c:	e03ff615 	stw	zero,-40(fp)
   17990:	00005c06 	br	17b04 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   17994:	e0fffd17 	ldw	r3,-12(fp)
   17998:	e0bff717 	ldw	r2,-36(fp)
   1799c:	18804d16 	blt	r3,r2,17ad4 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   179a0:	e0fffa17 	ldw	r3,-24(fp)
   179a4:	e0bff517 	ldw	r2,-44(fp)
   179a8:	10800104 	addi	r2,r2,4
   179ac:	1004913a 	slli	r2,r2,4
   179b0:	1885883a 	add	r2,r3,r2
   179b4:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   179b8:	e0bff717 	ldw	r2,-36(fp)
   179bc:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   179c0:	e0fffd17 	ldw	r3,-12(fp)
   179c4:	1880430e 	bge	r3,r2,17ad4 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   179c8:	e0fffa17 	ldw	r3,-24(fp)
   179cc:	e0bff517 	ldw	r2,-44(fp)
   179d0:	10800104 	addi	r2,r2,4
   179d4:	1004913a 	slli	r2,r2,4
   179d8:	1885883a 	add	r2,r3,r2
   179dc:	10c00017 	ldw	r3,0(r2)
   179e0:	e0bff717 	ldw	r2,-36(fp)
   179e4:	1887883a 	add	r3,r3,r2
   179e8:	e0bffd17 	ldw	r2,-12(fp)
   179ec:	1885c83a 	sub	r2,r3,r2
   179f0:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   179f4:	e0fffb17 	ldw	r3,-20(fp)
   179f8:	e0bfff17 	ldw	r2,-4(fp)
   179fc:	1880010e 	bge	r3,r2,17a04 <alt_flash_cfi_write+0x134>
   17a00:	1805883a 	mov	r2,r3
   17a04:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   17a08:	e0bffa17 	ldw	r2,-24(fp)
   17a0c:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   17a10:	e0bffd17 	ldw	r2,-12(fp)
   17a14:	1885883a 	add	r2,r3,r2
   17a18:	e0fffb17 	ldw	r3,-20(fp)
   17a1c:	180d883a 	mov	r6,r3
   17a20:	100b883a 	mov	r5,r2
   17a24:	e13ffe17 	ldw	r4,-8(fp)
   17a28:	00089140 	call	8914 <memcmp>
   17a2c:	10001326 	beq	r2,zero,17a7c <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   17a30:	e0bffa17 	ldw	r2,-24(fp)
   17a34:	10800817 	ldw	r2,32(r2)
   17a38:	e0fffa17 	ldw	r3,-24(fp)
   17a3c:	e17ff717 	ldw	r5,-36(fp)
   17a40:	1809883a 	mov	r4,r3
   17a44:	103ee83a 	callr	r2
   17a48:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   17a4c:	e0bff417 	ldw	r2,-48(fp)
   17a50:	10000a1e 	bne	r2,zero,17a7c <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   17a54:	e0bffa17 	ldw	r2,-24(fp)
   17a58:	10800917 	ldw	r2,36(r2)
   17a5c:	e13ffa17 	ldw	r4,-24(fp)
   17a60:	e0fffb17 	ldw	r3,-20(fp)
   17a64:	d8c00015 	stw	r3,0(sp)
   17a68:	e1fffe17 	ldw	r7,-8(fp)
   17a6c:	e1bffd17 	ldw	r6,-12(fp)
   17a70:	e17ff717 	ldw	r5,-36(fp)
   17a74:	103ee83a 	callr	r2
   17a78:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   17a7c:	e0ffff17 	ldw	r3,-4(fp)
   17a80:	e0bffb17 	ldw	r2,-20(fp)
   17a84:	18802e26 	beq	r3,r2,17b40 <alt_flash_cfi_write+0x270>
   17a88:	e0bff417 	ldw	r2,-48(fp)
   17a8c:	10002c1e 	bne	r2,zero,17b40 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   17a90:	e0ffff17 	ldw	r3,-4(fp)
   17a94:	e0bffb17 	ldw	r2,-20(fp)
   17a98:	1885c83a 	sub	r2,r3,r2
   17a9c:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   17aa0:	e0fffa17 	ldw	r3,-24(fp)
   17aa4:	e0bff517 	ldw	r2,-44(fp)
   17aa8:	10800104 	addi	r2,r2,4
   17aac:	1004913a 	slli	r2,r2,4
   17ab0:	1885883a 	add	r2,r3,r2
   17ab4:	10c00017 	ldw	r3,0(r2)
   17ab8:	e0bff717 	ldw	r2,-36(fp)
   17abc:	1885883a 	add	r2,r3,r2
   17ac0:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   17ac4:	e0bffb17 	ldw	r2,-20(fp)
   17ac8:	e0fffe17 	ldw	r3,-8(fp)
   17acc:	1885883a 	add	r2,r3,r2
   17ad0:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   17ad4:	e0fffa17 	ldw	r3,-24(fp)
   17ad8:	e0bff517 	ldw	r2,-44(fp)
   17adc:	10800104 	addi	r2,r2,4
   17ae0:	1004913a 	slli	r2,r2,4
   17ae4:	1885883a 	add	r2,r3,r2
   17ae8:	10800017 	ldw	r2,0(r2)
   17aec:	e0fff717 	ldw	r3,-36(fp)
   17af0:	1885883a 	add	r2,r3,r2
   17af4:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   17af8:	e0bff617 	ldw	r2,-40(fp)
   17afc:	10800044 	addi	r2,r2,1
   17b00:	e0bff615 	stw	r2,-40(fp)
   17b04:	e0fffa17 	ldw	r3,-24(fp)
   17b08:	e0bff517 	ldw	r2,-44(fp)
   17b0c:	1004913a 	slli	r2,r2,4
   17b10:	1885883a 	add	r2,r3,r2
   17b14:	10800f04 	addi	r2,r2,60
   17b18:	10800017 	ldw	r2,0(r2)
   17b1c:	e0fff617 	ldw	r3,-40(fp)
   17b20:	18bf9c16 	blt	r3,r2,17994 <__alt_data_end+0xf0017994>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   17b24:	e0bff517 	ldw	r2,-44(fp)
   17b28:	10800044 	addi	r2,r2,1
   17b2c:	e0bff515 	stw	r2,-44(fp)
   17b30:	e0bffa17 	ldw	r2,-24(fp)
   17b34:	10800c17 	ldw	r2,48(r2)
   17b38:	e0fff517 	ldw	r3,-44(fp)
   17b3c:	18bf7516 	blt	r3,r2,17914 <__alt_data_end+0xf0017914>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   17b40:	e0bffa17 	ldw	r2,-24(fp)
   17b44:	10c00a17 	ldw	r3,40(r2)
   17b48:	e0bff917 	ldw	r2,-28(fp)
   17b4c:	1885883a 	add	r2,r3,r2
   17b50:	e0fff817 	ldw	r3,-32(fp)
   17b54:	180b883a 	mov	r5,r3
   17b58:	1009883a 	mov	r4,r2
   17b5c:	001d1580 	call	1d158 <alt_dcache_flush>
  return ret_code;
   17b60:	e0bff417 	ldw	r2,-48(fp)
}
   17b64:	e037883a 	mov	sp,fp
   17b68:	dfc00117 	ldw	ra,4(sp)
   17b6c:	df000017 	ldw	fp,0(sp)
   17b70:	dec00204 	addi	sp,sp,8
   17b74:	f800283a 	ret

00017b78 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   17b78:	defffa04 	addi	sp,sp,-24
   17b7c:	df000515 	stw	fp,20(sp)
   17b80:	df000504 	addi	fp,sp,20
   17b84:	e13ffd15 	stw	r4,-12(fp)
   17b88:	e17ffe15 	stw	r5,-8(fp)
   17b8c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   17b90:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   17b94:	e0bffd17 	ldw	r2,-12(fp)
   17b98:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   17b9c:	e0bffc17 	ldw	r2,-16(fp)
   17ba0:	10c00c17 	ldw	r3,48(r2)
   17ba4:	e0bfff17 	ldw	r2,-4(fp)
   17ba8:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   17bac:	e0bffc17 	ldw	r2,-16(fp)
   17bb0:	10800c17 	ldw	r2,48(r2)
   17bb4:	1000031e 	bne	r2,zero,17bc4 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   17bb8:	00bffec4 	movi	r2,-5
   17bbc:	e0bffb15 	stw	r2,-20(fp)
   17bc0:	00000b06 	br	17bf0 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   17bc4:	e0bffc17 	ldw	r2,-16(fp)
   17bc8:	10800c17 	ldw	r2,48(r2)
   17bcc:	10800250 	cmplti	r2,r2,9
   17bd0:	1000031e 	bne	r2,zero,17be0 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   17bd4:	00bffd04 	movi	r2,-12
   17bd8:	e0bffb15 	stw	r2,-20(fp)
   17bdc:	00000406 	br	17bf0 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   17be0:	e0bffc17 	ldw	r2,-16(fp)
   17be4:	10c00d04 	addi	r3,r2,52
   17be8:	e0bffe17 	ldw	r2,-8(fp)
   17bec:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   17bf0:	e0bffb17 	ldw	r2,-20(fp)
}
   17bf4:	e037883a 	mov	sp,fp
   17bf8:	df000017 	ldw	fp,0(sp)
   17bfc:	dec00104 	addi	sp,sp,4
   17c00:	f800283a 	ret

00017c04 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   17c04:	defff904 	addi	sp,sp,-28
   17c08:	dfc00615 	stw	ra,24(sp)
   17c0c:	df000515 	stw	fp,20(sp)
   17c10:	df000504 	addi	fp,sp,20
   17c14:	e13ffc15 	stw	r4,-16(fp)
   17c18:	e17ffd15 	stw	r5,-12(fp)
   17c1c:	e1bffe15 	stw	r6,-8(fp)
   17c20:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17c24:	e0bffc17 	ldw	r2,-16(fp)
   17c28:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   17c2c:	e0bffb17 	ldw	r2,-20(fp)
   17c30:	10c00a17 	ldw	r3,40(r2)
   17c34:	e0bffd17 	ldw	r2,-12(fp)
   17c38:	1885883a 	add	r2,r3,r2
   17c3c:	e0ffff17 	ldw	r3,-4(fp)
   17c40:	180d883a 	mov	r6,r3
   17c44:	100b883a 	mov	r5,r2
   17c48:	e13ffe17 	ldw	r4,-8(fp)
   17c4c:	00089900 	call	8990 <memcpy>
  return 0;
   17c50:	0005883a 	mov	r2,zero
}
   17c54:	e037883a 	mov	sp,fp
   17c58:	dfc00117 	ldw	ra,4(sp)
   17c5c:	df000017 	ldw	fp,0(sp)
   17c60:	dec00204 	addi	sp,sp,8
   17c64:	f800283a 	ret

00017c68 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   17c68:	defffa04 	addi	sp,sp,-24
   17c6c:	df000515 	stw	fp,20(sp)
   17c70:	df000504 	addi	fp,sp,20
   17c74:	e13ffd15 	stw	r4,-12(fp)
   17c78:	e17ffe15 	stw	r5,-8(fp)
   17c7c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   17c80:	e0bffd17 	ldw	r2,-12(fp)
   17c84:	10802f17 	ldw	r2,188(r2)
   17c88:	10800058 	cmpnei	r2,r2,1
   17c8c:	1000091e 	bne	r2,zero,17cb4 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   17c90:	e0bffd17 	ldw	r2,-12(fp)
   17c94:	10c00a17 	ldw	r3,40(r2)
   17c98:	e0bffe17 	ldw	r2,-8(fp)
   17c9c:	1885883a 	add	r2,r3,r2
   17ca0:	e0ffff17 	ldw	r3,-4(fp)
   17ca4:	18c00003 	ldbu	r3,0(r3)
   17ca8:	18c03fcc 	andi	r3,r3,255
   17cac:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   17cb0:	00003f06 	br	17db0 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   17cb4:	e0bffd17 	ldw	r2,-12(fp)
   17cb8:	10802f17 	ldw	r2,188(r2)
   17cbc:	10800098 	cmpnei	r2,r2,2
   17cc0:	1000141e 	bne	r2,zero,17d14 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   17cc4:	e0bfff17 	ldw	r2,-4(fp)
   17cc8:	10800003 	ldbu	r2,0(r2)
   17ccc:	10803fcc 	andi	r2,r2,255
   17cd0:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   17cd4:	e0bfff17 	ldw	r2,-4(fp)
   17cd8:	10800044 	addi	r2,r2,1
   17cdc:	10800003 	ldbu	r2,0(r2)
   17ce0:	10803fcc 	andi	r2,r2,255
   17ce4:	1004923a 	slli	r2,r2,8
   17ce8:	1007883a 	mov	r3,r2
   17cec:	e0bffb0b 	ldhu	r2,-20(fp)
   17cf0:	1884b03a 	or	r2,r3,r2
   17cf4:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   17cf8:	e0bffd17 	ldw	r2,-12(fp)
   17cfc:	10c00a17 	ldw	r3,40(r2)
   17d00:	e0bffe17 	ldw	r2,-8(fp)
   17d04:	1885883a 	add	r2,r3,r2
   17d08:	e0fffb0b 	ldhu	r3,-20(fp)
   17d0c:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   17d10:	00002706 	br	17db0 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   17d14:	e0bffd17 	ldw	r2,-12(fp)
   17d18:	10802f17 	ldw	r2,188(r2)
   17d1c:	10800118 	cmpnei	r2,r2,4
   17d20:	1000231e 	bne	r2,zero,17db0 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   17d24:	e0bfff17 	ldw	r2,-4(fp)
   17d28:	10800003 	ldbu	r2,0(r2)
   17d2c:	10803fcc 	andi	r2,r2,255
   17d30:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   17d34:	e0bfff17 	ldw	r2,-4(fp)
   17d38:	10800044 	addi	r2,r2,1
   17d3c:	10800003 	ldbu	r2,0(r2)
   17d40:	10803fcc 	andi	r2,r2,255
   17d44:	1004923a 	slli	r2,r2,8
   17d48:	e0fffc17 	ldw	r3,-16(fp)
   17d4c:	1884b03a 	or	r2,r3,r2
   17d50:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   17d54:	e0bfff17 	ldw	r2,-4(fp)
   17d58:	10800084 	addi	r2,r2,2
   17d5c:	10800003 	ldbu	r2,0(r2)
   17d60:	10803fcc 	andi	r2,r2,255
   17d64:	1004943a 	slli	r2,r2,16
   17d68:	e0fffc17 	ldw	r3,-16(fp)
   17d6c:	1884b03a 	or	r2,r3,r2
   17d70:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   17d74:	e0bfff17 	ldw	r2,-4(fp)
   17d78:	108000c4 	addi	r2,r2,3
   17d7c:	10800003 	ldbu	r2,0(r2)
   17d80:	10803fcc 	andi	r2,r2,255
   17d84:	1004963a 	slli	r2,r2,24
   17d88:	e0fffc17 	ldw	r3,-16(fp)
   17d8c:	1884b03a 	or	r2,r3,r2
   17d90:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   17d94:	e0bffd17 	ldw	r2,-12(fp)
   17d98:	10c00a17 	ldw	r3,40(r2)
   17d9c:	e0bffe17 	ldw	r2,-8(fp)
   17da0:	1885883a 	add	r2,r3,r2
   17da4:	e0fffc17 	ldw	r3,-16(fp)
   17da8:	10c00035 	stwio	r3,0(r2)
  }

  return;
   17dac:	0001883a 	nop
   17db0:	0001883a 	nop
}
   17db4:	e037883a 	mov	sp,fp
   17db8:	df000017 	ldw	fp,0(sp)
   17dbc:	dec00104 	addi	sp,sp,4
   17dc0:	f800283a 	ret

00017dc4 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   17dc4:	defff304 	addi	sp,sp,-52
   17dc8:	dfc00c15 	stw	ra,48(sp)
   17dcc:	df000b15 	stw	fp,44(sp)
   17dd0:	df000b04 	addi	fp,sp,44
   17dd4:	e13ffc15 	stw	r4,-16(fp)
   17dd8:	e17ffd15 	stw	r5,-12(fp)
   17ddc:	e1bffe15 	stw	r6,-8(fp)
   17de0:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   17de4:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   17de8:	e0bffc17 	ldw	r2,-16(fp)
   17dec:	10c00a17 	ldw	r3,40(r2)
   17df0:	e0bffd17 	ldw	r2,-12(fp)
   17df4:	1885883a 	add	r2,r3,r2
   17df8:	1007883a 	mov	r3,r2
                      flash->mode_width);
   17dfc:	e0bffc17 	ldw	r2,-16(fp)
   17e00:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   17e04:	1889283a 	div	r4,r3,r2
   17e08:	2085383a 	mul	r2,r4,r2
   17e0c:	1885c83a 	sub	r2,r3,r2
   17e10:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   17e14:	e0bff817 	ldw	r2,-32(fp)
   17e18:	10003b26 	beq	r2,zero,17f08 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   17e1c:	e0bffc17 	ldw	r2,-16(fp)
   17e20:	10c02f17 	ldw	r3,188(r2)
   17e24:	e0bff817 	ldw	r2,-32(fp)
   17e28:	1885c83a 	sub	r2,r3,r2
   17e2c:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   17e30:	e03ff615 	stw	zero,-40(fp)
   17e34:	00001206 	br	17e80 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   17e38:	e0bffc17 	ldw	r2,-16(fp)
   17e3c:	10800a17 	ldw	r2,40(r2)
   17e40:	e13ffd17 	ldw	r4,-12(fp)
   17e44:	e0fff817 	ldw	r3,-32(fp)
   17e48:	20c9c83a 	sub	r4,r4,r3
   17e4c:	e0fff617 	ldw	r3,-40(fp)
   17e50:	20c7883a 	add	r3,r4,r3
   17e54:	10c5883a 	add	r2,r2,r3
   17e58:	10800023 	ldbuio	r2,0(r2)
   17e5c:	10803fcc 	andi	r2,r2,255
   17e60:	1009883a 	mov	r4,r2
   17e64:	e0fffb04 	addi	r3,fp,-20
   17e68:	e0bff617 	ldw	r2,-40(fp)
   17e6c:	1885883a 	add	r2,r3,r2
   17e70:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   17e74:	e0bff617 	ldw	r2,-40(fp)
   17e78:	10800044 	addi	r2,r2,1
   17e7c:	e0bff615 	stw	r2,-40(fp)
   17e80:	e0fff617 	ldw	r3,-40(fp)
   17e84:	e0bff817 	ldw	r2,-32(fp)
   17e88:	18bfeb16 	blt	r3,r2,17e38 <__alt_data_end+0xf0017e38>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   17e8c:	e03ff615 	stw	zero,-40(fp)
   17e90:	00000d06 	br	17ec8 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   17e94:	e0fff817 	ldw	r3,-32(fp)
   17e98:	e0bff617 	ldw	r2,-40(fp)
   17e9c:	1885883a 	add	r2,r3,r2
   17ea0:	e0fff617 	ldw	r3,-40(fp)
   17ea4:	e13ffe17 	ldw	r4,-8(fp)
   17ea8:	20c7883a 	add	r3,r4,r3
   17eac:	18c00003 	ldbu	r3,0(r3)
   17eb0:	e13ffb04 	addi	r4,fp,-20
   17eb4:	2085883a 	add	r2,r4,r2
   17eb8:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   17ebc:	e0bff617 	ldw	r2,-40(fp)
   17ec0:	10800044 	addi	r2,r2,1
   17ec4:	e0bff615 	stw	r2,-40(fp)
   17ec8:	e0fff617 	ldw	r3,-40(fp)
   17ecc:	e0bff917 	ldw	r2,-28(fp)
   17ed0:	18bff016 	blt	r3,r2,17e94 <__alt_data_end+0xf0017e94>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   17ed4:	e0fffd17 	ldw	r3,-12(fp)
   17ed8:	e0bff817 	ldw	r2,-32(fp)
   17edc:	1887c83a 	sub	r3,r3,r2
   17ee0:	e13ffb04 	addi	r4,fp,-20
   17ee4:	e0800217 	ldw	r2,8(fp)
   17ee8:	200d883a 	mov	r6,r4
   17eec:	180b883a 	mov	r5,r3
   17ef0:	e13ffc17 	ldw	r4,-16(fp)
   17ef4:	103ee83a 	callr	r2
   17ef8:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   17efc:	e0bff917 	ldw	r2,-28(fp)
   17f00:	e0bff615 	stw	r2,-40(fp)
   17f04:	00000106 	br	17f0c <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   17f08:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   17f0c:	e0fffd17 	ldw	r3,-12(fp)
   17f10:	e0bfff17 	ldw	r2,-4(fp)
   17f14:	1885883a 	add	r2,r3,r2
   17f18:	e0fffc17 	ldw	r3,-16(fp)
   17f1c:	18c02f17 	ldw	r3,188(r3)
   17f20:	10c9283a 	div	r4,r2,r3
   17f24:	20c7383a 	mul	r3,r4,r3
   17f28:	10c5c83a 	sub	r2,r2,r3
   17f2c:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   17f30:	00001106 	br	17f78 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   17f34:	e0fffd17 	ldw	r3,-12(fp)
   17f38:	e0bff617 	ldw	r2,-40(fp)
   17f3c:	1889883a 	add	r4,r3,r2
   17f40:	e0bff617 	ldw	r2,-40(fp)
   17f44:	e0fffe17 	ldw	r3,-8(fp)
   17f48:	1887883a 	add	r3,r3,r2
   17f4c:	e0800217 	ldw	r2,8(fp)
   17f50:	180d883a 	mov	r6,r3
   17f54:	200b883a 	mov	r5,r4
   17f58:	e13ffc17 	ldw	r4,-16(fp)
   17f5c:	103ee83a 	callr	r2
   17f60:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   17f64:	e0bffc17 	ldw	r2,-16(fp)
   17f68:	10802f17 	ldw	r2,188(r2)
   17f6c:	e0fff617 	ldw	r3,-40(fp)
   17f70:	1885883a 	add	r2,r3,r2
   17f74:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   17f78:	e0bff517 	ldw	r2,-44(fp)
   17f7c:	1000051e 	bne	r2,zero,17f94 <alt_flash_program_block+0x1d0>
   17f80:	e0ffff17 	ldw	r3,-4(fp)
   17f84:	e0bffa17 	ldw	r2,-24(fp)
   17f88:	1885c83a 	sub	r2,r3,r2
   17f8c:	e0fff617 	ldw	r3,-40(fp)
   17f90:	18bfe816 	blt	r3,r2,17f34 <__alt_data_end+0xf0017f34>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   17f94:	e0bffa17 	ldw	r2,-24(fp)
   17f98:	10003c26 	beq	r2,zero,1808c <alt_flash_program_block+0x2c8>
   17f9c:	e0bff517 	ldw	r2,-44(fp)
   17fa0:	10003a1e 	bne	r2,zero,1808c <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   17fa4:	e0bffc17 	ldw	r2,-16(fp)
   17fa8:	10c02f17 	ldw	r3,188(r2)
   17fac:	e0bffa17 	ldw	r2,-24(fp)
   17fb0:	1885c83a 	sub	r2,r3,r2
   17fb4:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   17fb8:	e03ff715 	stw	zero,-36(fp)
   17fbc:	00000d06 	br	17ff4 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   17fc0:	e0fff617 	ldw	r3,-40(fp)
   17fc4:	e0bff717 	ldw	r2,-36(fp)
   17fc8:	1885883a 	add	r2,r3,r2
   17fcc:	e0fffe17 	ldw	r3,-8(fp)
   17fd0:	1885883a 	add	r2,r3,r2
   17fd4:	10c00003 	ldbu	r3,0(r2)
   17fd8:	e13ffb04 	addi	r4,fp,-20
   17fdc:	e0bff717 	ldw	r2,-36(fp)
   17fe0:	2085883a 	add	r2,r4,r2
   17fe4:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   17fe8:	e0bff717 	ldw	r2,-36(fp)
   17fec:	10800044 	addi	r2,r2,1
   17ff0:	e0bff715 	stw	r2,-36(fp)
   17ff4:	e0fff717 	ldw	r3,-36(fp)
   17ff8:	e0bffa17 	ldw	r2,-24(fp)
   17ffc:	18bff016 	blt	r3,r2,17fc0 <__alt_data_end+0xf0017fc0>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   18000:	e03ff715 	stw	zero,-36(fp)
   18004:	00001406 	br	18058 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   18008:	e0fffa17 	ldw	r3,-24(fp)
   1800c:	e0bff717 	ldw	r2,-36(fp)
   18010:	1885883a 	add	r2,r3,r2
   18014:	e0fffc17 	ldw	r3,-16(fp)
   18018:	18c00a17 	ldw	r3,40(r3)
   1801c:	e17ffd17 	ldw	r5,-12(fp)
   18020:	e13fff17 	ldw	r4,-4(fp)
   18024:	290b883a 	add	r5,r5,r4
   18028:	e13ff717 	ldw	r4,-36(fp)
   1802c:	2909883a 	add	r4,r5,r4
   18030:	1907883a 	add	r3,r3,r4
   18034:	18c00023 	ldbuio	r3,0(r3)
   18038:	18c03fcc 	andi	r3,r3,255
   1803c:	1809883a 	mov	r4,r3
   18040:	e0fffb04 	addi	r3,fp,-20
   18044:	1885883a 	add	r2,r3,r2
   18048:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1804c:	e0bff717 	ldw	r2,-36(fp)
   18050:	10800044 	addi	r2,r2,1
   18054:	e0bff715 	stw	r2,-36(fp)
   18058:	e0fff717 	ldw	r3,-36(fp)
   1805c:	e0bff817 	ldw	r2,-32(fp)
   18060:	18bfe916 	blt	r3,r2,18008 <__alt_data_end+0xf0018008>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   18064:	e0fffd17 	ldw	r3,-12(fp)
   18068:	e0bff617 	ldw	r2,-40(fp)
   1806c:	1887883a 	add	r3,r3,r2
   18070:	e13ffb04 	addi	r4,fp,-20
   18074:	e0800217 	ldw	r2,8(fp)
   18078:	200d883a 	mov	r6,r4
   1807c:	180b883a 	mov	r5,r3
   18080:	e13ffc17 	ldw	r4,-16(fp)
   18084:	103ee83a 	callr	r2
   18088:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   1808c:	e0bff517 	ldw	r2,-44(fp)
}
   18090:	e037883a 	mov	sp,fp
   18094:	dfc00117 	ldw	ra,4(sp)
   18098:	df000017 	ldw	fp,0(sp)
   1809c:	dec00204 	addi	sp,sp,8
   180a0:	f800283a 	ret

000180a4 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   180a4:	defffd04 	addi	sp,sp,-12
   180a8:	df000215 	stw	fp,8(sp)
   180ac:	df000204 	addi	fp,sp,8
   180b0:	e13ffe15 	stw	r4,-8(fp)
   180b4:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   180b8:	e0bffe17 	ldw	r2,-8(fp)
   180bc:	10c00a17 	ldw	r3,40(r2)
   180c0:	e0bfff17 	ldw	r2,-4(fp)
   180c4:	1885883a 	add	r2,r3,r2
   180c8:	10800023 	ldbuio	r2,0(r2)
   180cc:	10803fcc 	andi	r2,r2,255
}
   180d0:	e037883a 	mov	sp,fp
   180d4:	df000017 	ldw	fp,0(sp)
   180d8:	dec00104 	addi	sp,sp,4
   180dc:	f800283a 	ret

000180e0 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   180e0:	defffd04 	addi	sp,sp,-12
   180e4:	df000215 	stw	fp,8(sp)
   180e8:	df000204 	addi	fp,sp,8
   180ec:	e13ffe15 	stw	r4,-8(fp)
   180f0:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   180f4:	e0bffe17 	ldw	r2,-8(fp)
   180f8:	10c00a17 	ldw	r3,40(r2)
   180fc:	e0bfff17 	ldw	r2,-4(fp)
   18100:	1085883a 	add	r2,r2,r2
   18104:	1885883a 	add	r2,r3,r2
   18108:	1080002b 	ldhuio	r2,0(r2)
   1810c:	10bfffcc 	andi	r2,r2,65535
}
   18110:	e037883a 	mov	sp,fp
   18114:	df000017 	ldw	fp,0(sp)
   18118:	dec00104 	addi	sp,sp,4
   1811c:	f800283a 	ret

00018120 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   18120:	defffd04 	addi	sp,sp,-12
   18124:	df000215 	stw	fp,8(sp)
   18128:	df000204 	addi	fp,sp,8
   1812c:	e13ffe15 	stw	r4,-8(fp)
   18130:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   18134:	e0bffe17 	ldw	r2,-8(fp)
   18138:	10c00a17 	ldw	r3,40(r2)
   1813c:	e0bfff17 	ldw	r2,-4(fp)
   18140:	1085883a 	add	r2,r2,r2
   18144:	1085883a 	add	r2,r2,r2
   18148:	1885883a 	add	r2,r3,r2
   1814c:	10800037 	ldwio	r2,0(r2)
}
   18150:	e037883a 	mov	sp,fp
   18154:	df000017 	ldw	fp,0(sp)
   18158:	dec00104 	addi	sp,sp,4
   1815c:	f800283a 	ret

00018160 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   18160:	defffc04 	addi	sp,sp,-16
   18164:	df000315 	stw	fp,12(sp)
   18168:	df000304 	addi	fp,sp,12
   1816c:	e13ffd15 	stw	r4,-12(fp)
   18170:	e17ffe15 	stw	r5,-8(fp)
   18174:	3005883a 	mov	r2,r6
   18178:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   1817c:	e0bffe17 	ldw	r2,-8(fp)
   18180:	e0fffd17 	ldw	r3,-12(fp)
   18184:	1885883a 	add	r2,r3,r2
   18188:	e0ffff03 	ldbu	r3,-4(fp)
   1818c:	10c00025 	stbio	r3,0(r2)
  return;
   18190:	0001883a 	nop
}
   18194:	e037883a 	mov	sp,fp
   18198:	df000017 	ldw	fp,0(sp)
   1819c:	dec00104 	addi	sp,sp,4
   181a0:	f800283a 	ret

000181a4 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   181a4:	defffc04 	addi	sp,sp,-16
   181a8:	df000315 	stw	fp,12(sp)
   181ac:	df000304 	addi	fp,sp,12
   181b0:	e13ffd15 	stw	r4,-12(fp)
   181b4:	e17ffe15 	stw	r5,-8(fp)
   181b8:	3005883a 	mov	r2,r6
   181bc:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   181c0:	e0bffe17 	ldw	r2,-8(fp)
   181c4:	1080004c 	andi	r2,r2,1
   181c8:	10000826 	beq	r2,zero,181ec <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   181cc:	e0bffe17 	ldw	r2,-8(fp)
   181d0:	1085883a 	add	r2,r2,r2
   181d4:	1007883a 	mov	r3,r2
   181d8:	e0bffd17 	ldw	r2,-12(fp)
   181dc:	10c5883a 	add	r2,r2,r3
   181e0:	e0ffff03 	ldbu	r3,-4(fp)
   181e4:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   181e8:	00000806 	br	1820c <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   181ec:	e0bffe17 	ldw	r2,-8(fp)
   181f0:	1085883a 	add	r2,r2,r2
   181f4:	10800044 	addi	r2,r2,1
   181f8:	e0fffd17 	ldw	r3,-12(fp)
   181fc:	1885883a 	add	r2,r3,r2
   18200:	e0ffff03 	ldbu	r3,-4(fp)
   18204:	10c00025 	stbio	r3,0(r2)
  }
  return;
   18208:	0001883a 	nop
}
   1820c:	e037883a 	mov	sp,fp
   18210:	df000017 	ldw	fp,0(sp)
   18214:	dec00104 	addi	sp,sp,4
   18218:	f800283a 	ret

0001821c <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1821c:	defffc04 	addi	sp,sp,-16
   18220:	df000315 	stw	fp,12(sp)
   18224:	df000304 	addi	fp,sp,12
   18228:	e13ffd15 	stw	r4,-12(fp)
   1822c:	e17ffe15 	stw	r5,-8(fp)
   18230:	3005883a 	mov	r2,r6
   18234:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   18238:	e0bffe17 	ldw	r2,-8(fp)
   1823c:	1085883a 	add	r2,r2,r2
   18240:	1085883a 	add	r2,r2,r2
   18244:	1007883a 	mov	r3,r2
   18248:	e0bffd17 	ldw	r2,-12(fp)
   1824c:	10c5883a 	add	r2,r2,r3
   18250:	e0ffff03 	ldbu	r3,-4(fp)
   18254:	10c00025 	stbio	r3,0(r2)
  return;
   18258:	0001883a 	nop
}
   1825c:	e037883a 	mov	sp,fp
   18260:	df000017 	ldw	fp,0(sp)
   18264:	dec00104 	addi	sp,sp,4
   18268:	f800283a 	ret

0001826c <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1826c:	defffc04 	addi	sp,sp,-16
   18270:	df000315 	stw	fp,12(sp)
   18274:	df000304 	addi	fp,sp,12
   18278:	e13ffd15 	stw	r4,-12(fp)
   1827c:	e17ffe15 	stw	r5,-8(fp)
   18280:	3005883a 	mov	r2,r6
   18284:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   18288:	e0bffe17 	ldw	r2,-8(fp)
   1828c:	1085883a 	add	r2,r2,r2
   18290:	1007883a 	mov	r3,r2
   18294:	e0bffd17 	ldw	r2,-12(fp)
   18298:	10c5883a 	add	r2,r2,r3
   1829c:	e0ffff03 	ldbu	r3,-4(fp)
   182a0:	10c0002d 	sthio	r3,0(r2)
  return;
   182a4:	0001883a 	nop
}
   182a8:	e037883a 	mov	sp,fp
   182ac:	df000017 	ldw	fp,0(sp)
   182b0:	dec00104 	addi	sp,sp,4
   182b4:	f800283a 	ret

000182b8 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   182b8:	defffc04 	addi	sp,sp,-16
   182bc:	df000315 	stw	fp,12(sp)
   182c0:	df000304 	addi	fp,sp,12
   182c4:	e13ffd15 	stw	r4,-12(fp)
   182c8:	e17ffe15 	stw	r5,-8(fp)
   182cc:	3005883a 	mov	r2,r6
   182d0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   182d4:	e0bffe17 	ldw	r2,-8(fp)
   182d8:	1085883a 	add	r2,r2,r2
   182dc:	1085883a 	add	r2,r2,r2
   182e0:	1007883a 	mov	r3,r2
   182e4:	e0bffd17 	ldw	r2,-12(fp)
   182e8:	10c5883a 	add	r2,r2,r3
   182ec:	e0ffff03 	ldbu	r3,-4(fp)
   182f0:	10c0002d 	sthio	r3,0(r2)
  return;
   182f4:	0001883a 	nop
}
   182f8:	e037883a 	mov	sp,fp
   182fc:	df000017 	ldw	fp,0(sp)
   18300:	dec00104 	addi	sp,sp,4
   18304:	f800283a 	ret

00018308 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   18308:	defffc04 	addi	sp,sp,-16
   1830c:	df000315 	stw	fp,12(sp)
   18310:	df000304 	addi	fp,sp,12
   18314:	e13ffd15 	stw	r4,-12(fp)
   18318:	e17ffe15 	stw	r5,-8(fp)
   1831c:	3005883a 	mov	r2,r6
   18320:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   18324:	e0bffe17 	ldw	r2,-8(fp)
   18328:	1085883a 	add	r2,r2,r2
   1832c:	1085883a 	add	r2,r2,r2
   18330:	1007883a 	mov	r3,r2
   18334:	e0bffd17 	ldw	r2,-12(fp)
   18338:	10c5883a 	add	r2,r2,r3
   1833c:	e0ffff03 	ldbu	r3,-4(fp)
   18340:	10c00035 	stwio	r3,0(r2)
  return;
   18344:	0001883a 	nop
}
   18348:	e037883a 	mov	sp,fp
   1834c:	df000017 	ldw	fp,0(sp)
   18350:	dec00104 	addi	sp,sp,4
   18354:	f800283a 	ret

00018358 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   18358:	defffd04 	addi	sp,sp,-12
   1835c:	df000215 	stw	fp,8(sp)
   18360:	df000204 	addi	fp,sp,8
   18364:	e13ffe15 	stw	r4,-8(fp)
   18368:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   1836c:	e0bfff17 	ldw	r2,-4(fp)
   18370:	10c03fcc 	andi	r3,r2,255
   18374:	e0bffe17 	ldw	r2,-8(fp)
   18378:	10c00025 	stbio	r3,0(r2)
  return;
   1837c:	0001883a 	nop
}
   18380:	e037883a 	mov	sp,fp
   18384:	df000017 	ldw	fp,0(sp)
   18388:	dec00104 	addi	sp,sp,4
   1838c:	f800283a 	ret

00018390 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   18390:	defffd04 	addi	sp,sp,-12
   18394:	df000215 	stw	fp,8(sp)
   18398:	df000204 	addi	fp,sp,8
   1839c:	e13ffe15 	stw	r4,-8(fp)
   183a0:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   183a4:	e0bfff17 	ldw	r2,-4(fp)
   183a8:	10ffffcc 	andi	r3,r2,65535
   183ac:	e0bffe17 	ldw	r2,-8(fp)
   183b0:	10c0002d 	sthio	r3,0(r2)
  return;
   183b4:	0001883a 	nop
}
   183b8:	e037883a 	mov	sp,fp
   183bc:	df000017 	ldw	fp,0(sp)
   183c0:	dec00104 	addi	sp,sp,4
   183c4:	f800283a 	ret

000183c8 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   183c8:	defffd04 	addi	sp,sp,-12
   183cc:	df000215 	stw	fp,8(sp)
   183d0:	df000204 	addi	fp,sp,8
   183d4:	e13ffe15 	stw	r4,-8(fp)
   183d8:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   183dc:	e0ffff17 	ldw	r3,-4(fp)
   183e0:	e0bffe17 	ldw	r2,-8(fp)
   183e4:	10c00035 	stwio	r3,0(r2)
  return;
   183e8:	0001883a 	nop
}
   183ec:	e037883a 	mov	sp,fp
   183f0:	df000017 	ldw	fp,0(sp)
   183f4:	dec00104 	addi	sp,sp,4
   183f8:	f800283a 	ret

000183fc <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   183fc:	defffd04 	addi	sp,sp,-12
   18400:	df000215 	stw	fp,8(sp)
   18404:	df000204 	addi	fp,sp,8
   18408:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   1840c:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   18410:	e0bfff17 	ldw	r2,-4(fp)
   18414:	10802f17 	ldw	r2,188(r2)
   18418:	10c000a0 	cmpeqi	r3,r2,2
   1841c:	1800231e 	bne	r3,zero,184ac <alt_set_flash_width_func+0xb0>
   18420:	10c00120 	cmpeqi	r3,r2,4
   18424:	1800371e 	bne	r3,zero,18504 <alt_set_flash_width_func+0x108>
   18428:	10800060 	cmpeqi	r2,r2,1
   1842c:	10003e26 	beq	r2,zero,18528 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   18430:	e0ffff17 	ldw	r3,-4(fp)
   18434:	008000b4 	movhi	r2,2
   18438:	10a0d604 	addi	r2,r2,-31912
   1843c:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   18440:	e0bfff17 	ldw	r2,-4(fp)
   18444:	10803017 	ldw	r2,192(r2)
   18448:	10800058 	cmpnei	r2,r2,1
   1844c:	1000051e 	bne	r2,zero,18464 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   18450:	e0ffff17 	ldw	r3,-4(fp)
   18454:	008000b4 	movhi	r2,2
   18458:	10a05804 	addi	r2,r2,-32416
   1845c:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   18460:	00003406 	br	18534 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   18464:	e0bfff17 	ldw	r2,-4(fp)
   18468:	10803017 	ldw	r2,192(r2)
   1846c:	10800098 	cmpnei	r2,r2,2
   18470:	1000051e 	bne	r2,zero,18488 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   18474:	e0ffff17 	ldw	r3,-4(fp)
   18478:	008000b4 	movhi	r2,2
   1847c:	10a06904 	addi	r2,r2,-32348
   18480:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   18484:	00002b06 	br	18534 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   18488:	e0bfff17 	ldw	r2,-4(fp)
   1848c:	10803017 	ldw	r2,192(r2)
   18490:	10800118 	cmpnei	r2,r2,4
   18494:	1000271e 	bne	r2,zero,18534 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   18498:	e0ffff17 	ldw	r3,-4(fp)
   1849c:	008000b4 	movhi	r2,2
   184a0:	10a08704 	addi	r2,r2,-32228
   184a4:	18803415 	stw	r2,208(r3)
      }
      break;
   184a8:	00002206 	br	18534 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   184ac:	e0ffff17 	ldw	r3,-4(fp)
   184b0:	008000b4 	movhi	r2,2
   184b4:	10a0e404 	addi	r2,r2,-31856
   184b8:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   184bc:	e0bfff17 	ldw	r2,-4(fp)
   184c0:	10803017 	ldw	r2,192(r2)
   184c4:	10800098 	cmpnei	r2,r2,2
   184c8:	1000051e 	bne	r2,zero,184e0 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   184cc:	e0ffff17 	ldw	r3,-4(fp)
   184d0:	008000b4 	movhi	r2,2
   184d4:	10a09b04 	addi	r2,r2,-32148
   184d8:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   184dc:	00001706 	br	1853c <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   184e0:	e0bfff17 	ldw	r2,-4(fp)
   184e4:	10803017 	ldw	r2,192(r2)
   184e8:	10800118 	cmpnei	r2,r2,4
   184ec:	1000131e 	bne	r2,zero,1853c <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   184f0:	e0ffff17 	ldw	r3,-4(fp)
   184f4:	008000b4 	movhi	r2,2
   184f8:	10a0ae04 	addi	r2,r2,-32072
   184fc:	18803415 	stw	r2,208(r3)
      }

      break;
   18500:	00000e06 	br	1853c <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   18504:	e0ffff17 	ldw	r3,-4(fp)
   18508:	008000b4 	movhi	r2,2
   1850c:	10a0f204 	addi	r2,r2,-31800
   18510:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   18514:	e0ffff17 	ldw	r3,-4(fp)
   18518:	008000b4 	movhi	r2,2
   1851c:	10a0c204 	addi	r2,r2,-31992
   18520:	18803415 	stw	r2,208(r3)
      break;
   18524:	00000606 	br	18540 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   18528:	00bffcc4 	movi	r2,-13
   1852c:	e0bffe15 	stw	r2,-8(fp)
   18530:	00000306 	br	18540 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   18534:	0001883a 	nop
   18538:	00000106 	br	18540 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   1853c:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   18540:	e0bffe17 	ldw	r2,-8(fp)
   18544:	1000191e 	bne	r2,zero,185ac <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   18548:	e0bfff17 	ldw	r2,-4(fp)
   1854c:	10803017 	ldw	r2,192(r2)
   18550:	10c000a0 	cmpeqi	r3,r2,2
   18554:	1800091e 	bne	r3,zero,1857c <alt_set_flash_width_func+0x180>
   18558:	10c00120 	cmpeqi	r3,r2,4
   1855c:	18000c1e 	bne	r3,zero,18590 <alt_set_flash_width_func+0x194>
   18560:	10800060 	cmpeqi	r2,r2,1
   18564:	10000f26 	beq	r2,zero,185a4 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   18568:	e0ffff17 	ldw	r3,-4(fp)
   1856c:	008000b4 	movhi	r2,2
   18570:	10a02904 	addi	r2,r2,-32604
   18574:	18803515 	stw	r2,212(r3)
        break;
   18578:	00000c06 	br	185ac <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   1857c:	e0ffff17 	ldw	r3,-4(fp)
   18580:	008000b4 	movhi	r2,2
   18584:	10a03804 	addi	r2,r2,-32544
   18588:	18803515 	stw	r2,212(r3)
        break;
   1858c:	00000706 	br	185ac <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   18590:	e0ffff17 	ldw	r3,-4(fp)
   18594:	008000b4 	movhi	r2,2
   18598:	10a04804 	addi	r2,r2,-32480
   1859c:	18803515 	stw	r2,212(r3)
        break;
   185a0:	00000206 	br	185ac <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   185a4:	00bffcc4 	movi	r2,-13
   185a8:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   185ac:	e0bffe17 	ldw	r2,-8(fp)
}
   185b0:	e037883a 	mov	sp,fp
   185b4:	df000017 	ldw	fp,0(sp)
   185b8:	dec00104 	addi	sp,sp,4
   185bc:	f800283a 	ret

000185c0 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   185c0:	defffd04 	addi	sp,sp,-12
   185c4:	df000215 	stw	fp,8(sp)
   185c8:	df000204 	addi	fp,sp,8
   185cc:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   185d0:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   185d4:	e0bfff17 	ldw	r2,-4(fp)
   185d8:	10802e17 	ldw	r2,184(r2)
   185dc:	10c000a0 	cmpeqi	r3,r2,2
   185e0:	1800051e 	bne	r3,zero,185f8 <alt_set_flash_algorithm_func+0x38>
   185e4:	10c000e0 	cmpeqi	r3,r2,3
   185e8:	18000c1e 	bne	r3,zero,1861c <alt_set_flash_algorithm_func+0x5c>
   185ec:	10800060 	cmpeqi	r2,r2,1
   185f0:	10000a1e 	bne	r2,zero,1861c <alt_set_flash_algorithm_func+0x5c>
   185f4:	00001206 	br	18640 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   185f8:	e0ffff17 	ldw	r3,-4(fp)
   185fc:	008000b4 	movhi	r2,2
   18600:	10b6ac04 	addi	r2,r2,-9552
   18604:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   18608:	e0ffff17 	ldw	r3,-4(fp)
   1860c:	008000b4 	movhi	r2,2
   18610:	10b69204 	addi	r2,r2,-9656
   18614:	18800915 	stw	r2,36(r3)
      break;
   18618:	00000b06 	br	18648 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   1861c:	e0ffff17 	ldw	r3,-4(fp)
   18620:	008000b4 	movhi	r2,2
   18624:	10b7ca04 	addi	r2,r2,-8408
   18628:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   1862c:	e0ffff17 	ldw	r3,-4(fp)
   18630:	008000b4 	movhi	r2,2
   18634:	10b7aa04 	addi	r2,r2,-8536
   18638:	18800915 	stw	r2,36(r3)
      break;
   1863c:	00000206 	br	18648 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   18640:	00bffec4 	movi	r2,-5
   18644:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   18648:	e0bffe17 	ldw	r2,-8(fp)
}
   1864c:	e037883a 	mov	sp,fp
   18650:	df000017 	ldw	fp,0(sp)
   18654:	dec00104 	addi	sp,sp,4
   18658:	f800283a 	ret

0001865c <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   1865c:	defffb04 	addi	sp,sp,-20
   18660:	dfc00415 	stw	ra,16(sp)
   18664:	df000315 	stw	fp,12(sp)
   18668:	df000304 	addi	fp,sp,12
   1866c:	e13ffe15 	stw	r4,-8(fp)
   18670:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   18674:	e0bffe17 	ldw	r2,-8(fp)
   18678:	10803517 	ldw	r2,212(r2)
   1867c:	e17fff17 	ldw	r5,-4(fp)
   18680:	e13ffe17 	ldw	r4,-8(fp)
   18684:	103ee83a 	callr	r2
   18688:	10803fcc 	andi	r2,r2,255
   1868c:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   18690:	e0bffe17 	ldw	r2,-8(fp)
   18694:	10803517 	ldw	r2,212(r2)
   18698:	e0ffff17 	ldw	r3,-4(fp)
   1869c:	18c00044 	addi	r3,r3,1
   186a0:	180b883a 	mov	r5,r3
   186a4:	e13ffe17 	ldw	r4,-8(fp)
   186a8:	103ee83a 	callr	r2
   186ac:	10803fcc 	andi	r2,r2,255
   186b0:	1004923a 	slli	r2,r2,8
   186b4:	1007883a 	mov	r3,r2
   186b8:	e0bffd0b 	ldhu	r2,-12(fp)
   186bc:	1884b03a 	or	r2,r3,r2
   186c0:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   186c4:	e0bffd0b 	ldhu	r2,-12(fp)
}
   186c8:	e037883a 	mov	sp,fp
   186cc:	dfc00117 	ldw	ra,4(sp)
   186d0:	df000017 	ldw	fp,0(sp)
   186d4:	dec00204 	addi	sp,sp,8
   186d8:	f800283a 	ret

000186dc <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   186dc:	defff304 	addi	sp,sp,-52
   186e0:	dfc00c15 	stw	ra,48(sp)
   186e4:	df000b15 	stw	fp,44(sp)
   186e8:	df000b04 	addi	fp,sp,44
   186ec:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   186f0:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   186f4:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   186f8:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   186fc:	e13fff17 	ldw	r4,-4(fp)
   18700:	00194140 	call	19414 <alt_check_primary_table>
   18704:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   18708:	e0bff717 	ldw	r2,-36(fp)
   1870c:	10015f1e 	bne	r2,zero,18c8c <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   18710:	e0bfff17 	ldw	r2,-4(fp)
   18714:	10803517 	ldw	r2,212(r2)
   18718:	014004c4 	movi	r5,19
   1871c:	e13fff17 	ldw	r4,-4(fp)
   18720:	103ee83a 	callr	r2
   18724:	10c03fcc 	andi	r3,r2,255
   18728:	e0bfff17 	ldw	r2,-4(fp)
   1872c:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   18730:	e0bfff17 	ldw	r2,-4(fp)
   18734:	10803517 	ldw	r2,212(r2)
   18738:	014007c4 	movi	r5,31
   1873c:	e13fff17 	ldw	r4,-4(fp)
   18740:	103ee83a 	callr	r2
   18744:	10803fcc 	andi	r2,r2,255
   18748:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   1874c:	e0bfff17 	ldw	r2,-4(fp)
   18750:	10803517 	ldw	r2,212(r2)
   18754:	014008c4 	movi	r5,35
   18758:	e13fff17 	ldw	r4,-4(fp)
   1875c:	103ee83a 	callr	r2
   18760:	10803fcc 	andi	r2,r2,255
   18764:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   18768:	e0bffa17 	ldw	r2,-24(fp)
   1876c:	10000226 	beq	r2,zero,18778 <alt_read_cfi_table+0x9c>
   18770:	e0bffb17 	ldw	r2,-20(fp)
   18774:	1000041e 	bne	r2,zero,18788 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   18778:	e0bfff17 	ldw	r2,-4(fp)
   1877c:	00c0fa04 	movi	r3,1000
   18780:	10c03115 	stw	r3,196(r2)
   18784:	00000706 	br	187a4 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   18788:	00c00044 	movi	r3,1
   1878c:	e0bffa17 	ldw	r2,-24(fp)
   18790:	1886983a 	sll	r3,r3,r2
   18794:	e0bffb17 	ldw	r2,-20(fp)
   18798:	1886983a 	sll	r3,r3,r2
   1879c:	e0bfff17 	ldw	r2,-4(fp)
   187a0:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   187a4:	e0bfff17 	ldw	r2,-4(fp)
   187a8:	10803517 	ldw	r2,212(r2)
   187ac:	01400844 	movi	r5,33
   187b0:	e13fff17 	ldw	r4,-4(fp)
   187b4:	103ee83a 	callr	r2
   187b8:	10803fcc 	andi	r2,r2,255
   187bc:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   187c0:	e0bfff17 	ldw	r2,-4(fp)
   187c4:	10803517 	ldw	r2,212(r2)
   187c8:	01400944 	movi	r5,37
   187cc:	e13fff17 	ldw	r4,-4(fp)
   187d0:	103ee83a 	callr	r2
   187d4:	10803fcc 	andi	r2,r2,255
   187d8:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   187dc:	e0bffa17 	ldw	r2,-24(fp)
   187e0:	10000226 	beq	r2,zero,187ec <alt_read_cfi_table+0x110>
   187e4:	e0bffb17 	ldw	r2,-20(fp)
   187e8:	1000051e 	bne	r2,zero,18800 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   187ec:	e0ffff17 	ldw	r3,-4(fp)
   187f0:	00804c74 	movhi	r2,305
   187f4:	108b4004 	addi	r2,r2,11520
   187f8:	18803215 	stw	r2,200(r3)
   187fc:	00000806 	br	18820 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   18800:	00c00044 	movi	r3,1
   18804:	e0bffa17 	ldw	r2,-24(fp)
   18808:	1886983a 	sll	r3,r3,r2
   1880c:	e0bffb17 	ldw	r2,-20(fp)
   18810:	1884983a 	sll	r2,r3,r2
   18814:	10c0fa24 	muli	r3,r2,1000
   18818:	e0bfff17 	ldw	r2,-4(fp)
   1881c:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   18820:	e0bfff17 	ldw	r2,-4(fp)
   18824:	10803517 	ldw	r2,212(r2)
   18828:	014009c4 	movi	r5,39
   1882c:	e13fff17 	ldw	r4,-4(fp)
   18830:	103ee83a 	callr	r2
   18834:	10803fcc 	andi	r2,r2,255
   18838:	00c00044 	movi	r3,1
   1883c:	1884983a 	sll	r2,r3,r2
   18840:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   18844:	e0bfff17 	ldw	r2,-4(fp)
   18848:	10803517 	ldw	r2,212(r2)
   1884c:	01400b04 	movi	r5,44
   18850:	e13fff17 	ldw	r4,-4(fp)
   18854:	103ee83a 	callr	r2
   18858:	10c03fcc 	andi	r3,r2,255
   1885c:	e0bfff17 	ldw	r2,-4(fp)
   18860:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   18864:	e0bfff17 	ldw	r2,-4(fp)
   18868:	10800c17 	ldw	r2,48(r2)
   1886c:	10800250 	cmplti	r2,r2,9
   18870:	1000031e 	bne	r2,zero,18880 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   18874:	00bffd04 	movi	r2,-12
   18878:	e0bff715 	stw	r2,-36(fp)
   1887c:	00006006 	br	18a00 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   18880:	e03ff515 	stw	zero,-44(fp)
   18884:	00005506 	br	189dc <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   18888:	e0bff517 	ldw	r2,-44(fp)
   1888c:	1085883a 	add	r2,r2,r2
   18890:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   18894:	10800b44 	addi	r2,r2,45
   18898:	100b883a 	mov	r5,r2
   1889c:	e13fff17 	ldw	r4,-4(fp)
   188a0:	001865c0 	call	1865c <alt_read_16bit_query_entry>
   188a4:	10ffffcc 	andi	r3,r2,65535
   188a8:	e13fff17 	ldw	r4,-4(fp)
   188ac:	e0bff517 	ldw	r2,-44(fp)
   188b0:	1004913a 	slli	r2,r2,4
   188b4:	2085883a 	add	r2,r4,r2
   188b8:	10800f04 	addi	r2,r2,60
   188bc:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   188c0:	e0ffff17 	ldw	r3,-4(fp)
   188c4:	e0bff517 	ldw	r2,-44(fp)
   188c8:	1004913a 	slli	r2,r2,4
   188cc:	1885883a 	add	r2,r3,r2
   188d0:	10800f04 	addi	r2,r2,60
   188d4:	10800017 	ldw	r2,0(r2)
   188d8:	10c00044 	addi	r3,r2,1
   188dc:	e13fff17 	ldw	r4,-4(fp)
   188e0:	e0bff517 	ldw	r2,-44(fp)
   188e4:	1004913a 	slli	r2,r2,4
   188e8:	2085883a 	add	r2,r4,r2
   188ec:	10800f04 	addi	r2,r2,60
   188f0:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   188f4:	e0bff517 	ldw	r2,-44(fp)
   188f8:	1085883a 	add	r2,r2,r2
   188fc:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   18900:	10800bc4 	addi	r2,r2,47
   18904:	100b883a 	mov	r5,r2
   18908:	e13fff17 	ldw	r4,-4(fp)
   1890c:	001865c0 	call	1865c <alt_read_16bit_query_entry>
   18910:	10ffffcc 	andi	r3,r2,65535
   18914:	e13fff17 	ldw	r4,-4(fp)
   18918:	e0bff517 	ldw	r2,-44(fp)
   1891c:	10800104 	addi	r2,r2,4
   18920:	1004913a 	slli	r2,r2,4
   18924:	2085883a 	add	r2,r4,r2
   18928:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   1892c:	e0ffff17 	ldw	r3,-4(fp)
   18930:	e0bff517 	ldw	r2,-44(fp)
   18934:	10800104 	addi	r2,r2,4
   18938:	1004913a 	slli	r2,r2,4
   1893c:	1885883a 	add	r2,r3,r2
   18940:	10800017 	ldw	r2,0(r2)
   18944:	1006923a 	slli	r3,r2,8
   18948:	e13fff17 	ldw	r4,-4(fp)
   1894c:	e0bff517 	ldw	r2,-44(fp)
   18950:	10800104 	addi	r2,r2,4
   18954:	1004913a 	slli	r2,r2,4
   18958:	2085883a 	add	r2,r4,r2
   1895c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   18960:	e0ffff17 	ldw	r3,-4(fp)
   18964:	e0bff517 	ldw	r2,-44(fp)
   18968:	1004913a 	slli	r2,r2,4
   1896c:	1885883a 	add	r2,r3,r2
   18970:	10800f04 	addi	r2,r2,60
   18974:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   18978:	e13fff17 	ldw	r4,-4(fp)
   1897c:	e0bff517 	ldw	r2,-44(fp)
   18980:	10800104 	addi	r2,r2,4
   18984:	1004913a 	slli	r2,r2,4
   18988:	2085883a 	add	r2,r4,r2
   1898c:	10800017 	ldw	r2,0(r2)
   18990:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   18994:	e13fff17 	ldw	r4,-4(fp)
   18998:	e0bff517 	ldw	r2,-44(fp)
   1899c:	1004913a 	slli	r2,r2,4
   189a0:	2085883a 	add	r2,r4,r2
   189a4:	10800e04 	addi	r2,r2,56
   189a8:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   189ac:	e0ffff17 	ldw	r3,-4(fp)
   189b0:	e0bff517 	ldw	r2,-44(fp)
   189b4:	1004913a 	slli	r2,r2,4
   189b8:	1885883a 	add	r2,r3,r2
   189bc:	10800e04 	addi	r2,r2,56
   189c0:	10800017 	ldw	r2,0(r2)
   189c4:	e0fff817 	ldw	r3,-32(fp)
   189c8:	1885883a 	add	r2,r3,r2
   189cc:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   189d0:	e0bff517 	ldw	r2,-44(fp)
   189d4:	10800044 	addi	r2,r2,1
   189d8:	e0bff515 	stw	r2,-44(fp)
   189dc:	e0bfff17 	ldw	r2,-4(fp)
   189e0:	10800c17 	ldw	r2,48(r2)
   189e4:	e0fff517 	ldw	r3,-44(fp)
   189e8:	18bfa716 	blt	r3,r2,18888 <__alt_data_end+0xf0018888>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   189ec:	e0fff817 	ldw	r3,-32(fp)
   189f0:	e0bffc17 	ldw	r2,-16(fp)
   189f4:	18800226 	beq	r3,r2,18a00 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   189f8:	00bffb44 	movi	r2,-19
   189fc:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   18a00:	e0bfff17 	ldw	r2,-4(fp)
   18a04:	10803517 	ldw	r2,212(r2)
   18a08:	e0ffff17 	ldw	r3,-4(fp)
   18a0c:	18c03317 	ldw	r3,204(r3)
   18a10:	18c003c4 	addi	r3,r3,15
   18a14:	180b883a 	mov	r5,r3
   18a18:	e13fff17 	ldw	r4,-4(fp)
   18a1c:	103ee83a 	callr	r2
   18a20:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   18a24:	e0bfff17 	ldw	r2,-4(fp)
   18a28:	10802e17 	ldw	r2,184(r2)
   18a2c:	10800098 	cmpnei	r2,r2,2
   18a30:	1000601e 	bne	r2,zero,18bb4 <alt_read_cfi_table+0x4d8>
   18a34:	e0bffd03 	ldbu	r2,-12(fp)
   18a38:	108000d8 	cmpnei	r2,r2,3
   18a3c:	10005d1e 	bne	r2,zero,18bb4 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   18a40:	e0bfff17 	ldw	r2,-4(fp)
   18a44:	10800c17 	ldw	r2,48(r2)
   18a48:	10bfffc4 	addi	r2,r2,-1
   18a4c:	e0bff515 	stw	r2,-44(fp)
   18a50:	e03ff615 	stw	zero,-40(fp)
   18a54:	00005406 	br	18ba8 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   18a58:	e0ffff17 	ldw	r3,-4(fp)
   18a5c:	e0bff517 	ldw	r2,-44(fp)
   18a60:	1004913a 	slli	r2,r2,4
   18a64:	1885883a 	add	r2,r3,r2
   18a68:	10800e04 	addi	r2,r2,56
   18a6c:	10800017 	ldw	r2,0(r2)
   18a70:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   18a74:	e0ffff17 	ldw	r3,-4(fp)
   18a78:	e0bff617 	ldw	r2,-40(fp)
   18a7c:	1004913a 	slli	r2,r2,4
   18a80:	1885883a 	add	r2,r3,r2
   18a84:	10800e04 	addi	r2,r2,56
   18a88:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   18a8c:	e13fff17 	ldw	r4,-4(fp)
   18a90:	e0bff517 	ldw	r2,-44(fp)
   18a94:	1004913a 	slli	r2,r2,4
   18a98:	2085883a 	add	r2,r4,r2
   18a9c:	10800e04 	addi	r2,r2,56
   18aa0:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   18aa4:	e0ffff17 	ldw	r3,-4(fp)
   18aa8:	e0bff617 	ldw	r2,-40(fp)
   18aac:	1004913a 	slli	r2,r2,4
   18ab0:	1885883a 	add	r2,r3,r2
   18ab4:	10800e04 	addi	r2,r2,56
   18ab8:	e0fffe17 	ldw	r3,-8(fp)
   18abc:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   18ac0:	e0ffff17 	ldw	r3,-4(fp)
   18ac4:	e0bff517 	ldw	r2,-44(fp)
   18ac8:	10800104 	addi	r2,r2,4
   18acc:	1004913a 	slli	r2,r2,4
   18ad0:	1885883a 	add	r2,r3,r2
   18ad4:	10800017 	ldw	r2,0(r2)
   18ad8:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   18adc:	e0ffff17 	ldw	r3,-4(fp)
   18ae0:	e0bff617 	ldw	r2,-40(fp)
   18ae4:	10800104 	addi	r2,r2,4
   18ae8:	1004913a 	slli	r2,r2,4
   18aec:	1885883a 	add	r2,r3,r2
   18af0:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   18af4:	e13fff17 	ldw	r4,-4(fp)
   18af8:	e0bff517 	ldw	r2,-44(fp)
   18afc:	10800104 	addi	r2,r2,4
   18b00:	1004913a 	slli	r2,r2,4
   18b04:	2085883a 	add	r2,r4,r2
   18b08:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   18b0c:	e0ffff17 	ldw	r3,-4(fp)
   18b10:	e0bff617 	ldw	r2,-40(fp)
   18b14:	10800104 	addi	r2,r2,4
   18b18:	1004913a 	slli	r2,r2,4
   18b1c:	1885883a 	add	r2,r3,r2
   18b20:	e0fffe17 	ldw	r3,-8(fp)
   18b24:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   18b28:	e0ffff17 	ldw	r3,-4(fp)
   18b2c:	e0bff517 	ldw	r2,-44(fp)
   18b30:	1004913a 	slli	r2,r2,4
   18b34:	1885883a 	add	r2,r3,r2
   18b38:	10800f04 	addi	r2,r2,60
   18b3c:	10800017 	ldw	r2,0(r2)
   18b40:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   18b44:	e0ffff17 	ldw	r3,-4(fp)
   18b48:	e0bff617 	ldw	r2,-40(fp)
   18b4c:	1004913a 	slli	r2,r2,4
   18b50:	1885883a 	add	r2,r3,r2
   18b54:	10800f04 	addi	r2,r2,60
   18b58:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   18b5c:	e13fff17 	ldw	r4,-4(fp)
   18b60:	e0bff517 	ldw	r2,-44(fp)
   18b64:	1004913a 	slli	r2,r2,4
   18b68:	2085883a 	add	r2,r4,r2
   18b6c:	10800f04 	addi	r2,r2,60
   18b70:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   18b74:	e0ffff17 	ldw	r3,-4(fp)
   18b78:	e0bff617 	ldw	r2,-40(fp)
   18b7c:	1004913a 	slli	r2,r2,4
   18b80:	1885883a 	add	r2,r3,r2
   18b84:	10800f04 	addi	r2,r2,60
   18b88:	e0fffe17 	ldw	r3,-8(fp)
   18b8c:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   18b90:	e0bff517 	ldw	r2,-44(fp)
   18b94:	10bfffc4 	addi	r2,r2,-1
   18b98:	e0bff515 	stw	r2,-44(fp)
   18b9c:	e0bff617 	ldw	r2,-40(fp)
   18ba0:	10800044 	addi	r2,r2,1
   18ba4:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   18ba8:	e0bff617 	ldw	r2,-40(fp)
   18bac:	e0fff517 	ldw	r3,-44(fp)
   18bb0:	18bfa90e 	bge	r3,r2,18a58 <__alt_data_end+0xf0018a58>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   18bb4:	e03ff515 	stw	zero,-44(fp)
   18bb8:	00001306 	br	18c08 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   18bbc:	e0ffff17 	ldw	r3,-4(fp)
   18bc0:	e0bff517 	ldw	r2,-44(fp)
   18bc4:	1004913a 	slli	r2,r2,4
   18bc8:	1885883a 	add	r2,r3,r2
   18bcc:	10800d04 	addi	r2,r2,52
   18bd0:	e0fff917 	ldw	r3,-28(fp)
   18bd4:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   18bd8:	e0ffff17 	ldw	r3,-4(fp)
   18bdc:	e0bff517 	ldw	r2,-44(fp)
   18be0:	1004913a 	slli	r2,r2,4
   18be4:	1885883a 	add	r2,r3,r2
   18be8:	10800e04 	addi	r2,r2,56
   18bec:	10800017 	ldw	r2,0(r2)
   18bf0:	e0fff917 	ldw	r3,-28(fp)
   18bf4:	1885883a 	add	r2,r3,r2
   18bf8:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   18bfc:	e0bff517 	ldw	r2,-44(fp)
   18c00:	10800044 	addi	r2,r2,1
   18c04:	e0bff515 	stw	r2,-44(fp)
   18c08:	e0bfff17 	ldw	r2,-4(fp)
   18c0c:	10800c17 	ldw	r2,48(r2)
   18c10:	e0fff517 	ldw	r3,-44(fp)
   18c14:	18bfe916 	blt	r3,r2,18bbc <__alt_data_end+0xf0018bbc>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   18c18:	e0bfff17 	ldw	r2,-4(fp)
   18c1c:	10802e17 	ldw	r2,184(r2)
   18c20:	10c000a0 	cmpeqi	r3,r2,2
   18c24:	1800051e 	bne	r3,zero,18c3c <alt_read_cfi_table+0x560>
   18c28:	10c000e0 	cmpeqi	r3,r2,3
   18c2c:	18000c1e 	bne	r3,zero,18c60 <alt_read_cfi_table+0x584>
   18c30:	10800060 	cmpeqi	r2,r2,1
   18c34:	10000a1e 	bne	r2,zero,18c60 <alt_read_cfi_table+0x584>
   18c38:	00001206 	br	18c84 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   18c3c:	e0bfff17 	ldw	r2,-4(fp)
   18c40:	10803417 	ldw	r2,208(r2)
   18c44:	e0ffff17 	ldw	r3,-4(fp)
   18c48:	18c00a17 	ldw	r3,40(r3)
   18c4c:	01803c04 	movi	r6,240
   18c50:	01401544 	movi	r5,85
   18c54:	1809883a 	mov	r4,r3
   18c58:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   18c5c:	00000b06 	br	18c8c <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   18c60:	e0bfff17 	ldw	r2,-4(fp)
   18c64:	10803417 	ldw	r2,208(r2)
   18c68:	e0ffff17 	ldw	r3,-4(fp)
   18c6c:	18c00a17 	ldw	r3,40(r3)
   18c70:	01803fc4 	movi	r6,255
   18c74:	01401544 	movi	r5,85
   18c78:	1809883a 	mov	r4,r3
   18c7c:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   18c80:	00000206 	br	18c8c <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   18c84:	00bffec4 	movi	r2,-5
   18c88:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   18c8c:	e0bff717 	ldw	r2,-36(fp)
}
   18c90:	e037883a 	mov	sp,fp
   18c94:	dfc00117 	ldw	ra,4(sp)
   18c98:	df000017 	ldw	fp,0(sp)
   18c9c:	dec00204 	addi	sp,sp,8
   18ca0:	f800283a 	ret

00018ca4 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   18ca4:	defff704 	addi	sp,sp,-36
   18ca8:	dfc00815 	stw	ra,32(sp)
   18cac:	df000715 	stw	fp,28(sp)
   18cb0:	df000704 	addi	fp,sp,28
   18cb4:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   18cb8:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18cbc:	e0bfff17 	ldw	r2,-4(fp)
   18cc0:	10800a17 	ldw	r2,40(r2)
   18cc4:	01802604 	movi	r6,152
   18cc8:	01401544 	movi	r5,85
   18ccc:	1009883a 	mov	r4,r2
   18cd0:	00181600 	call	18160 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   18cd4:	e03ff915 	stw	zero,-28(fp)
   18cd8:	00000f06 	br	18d18 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   18cdc:	e0bfff17 	ldw	r2,-4(fp)
   18ce0:	10800a17 	ldw	r2,40(r2)
   18ce4:	e0fff917 	ldw	r3,-28(fp)
   18ce8:	18c00404 	addi	r3,r3,16
   18cec:	10c5883a 	add	r2,r2,r3
   18cf0:	10800023 	ldbuio	r2,0(r2)
   18cf4:	10803fcc 	andi	r2,r2,255
   18cf8:	1009883a 	mov	r4,r2
   18cfc:	e0fffb84 	addi	r3,fp,-18
   18d00:	e0bff917 	ldw	r2,-28(fp)
   18d04:	1885883a 	add	r2,r3,r2
   18d08:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   18d0c:	e0bff917 	ldw	r2,-28(fp)
   18d10:	10800044 	addi	r2,r2,1
   18d14:	e0bff915 	stw	r2,-28(fp)
   18d18:	e0bff917 	ldw	r2,-28(fp)
   18d1c:	108000d0 	cmplti	r2,r2,3
   18d20:	103fee1e 	bne	r2,zero,18cdc <__alt_data_end+0xf0018cdc>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   18d24:	e0bffb83 	ldbu	r2,-18(fp)
   18d28:	10803fcc 	andi	r2,r2,255
   18d2c:	10801458 	cmpnei	r2,r2,81
   18d30:	10001d1e 	bne	r2,zero,18da8 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   18d34:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   18d38:	10803fcc 	andi	r2,r2,255
   18d3c:	10801498 	cmpnei	r2,r2,82
   18d40:	1000191e 	bne	r2,zero,18da8 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   18d44:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   18d48:	10803fcc 	andi	r2,r2,255
   18d4c:	10801658 	cmpnei	r2,r2,89
   18d50:	1000151e 	bne	r2,zero,18da8 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   18d54:	e0bfff17 	ldw	r2,-4(fp)
   18d58:	00c00044 	movi	r3,1
   18d5c:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   18d60:	e0bfff17 	ldw	r2,-4(fp)
   18d64:	00c00044 	movi	r3,1
   18d68:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   18d6c:	e0bfff17 	ldw	r2,-4(fp)
   18d70:	10800a17 	ldw	r2,40(r2)
   18d74:	10800a04 	addi	r2,r2,40
   18d78:	1080002b 	ldhuio	r2,0(r2)
   18d7c:	10bfffcc 	andi	r2,r2,65535
   18d80:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   18d84:	e0bffb0b 	ldhu	r2,-20(fp)
   18d88:	10800044 	addi	r2,r2,1
   18d8c:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   18d90:	e0bffb0b 	ldhu	r2,-20(fp)
   18d94:	1080004c 	andi	r2,r2,1
   18d98:	1001981e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   18d9c:	00bffb44 	movi	r2,-19
   18da0:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   18da4:	00019506 	br	193fc <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18da8:	e0bfff17 	ldw	r2,-4(fp)
   18dac:	10800a17 	ldw	r2,40(r2)
   18db0:	01802604 	movi	r6,152
   18db4:	01401544 	movi	r5,85
   18db8:	1009883a 	mov	r4,r2
   18dbc:	00181a40 	call	181a4 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   18dc0:	e03ff915 	stw	zero,-28(fp)
   18dc4:	00000f06 	br	18e04 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   18dc8:	e0bfff17 	ldw	r2,-4(fp)
   18dcc:	10800a17 	ldw	r2,40(r2)
   18dd0:	e0fff917 	ldw	r3,-28(fp)
   18dd4:	18c00804 	addi	r3,r3,32
   18dd8:	10c5883a 	add	r2,r2,r3
   18ddc:	10800023 	ldbuio	r2,0(r2)
   18de0:	10803fcc 	andi	r2,r2,255
   18de4:	1009883a 	mov	r4,r2
   18de8:	e0fffb84 	addi	r3,fp,-18
   18dec:	e0bff917 	ldw	r2,-28(fp)
   18df0:	1885883a 	add	r2,r3,r2
   18df4:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   18df8:	e0bff917 	ldw	r2,-28(fp)
   18dfc:	10800044 	addi	r2,r2,1
   18e00:	e0bff915 	stw	r2,-28(fp)
   18e04:	e0bff917 	ldw	r2,-28(fp)
   18e08:	10800190 	cmplti	r2,r2,6
   18e0c:	103fee1e 	bne	r2,zero,18dc8 <__alt_data_end+0xf0018dc8>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   18e10:	e0bffb83 	ldbu	r2,-18(fp)
   18e14:	10803fcc 	andi	r2,r2,255
   18e18:	10801458 	cmpnei	r2,r2,81
   18e1c:	1000291e 	bne	r2,zero,18ec4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   18e20:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   18e24:	10803fcc 	andi	r2,r2,255
   18e28:	10801458 	cmpnei	r2,r2,81
   18e2c:	1000251e 	bne	r2,zero,18ec4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   18e30:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   18e34:	10803fcc 	andi	r2,r2,255
   18e38:	10801498 	cmpnei	r2,r2,82
   18e3c:	1000211e 	bne	r2,zero,18ec4 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   18e40:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   18e44:	10803fcc 	andi	r2,r2,255
   18e48:	10801498 	cmpnei	r2,r2,82
   18e4c:	10001d1e 	bne	r2,zero,18ec4 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   18e50:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   18e54:	10803fcc 	andi	r2,r2,255
   18e58:	10801658 	cmpnei	r2,r2,89
   18e5c:	1000191e 	bne	r2,zero,18ec4 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   18e60:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   18e64:	10803fcc 	andi	r2,r2,255
   18e68:	10801658 	cmpnei	r2,r2,89
   18e6c:	1000151e 	bne	r2,zero,18ec4 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   18e70:	e0bfff17 	ldw	r2,-4(fp)
   18e74:	00c00044 	movi	r3,1
   18e78:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   18e7c:	e0bfff17 	ldw	r2,-4(fp)
   18e80:	00c00084 	movi	r3,2
   18e84:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   18e88:	e0bfff17 	ldw	r2,-4(fp)
   18e8c:	10800a17 	ldw	r2,40(r2)
   18e90:	10801404 	addi	r2,r2,80
   18e94:	1080002b 	ldhuio	r2,0(r2)
   18e98:	10bfffcc 	andi	r2,r2,65535
   18e9c:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   18ea0:	e0bffb0b 	ldhu	r2,-20(fp)
   18ea4:	10800044 	addi	r2,r2,1
   18ea8:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   18eac:	e0bffb0b 	ldhu	r2,-20(fp)
   18eb0:	1080004c 	andi	r2,r2,1
   18eb4:	1001511e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   18eb8:	00bffb44 	movi	r2,-19
   18ebc:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   18ec0:	00014e06 	br	193fc <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18ec4:	e0bfff17 	ldw	r2,-4(fp)
   18ec8:	10800a17 	ldw	r2,40(r2)
   18ecc:	01802604 	movi	r6,152
   18ed0:	01401544 	movi	r5,85
   18ed4:	1009883a 	mov	r4,r2
   18ed8:	001826c0 	call	1826c <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   18edc:	e03ff915 	stw	zero,-28(fp)
   18ee0:	00000f06 	br	18f20 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   18ee4:	e0bfff17 	ldw	r2,-4(fp)
   18ee8:	10800a17 	ldw	r2,40(r2)
   18eec:	e0fff917 	ldw	r3,-28(fp)
   18ef0:	18c00804 	addi	r3,r3,32
   18ef4:	10c5883a 	add	r2,r2,r3
   18ef8:	10800023 	ldbuio	r2,0(r2)
   18efc:	10803fcc 	andi	r2,r2,255
   18f00:	1009883a 	mov	r4,r2
   18f04:	e0fffb84 	addi	r3,fp,-18
   18f08:	e0bff917 	ldw	r2,-28(fp)
   18f0c:	1885883a 	add	r2,r3,r2
   18f10:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   18f14:	e0bff917 	ldw	r2,-28(fp)
   18f18:	10800044 	addi	r2,r2,1
   18f1c:	e0bff915 	stw	r2,-28(fp)
   18f20:	e0bff917 	ldw	r2,-28(fp)
   18f24:	10800190 	cmplti	r2,r2,6
   18f28:	103fee1e 	bne	r2,zero,18ee4 <__alt_data_end+0xf0018ee4>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   18f2c:	e0bffb83 	ldbu	r2,-18(fp)
   18f30:	10803fcc 	andi	r2,r2,255
   18f34:	10801458 	cmpnei	r2,r2,81
   18f38:	1000261e 	bne	r2,zero,18fd4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   18f3c:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   18f40:	10803fcc 	andi	r2,r2,255
   18f44:	1000231e 	bne	r2,zero,18fd4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   18f48:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   18f4c:	10803fcc 	andi	r2,r2,255
   18f50:	10801498 	cmpnei	r2,r2,82
   18f54:	10001f1e 	bne	r2,zero,18fd4 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   18f58:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   18f5c:	10803fcc 	andi	r2,r2,255
   18f60:	10001c1e 	bne	r2,zero,18fd4 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   18f64:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   18f68:	10803fcc 	andi	r2,r2,255
   18f6c:	10801658 	cmpnei	r2,r2,89
   18f70:	1000181e 	bne	r2,zero,18fd4 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   18f74:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   18f78:	10803fcc 	andi	r2,r2,255
   18f7c:	1000151e 	bne	r2,zero,18fd4 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   18f80:	e0bfff17 	ldw	r2,-4(fp)
   18f84:	00c00084 	movi	r3,2
   18f88:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   18f8c:	e0bfff17 	ldw	r2,-4(fp)
   18f90:	00c00084 	movi	r3,2
   18f94:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   18f98:	e0bfff17 	ldw	r2,-4(fp)
   18f9c:	10800a17 	ldw	r2,40(r2)
   18fa0:	10801404 	addi	r2,r2,80
   18fa4:	1080002b 	ldhuio	r2,0(r2)
   18fa8:	10bfffcc 	andi	r2,r2,65535
   18fac:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   18fb0:	e0bffb0b 	ldhu	r2,-20(fp)
   18fb4:	10800044 	addi	r2,r2,1
   18fb8:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   18fbc:	e0bffb0b 	ldhu	r2,-20(fp)
   18fc0:	1080008c 	andi	r2,r2,2
   18fc4:	10010d1e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   18fc8:	00bffb44 	movi	r2,-19
   18fcc:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   18fd0:	00010a06 	br	193fc <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   18fd4:	e0bfff17 	ldw	r2,-4(fp)
   18fd8:	10800a17 	ldw	r2,40(r2)
   18fdc:	01802604 	movi	r6,152
   18fe0:	01401544 	movi	r5,85
   18fe4:	1009883a 	mov	r4,r2
   18fe8:	00183080 	call	18308 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   18fec:	e03ff915 	stw	zero,-28(fp)
   18ff0:	00000f06 	br	19030 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   18ff4:	e0bfff17 	ldw	r2,-4(fp)
   18ff8:	10800a17 	ldw	r2,40(r2)
   18ffc:	e0fff917 	ldw	r3,-28(fp)
   19000:	18c01004 	addi	r3,r3,64
   19004:	10c5883a 	add	r2,r2,r3
   19008:	10800023 	ldbuio	r2,0(r2)
   1900c:	10803fcc 	andi	r2,r2,255
   19010:	1009883a 	mov	r4,r2
   19014:	e0fffb84 	addi	r3,fp,-18
   19018:	e0bff917 	ldw	r2,-28(fp)
   1901c:	1885883a 	add	r2,r3,r2
   19020:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   19024:	e0bff917 	ldw	r2,-28(fp)
   19028:	10800044 	addi	r2,r2,1
   1902c:	e0bff915 	stw	r2,-28(fp)
   19030:	e0bff917 	ldw	r2,-28(fp)
   19034:	10800310 	cmplti	r2,r2,12
   19038:	103fee1e 	bne	r2,zero,18ff4 <__alt_data_end+0xf0018ff4>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   1903c:	e0bffb83 	ldbu	r2,-18(fp)
   19040:	10803fcc 	andi	r2,r2,255
   19044:	10801458 	cmpnei	r2,r2,81
   19048:	1000371e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   1904c:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   19050:	10803fcc 	andi	r2,r2,255
   19054:	1000341e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   19058:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   1905c:	10803fcc 	andi	r2,r2,255
   19060:	1000311e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   19064:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   19068:	10803fcc 	andi	r2,r2,255
   1906c:	10002e1e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   19070:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   19074:	10803fcc 	andi	r2,r2,255
   19078:	10801498 	cmpnei	r2,r2,82
   1907c:	10002a1e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   19080:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   19084:	10803fcc 	andi	r2,r2,255
   19088:	1000271e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   1908c:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   19090:	10803fcc 	andi	r2,r2,255
   19094:	1000241e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   19098:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   1909c:	10803fcc 	andi	r2,r2,255
   190a0:	1000211e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   190a4:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   190a8:	10803fcc 	andi	r2,r2,255
   190ac:	10801658 	cmpnei	r2,r2,89
   190b0:	10001d1e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   190b4:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   190b8:	10803fcc 	andi	r2,r2,255
   190bc:	10001a1e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   190c0:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   190c4:	10803fcc 	andi	r2,r2,255
   190c8:	1000171e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   190cc:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   190d0:	10803fcc 	andi	r2,r2,255
   190d4:	1000141e 	bne	r2,zero,19128 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   190d8:	e0bfff17 	ldw	r2,-4(fp)
   190dc:	00c00104 	movi	r3,4
   190e0:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   190e4:	e0bfff17 	ldw	r2,-4(fp)
   190e8:	00c00104 	movi	r3,4
   190ec:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   190f0:	e0bfff17 	ldw	r2,-4(fp)
   190f4:	10800a17 	ldw	r2,40(r2)
   190f8:	10802804 	addi	r2,r2,160
   190fc:	10800037 	ldwio	r2,0(r2)
   19100:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   19104:	e0bffb0b 	ldhu	r2,-20(fp)
   19108:	10800044 	addi	r2,r2,1
   1910c:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   19110:	e0bffb0b 	ldhu	r2,-20(fp)
   19114:	1080010c 	andi	r2,r2,4
   19118:	1000b81e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   1911c:	00bffb44 	movi	r2,-19
   19120:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   19124:	0000b506 	br	193fc <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   19128:	e0bfff17 	ldw	r2,-4(fp)
   1912c:	10800a17 	ldw	r2,40(r2)
   19130:	01802604 	movi	r6,152
   19134:	01401544 	movi	r5,85
   19138:	1009883a 	mov	r4,r2
   1913c:	00182b80 	call	182b8 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   19140:	e03ff915 	stw	zero,-28(fp)
   19144:	00000f06 	br	19184 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   19148:	e0bfff17 	ldw	r2,-4(fp)
   1914c:	10800a17 	ldw	r2,40(r2)
   19150:	e0fff917 	ldw	r3,-28(fp)
   19154:	18c01004 	addi	r3,r3,64
   19158:	10c5883a 	add	r2,r2,r3
   1915c:	10800023 	ldbuio	r2,0(r2)
   19160:	10803fcc 	andi	r2,r2,255
   19164:	1009883a 	mov	r4,r2
   19168:	e0fffb84 	addi	r3,fp,-18
   1916c:	e0bff917 	ldw	r2,-28(fp)
   19170:	1885883a 	add	r2,r3,r2
   19174:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   19178:	e0bff917 	ldw	r2,-28(fp)
   1917c:	10800044 	addi	r2,r2,1
   19180:	e0bff915 	stw	r2,-28(fp)
   19184:	e0bff917 	ldw	r2,-28(fp)
   19188:	10800310 	cmplti	r2,r2,12
   1918c:	103fee1e 	bne	r2,zero,19148 <__alt_data_end+0xf0019148>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   19190:	e0bffb83 	ldbu	r2,-18(fp)
   19194:	10803fcc 	andi	r2,r2,255
   19198:	10801458 	cmpnei	r2,r2,81
   1919c:	10003a1e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   191a0:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   191a4:	10803fcc 	andi	r2,r2,255
   191a8:	1000371e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   191ac:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   191b0:	10803fcc 	andi	r2,r2,255
   191b4:	10801458 	cmpnei	r2,r2,81
   191b8:	1000331e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   191bc:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   191c0:	10803fcc 	andi	r2,r2,255
   191c4:	1000301e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   191c8:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   191cc:	10803fcc 	andi	r2,r2,255
   191d0:	10801498 	cmpnei	r2,r2,82
   191d4:	10002c1e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   191d8:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   191dc:	10803fcc 	andi	r2,r2,255
   191e0:	1000291e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   191e4:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   191e8:	10803fcc 	andi	r2,r2,255
   191ec:	10801498 	cmpnei	r2,r2,82
   191f0:	1000251e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   191f4:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   191f8:	10803fcc 	andi	r2,r2,255
   191fc:	1000221e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   19200:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   19204:	10803fcc 	andi	r2,r2,255
   19208:	10801658 	cmpnei	r2,r2,89
   1920c:	10001e1e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   19210:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   19214:	10803fcc 	andi	r2,r2,255
   19218:	10001b1e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   1921c:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   19220:	10803fcc 	andi	r2,r2,255
   19224:	10801658 	cmpnei	r2,r2,89
   19228:	1000171e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   1922c:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   19230:	10803fcc 	andi	r2,r2,255
   19234:	1000141e 	bne	r2,zero,19288 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   19238:	e0bfff17 	ldw	r2,-4(fp)
   1923c:	00c00084 	movi	r3,2
   19240:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   19244:	e0bfff17 	ldw	r2,-4(fp)
   19248:	00c00104 	movi	r3,4
   1924c:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   19250:	e0bfff17 	ldw	r2,-4(fp)
   19254:	10800a17 	ldw	r2,40(r2)
   19258:	10802804 	addi	r2,r2,160
   1925c:	10800037 	ldwio	r2,0(r2)
   19260:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   19264:	e0bffb0b 	ldhu	r2,-20(fp)
   19268:	10800044 	addi	r2,r2,1
   1926c:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   19270:	e0bffb0b 	ldhu	r2,-20(fp)
   19274:	1080010c 	andi	r2,r2,4
   19278:	1000601e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   1927c:	00bffb44 	movi	r2,-19
   19280:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   19284:	00005d06 	br	193fc <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   19288:	e0bfff17 	ldw	r2,-4(fp)
   1928c:	10800a17 	ldw	r2,40(r2)
   19290:	01802604 	movi	r6,152
   19294:	01401544 	movi	r5,85
   19298:	1009883a 	mov	r4,r2
   1929c:	001821c0 	call	1821c <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   192a0:	e03ff915 	stw	zero,-28(fp)
   192a4:	00000f06 	br	192e4 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   192a8:	e0bfff17 	ldw	r2,-4(fp)
   192ac:	10800a17 	ldw	r2,40(r2)
   192b0:	e0fff917 	ldw	r3,-28(fp)
   192b4:	18c01004 	addi	r3,r3,64
   192b8:	10c5883a 	add	r2,r2,r3
   192bc:	10800023 	ldbuio	r2,0(r2)
   192c0:	10803fcc 	andi	r2,r2,255
   192c4:	1009883a 	mov	r4,r2
   192c8:	e0fffb84 	addi	r3,fp,-18
   192cc:	e0bff917 	ldw	r2,-28(fp)
   192d0:	1885883a 	add	r2,r3,r2
   192d4:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   192d8:	e0bff917 	ldw	r2,-28(fp)
   192dc:	10800044 	addi	r2,r2,1
   192e0:	e0bff915 	stw	r2,-28(fp)
   192e4:	e0bff917 	ldw	r2,-28(fp)
   192e8:	10800310 	cmplti	r2,r2,12
   192ec:	103fee1e 	bne	r2,zero,192a8 <__alt_data_end+0xf00192a8>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   192f0:	e0bffb83 	ldbu	r2,-18(fp)
   192f4:	10803fcc 	andi	r2,r2,255
   192f8:	10801458 	cmpnei	r2,r2,81
   192fc:	10003f1e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   19300:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   19304:	10803fcc 	andi	r2,r2,255
   19308:	10801458 	cmpnei	r2,r2,81
   1930c:	10003b1e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   19310:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   19314:	10803fcc 	andi	r2,r2,255
   19318:	10801458 	cmpnei	r2,r2,81
   1931c:	1000371e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   19320:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   19324:	10803fcc 	andi	r2,r2,255
   19328:	10801458 	cmpnei	r2,r2,81
   1932c:	1000331e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   19330:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   19334:	10803fcc 	andi	r2,r2,255
   19338:	10801498 	cmpnei	r2,r2,82
   1933c:	10002f1e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   19340:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   19344:	10803fcc 	andi	r2,r2,255
   19348:	10801498 	cmpnei	r2,r2,82
   1934c:	10002b1e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   19350:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   19354:	10803fcc 	andi	r2,r2,255
   19358:	10801498 	cmpnei	r2,r2,82
   1935c:	1000271e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   19360:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   19364:	10803fcc 	andi	r2,r2,255
   19368:	10801498 	cmpnei	r2,r2,82
   1936c:	1000231e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   19370:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   19374:	10803fcc 	andi	r2,r2,255
   19378:	10801658 	cmpnei	r2,r2,89
   1937c:	10001f1e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   19380:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   19384:	10803fcc 	andi	r2,r2,255
   19388:	10801658 	cmpnei	r2,r2,89
   1938c:	10001b1e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   19390:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   19394:	10803fcc 	andi	r2,r2,255
   19398:	10801658 	cmpnei	r2,r2,89
   1939c:	1000171e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   193a0:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   193a4:	10803fcc 	andi	r2,r2,255
   193a8:	10801658 	cmpnei	r2,r2,89
   193ac:	1000131e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   193b0:	e0bfff17 	ldw	r2,-4(fp)
   193b4:	00c00044 	movi	r3,1
   193b8:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   193bc:	e0bfff17 	ldw	r2,-4(fp)
   193c0:	00c00104 	movi	r3,4
   193c4:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   193c8:	e0bfff17 	ldw	r2,-4(fp)
   193cc:	10800a17 	ldw	r2,40(r2)
   193d0:	10802804 	addi	r2,r2,160
   193d4:	10800037 	ldwio	r2,0(r2)
   193d8:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   193dc:	e0bffb0b 	ldhu	r2,-20(fp)
   193e0:	10800044 	addi	r2,r2,1
   193e4:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   193e8:	e0bffb0b 	ldhu	r2,-20(fp)
   193ec:	1080010c 	andi	r2,r2,4
   193f0:	1000021e 	bne	r2,zero,193fc <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   193f4:	00bffb44 	movi	r2,-19
   193f8:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   193fc:	e0bffa17 	ldw	r2,-24(fp)
}
   19400:	e037883a 	mov	sp,fp
   19404:	dfc00117 	ldw	ra,4(sp)
   19408:	df000017 	ldw	fp,0(sp)
   1940c:	dec00204 	addi	sp,sp,8
   19410:	f800283a 	ret

00019414 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   19414:	defffa04 	addi	sp,sp,-24
   19418:	dfc00515 	stw	ra,20(sp)
   1941c:	df000415 	stw	fp,16(sp)
   19420:	df000404 	addi	fp,sp,16
   19424:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   19428:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   1942c:	01400544 	movi	r5,21
   19430:	e13fff17 	ldw	r4,-4(fp)
   19434:	001865c0 	call	1865c <alt_read_16bit_query_entry>
   19438:	10ffffcc 	andi	r3,r2,65535
   1943c:	e0bfff17 	ldw	r2,-4(fp)
   19440:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   19444:	e03ffc15 	stw	zero,-16(fp)
   19448:	00001106 	br	19490 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   1944c:	e0bfff17 	ldw	r2,-4(fp)
   19450:	10803517 	ldw	r2,212(r2)
   19454:	e0ffff17 	ldw	r3,-4(fp)
   19458:	19003317 	ldw	r4,204(r3)
   1945c:	e0fffc17 	ldw	r3,-16(fp)
   19460:	20c7883a 	add	r3,r4,r3
   19464:	180b883a 	mov	r5,r3
   19468:	e13fff17 	ldw	r4,-4(fp)
   1946c:	103ee83a 	callr	r2
   19470:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   19474:	e0fffe04 	addi	r3,fp,-8
   19478:	e0bffc17 	ldw	r2,-16(fp)
   1947c:	1885883a 	add	r2,r3,r2
   19480:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   19484:	e0bffc17 	ldw	r2,-16(fp)
   19488:	10800044 	addi	r2,r2,1
   1948c:	e0bffc15 	stw	r2,-16(fp)
   19490:	e0bffc17 	ldw	r2,-16(fp)
   19494:	108000d0 	cmplti	r2,r2,3
   19498:	103fec1e 	bne	r2,zero,1944c <__alt_data_end+0xf001944c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   1949c:	e0bffe03 	ldbu	r2,-8(fp)
   194a0:	10803fcc 	andi	r2,r2,255
   194a4:	10801418 	cmpnei	r2,r2,80
   194a8:	1000081e 	bne	r2,zero,194cc <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   194ac:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   194b0:	10803fcc 	andi	r2,r2,255
   194b4:	10801498 	cmpnei	r2,r2,82
   194b8:	1000041e 	bne	r2,zero,194cc <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   194bc:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   194c0:	10803fcc 	andi	r2,r2,255
   194c4:	10801260 	cmpeqi	r2,r2,73
   194c8:	1000021e 	bne	r2,zero,194d4 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   194cc:	00bffb44 	movi	r2,-19
   194d0:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   194d4:	e0bffd17 	ldw	r2,-12(fp)
}
   194d8:	e037883a 	mov	sp,fp
   194dc:	dfc00117 	ldw	ra,4(sp)
   194e0:	df000017 	ldw	fp,0(sp)
   194e4:	dec00204 	addi	sp,sp,8
   194e8:	f800283a 	ret

000194ec <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   194ec:	defffa04 	addi	sp,sp,-24
   194f0:	dfc00515 	stw	ra,20(sp)
   194f4:	df000415 	stw	fp,16(sp)
   194f8:	df000404 	addi	fp,sp,16
   194fc:	e13ffd15 	stw	r4,-12(fp)
   19500:	e17ffe15 	stw	r5,-8(fp)
   19504:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   19508:	e0bffd17 	ldw	r2,-12(fp)
   1950c:	10800017 	ldw	r2,0(r2)
   19510:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   19514:	e0bffc17 	ldw	r2,-16(fp)
   19518:	10c00a04 	addi	r3,r2,40
   1951c:	e0bffd17 	ldw	r2,-12(fp)
   19520:	10800217 	ldw	r2,8(r2)
   19524:	100f883a 	mov	r7,r2
   19528:	e1bfff17 	ldw	r6,-4(fp)
   1952c:	e17ffe17 	ldw	r5,-8(fp)
   19530:	1809883a 	mov	r4,r3
   19534:	0019b0c0 	call	19b0c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   19538:	e037883a 	mov	sp,fp
   1953c:	dfc00117 	ldw	ra,4(sp)
   19540:	df000017 	ldw	fp,0(sp)
   19544:	dec00204 	addi	sp,sp,8
   19548:	f800283a 	ret

0001954c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1954c:	defffa04 	addi	sp,sp,-24
   19550:	dfc00515 	stw	ra,20(sp)
   19554:	df000415 	stw	fp,16(sp)
   19558:	df000404 	addi	fp,sp,16
   1955c:	e13ffd15 	stw	r4,-12(fp)
   19560:	e17ffe15 	stw	r5,-8(fp)
   19564:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   19568:	e0bffd17 	ldw	r2,-12(fp)
   1956c:	10800017 	ldw	r2,0(r2)
   19570:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   19574:	e0bffc17 	ldw	r2,-16(fp)
   19578:	10c00a04 	addi	r3,r2,40
   1957c:	e0bffd17 	ldw	r2,-12(fp)
   19580:	10800217 	ldw	r2,8(r2)
   19584:	100f883a 	mov	r7,r2
   19588:	e1bfff17 	ldw	r6,-4(fp)
   1958c:	e17ffe17 	ldw	r5,-8(fp)
   19590:	1809883a 	mov	r4,r3
   19594:	0019d280 	call	19d28 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   19598:	e037883a 	mov	sp,fp
   1959c:	dfc00117 	ldw	ra,4(sp)
   195a0:	df000017 	ldw	fp,0(sp)
   195a4:	dec00204 	addi	sp,sp,8
   195a8:	f800283a 	ret

000195ac <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   195ac:	defffc04 	addi	sp,sp,-16
   195b0:	dfc00315 	stw	ra,12(sp)
   195b4:	df000215 	stw	fp,8(sp)
   195b8:	df000204 	addi	fp,sp,8
   195bc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   195c0:	e0bfff17 	ldw	r2,-4(fp)
   195c4:	10800017 	ldw	r2,0(r2)
   195c8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   195cc:	e0bffe17 	ldw	r2,-8(fp)
   195d0:	10c00a04 	addi	r3,r2,40
   195d4:	e0bfff17 	ldw	r2,-4(fp)
   195d8:	10800217 	ldw	r2,8(r2)
   195dc:	100b883a 	mov	r5,r2
   195e0:	1809883a 	mov	r4,r3
   195e4:	00199b40 	call	199b4 <altera_avalon_jtag_uart_close>
}
   195e8:	e037883a 	mov	sp,fp
   195ec:	dfc00117 	ldw	ra,4(sp)
   195f0:	df000017 	ldw	fp,0(sp)
   195f4:	dec00204 	addi	sp,sp,8
   195f8:	f800283a 	ret

000195fc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   195fc:	defffa04 	addi	sp,sp,-24
   19600:	dfc00515 	stw	ra,20(sp)
   19604:	df000415 	stw	fp,16(sp)
   19608:	df000404 	addi	fp,sp,16
   1960c:	e13ffd15 	stw	r4,-12(fp)
   19610:	e17ffe15 	stw	r5,-8(fp)
   19614:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   19618:	e0bffd17 	ldw	r2,-12(fp)
   1961c:	10800017 	ldw	r2,0(r2)
   19620:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   19624:	e0bffc17 	ldw	r2,-16(fp)
   19628:	10800a04 	addi	r2,r2,40
   1962c:	e1bfff17 	ldw	r6,-4(fp)
   19630:	e17ffe17 	ldw	r5,-8(fp)
   19634:	1009883a 	mov	r4,r2
   19638:	0019a1c0 	call	19a1c <altera_avalon_jtag_uart_ioctl>
}
   1963c:	e037883a 	mov	sp,fp
   19640:	dfc00117 	ldw	ra,4(sp)
   19644:	df000017 	ldw	fp,0(sp)
   19648:	dec00204 	addi	sp,sp,8
   1964c:	f800283a 	ret

00019650 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   19650:	defffb04 	addi	sp,sp,-20
   19654:	dfc00415 	stw	ra,16(sp)
   19658:	df000315 	stw	fp,12(sp)
   1965c:	df000304 	addi	fp,sp,12
   19660:	e13ffd15 	stw	r4,-12(fp)
   19664:	e17ffe15 	stw	r5,-8(fp)
   19668:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1966c:	e0bffd17 	ldw	r2,-12(fp)
   19670:	00c00044 	movi	r3,1
   19674:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   19678:	e0bffd17 	ldw	r2,-12(fp)
   1967c:	10800017 	ldw	r2,0(r2)
   19680:	10800104 	addi	r2,r2,4
   19684:	1007883a 	mov	r3,r2
   19688:	e0bffd17 	ldw	r2,-12(fp)
   1968c:	10800817 	ldw	r2,32(r2)
   19690:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   19694:	e0bfff17 	ldw	r2,-4(fp)
   19698:	018000b4 	movhi	r6,2
   1969c:	31a5c104 	addi	r6,r6,-26876
   196a0:	e17ffd17 	ldw	r5,-12(fp)
   196a4:	1009883a 	mov	r4,r2
   196a8:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   196ac:	e0bffd17 	ldw	r2,-12(fp)
   196b0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   196b4:	e0bffd17 	ldw	r2,-12(fp)
   196b8:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   196bc:	d0e04f17 	ldw	r3,-32452(gp)
   196c0:	e1fffd17 	ldw	r7,-12(fp)
   196c4:	018000b4 	movhi	r6,2
   196c8:	31a64504 	addi	r6,r6,-26348
   196cc:	180b883a 	mov	r5,r3
   196d0:	1009883a 	mov	r4,r2
   196d4:	001d02c0 	call	1d02c <alt_alarm_start>
   196d8:	1000040e 	bge	r2,zero,196ec <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   196dc:	e0fffd17 	ldw	r3,-12(fp)
   196e0:	00a00034 	movhi	r2,32768
   196e4:	10bfffc4 	addi	r2,r2,-1
   196e8:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   196ec:	0001883a 	nop
   196f0:	e037883a 	mov	sp,fp
   196f4:	dfc00117 	ldw	ra,4(sp)
   196f8:	df000017 	ldw	fp,0(sp)
   196fc:	dec00204 	addi	sp,sp,8
   19700:	f800283a 	ret

00019704 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   19704:	defff704 	addi	sp,sp,-36
   19708:	df000815 	stw	fp,32(sp)
   1970c:	df000804 	addi	fp,sp,32
   19710:	e13ffe15 	stw	r4,-8(fp)
   19714:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   19718:	e0bffe17 	ldw	r2,-8(fp)
   1971c:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   19720:	e0bffa17 	ldw	r2,-24(fp)
   19724:	10800017 	ldw	r2,0(r2)
   19728:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1972c:	e0bffb17 	ldw	r2,-20(fp)
   19730:	10800104 	addi	r2,r2,4
   19734:	10800037 	ldwio	r2,0(r2)
   19738:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   1973c:	e0bffc17 	ldw	r2,-16(fp)
   19740:	1080c00c 	andi	r2,r2,768
   19744:	10006d26 	beq	r2,zero,198fc <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   19748:	e0bffc17 	ldw	r2,-16(fp)
   1974c:	1080400c 	andi	r2,r2,256
   19750:	10003526 	beq	r2,zero,19828 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   19754:	00800074 	movhi	r2,1
   19758:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1975c:	e0bffa17 	ldw	r2,-24(fp)
   19760:	10800a17 	ldw	r2,40(r2)
   19764:	10800044 	addi	r2,r2,1
   19768:	1081ffcc 	andi	r2,r2,2047
   1976c:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   19770:	e0bffa17 	ldw	r2,-24(fp)
   19774:	10c00b17 	ldw	r3,44(r2)
   19778:	e0bffd17 	ldw	r2,-12(fp)
   1977c:	18801526 	beq	r3,r2,197d4 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   19780:	e0bffb17 	ldw	r2,-20(fp)
   19784:	10800037 	ldwio	r2,0(r2)
   19788:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   1978c:	e0bff817 	ldw	r2,-32(fp)
   19790:	10a0000c 	andi	r2,r2,32768
   19794:	10001126 	beq	r2,zero,197dc <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   19798:	e0bffa17 	ldw	r2,-24(fp)
   1979c:	10800a17 	ldw	r2,40(r2)
   197a0:	e0fff817 	ldw	r3,-32(fp)
   197a4:	1809883a 	mov	r4,r3
   197a8:	e0fffa17 	ldw	r3,-24(fp)
   197ac:	1885883a 	add	r2,r3,r2
   197b0:	10800e04 	addi	r2,r2,56
   197b4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   197b8:	e0bffa17 	ldw	r2,-24(fp)
   197bc:	10800a17 	ldw	r2,40(r2)
   197c0:	10800044 	addi	r2,r2,1
   197c4:	10c1ffcc 	andi	r3,r2,2047
   197c8:	e0bffa17 	ldw	r2,-24(fp)
   197cc:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   197d0:	003fe206 	br	1975c <__alt_data_end+0xf001975c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   197d4:	0001883a 	nop
   197d8:	00000106 	br	197e0 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   197dc:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   197e0:	e0bff817 	ldw	r2,-32(fp)
   197e4:	10bfffec 	andhi	r2,r2,65535
   197e8:	10000f26 	beq	r2,zero,19828 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   197ec:	e0bffa17 	ldw	r2,-24(fp)
   197f0:	10c00817 	ldw	r3,32(r2)
   197f4:	00bfff84 	movi	r2,-2
   197f8:	1886703a 	and	r3,r3,r2
   197fc:	e0bffa17 	ldw	r2,-24(fp)
   19800:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   19804:	e0bffb17 	ldw	r2,-20(fp)
   19808:	10800104 	addi	r2,r2,4
   1980c:	1007883a 	mov	r3,r2
   19810:	e0bffa17 	ldw	r2,-24(fp)
   19814:	10800817 	ldw	r2,32(r2)
   19818:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1981c:	e0bffb17 	ldw	r2,-20(fp)
   19820:	10800104 	addi	r2,r2,4
   19824:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   19828:	e0bffc17 	ldw	r2,-16(fp)
   1982c:	1080800c 	andi	r2,r2,512
   19830:	103fbe26 	beq	r2,zero,1972c <__alt_data_end+0xf001972c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   19834:	e0bffc17 	ldw	r2,-16(fp)
   19838:	1004d43a 	srli	r2,r2,16
   1983c:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   19840:	00001406 	br	19894 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   19844:	e0bffb17 	ldw	r2,-20(fp)
   19848:	e0fffa17 	ldw	r3,-24(fp)
   1984c:	18c00d17 	ldw	r3,52(r3)
   19850:	e13ffa17 	ldw	r4,-24(fp)
   19854:	20c7883a 	add	r3,r4,r3
   19858:	18c20e04 	addi	r3,r3,2104
   1985c:	18c00003 	ldbu	r3,0(r3)
   19860:	18c03fcc 	andi	r3,r3,255
   19864:	18c0201c 	xori	r3,r3,128
   19868:	18ffe004 	addi	r3,r3,-128
   1986c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   19870:	e0bffa17 	ldw	r2,-24(fp)
   19874:	10800d17 	ldw	r2,52(r2)
   19878:	10800044 	addi	r2,r2,1
   1987c:	10c1ffcc 	andi	r3,r2,2047
   19880:	e0bffa17 	ldw	r2,-24(fp)
   19884:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   19888:	e0bff917 	ldw	r2,-28(fp)
   1988c:	10bfffc4 	addi	r2,r2,-1
   19890:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   19894:	e0bff917 	ldw	r2,-28(fp)
   19898:	10000526 	beq	r2,zero,198b0 <altera_avalon_jtag_uart_irq+0x1ac>
   1989c:	e0bffa17 	ldw	r2,-24(fp)
   198a0:	10c00d17 	ldw	r3,52(r2)
   198a4:	e0bffa17 	ldw	r2,-24(fp)
   198a8:	10800c17 	ldw	r2,48(r2)
   198ac:	18bfe51e 	bne	r3,r2,19844 <__alt_data_end+0xf0019844>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   198b0:	e0bff917 	ldw	r2,-28(fp)
   198b4:	103f9d26 	beq	r2,zero,1972c <__alt_data_end+0xf001972c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   198b8:	e0bffa17 	ldw	r2,-24(fp)
   198bc:	10c00817 	ldw	r3,32(r2)
   198c0:	00bfff44 	movi	r2,-3
   198c4:	1886703a 	and	r3,r3,r2
   198c8:	e0bffa17 	ldw	r2,-24(fp)
   198cc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   198d0:	e0bffa17 	ldw	r2,-24(fp)
   198d4:	10800017 	ldw	r2,0(r2)
   198d8:	10800104 	addi	r2,r2,4
   198dc:	1007883a 	mov	r3,r2
   198e0:	e0bffa17 	ldw	r2,-24(fp)
   198e4:	10800817 	ldw	r2,32(r2)
   198e8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   198ec:	e0bffb17 	ldw	r2,-20(fp)
   198f0:	10800104 	addi	r2,r2,4
   198f4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   198f8:	003f8c06 	br	1972c <__alt_data_end+0xf001972c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   198fc:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   19900:	0001883a 	nop
   19904:	e037883a 	mov	sp,fp
   19908:	df000017 	ldw	fp,0(sp)
   1990c:	dec00104 	addi	sp,sp,4
   19910:	f800283a 	ret

00019914 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   19914:	defff804 	addi	sp,sp,-32
   19918:	df000715 	stw	fp,28(sp)
   1991c:	df000704 	addi	fp,sp,28
   19920:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   19924:	e0bffb17 	ldw	r2,-20(fp)
   19928:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   1992c:	e0bff917 	ldw	r2,-28(fp)
   19930:	10800017 	ldw	r2,0(r2)
   19934:	10800104 	addi	r2,r2,4
   19938:	10800037 	ldwio	r2,0(r2)
   1993c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   19940:	e0bffa17 	ldw	r2,-24(fp)
   19944:	1081000c 	andi	r2,r2,1024
   19948:	10000b26 	beq	r2,zero,19978 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   1994c:	e0bff917 	ldw	r2,-28(fp)
   19950:	10800017 	ldw	r2,0(r2)
   19954:	10800104 	addi	r2,r2,4
   19958:	1007883a 	mov	r3,r2
   1995c:	e0bff917 	ldw	r2,-28(fp)
   19960:	10800817 	ldw	r2,32(r2)
   19964:	10810014 	ori	r2,r2,1024
   19968:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   1996c:	e0bff917 	ldw	r2,-28(fp)
   19970:	10000915 	stw	zero,36(r2)
   19974:	00000a06 	br	199a0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   19978:	e0bff917 	ldw	r2,-28(fp)
   1997c:	10c00917 	ldw	r3,36(r2)
   19980:	00a00034 	movhi	r2,32768
   19984:	10bfff04 	addi	r2,r2,-4
   19988:	10c00536 	bltu	r2,r3,199a0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   1998c:	e0bff917 	ldw	r2,-28(fp)
   19990:	10800917 	ldw	r2,36(r2)
   19994:	10c00044 	addi	r3,r2,1
   19998:	e0bff917 	ldw	r2,-28(fp)
   1999c:	10c00915 	stw	r3,36(r2)
   199a0:	d0a04f17 	ldw	r2,-32452(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   199a4:	e037883a 	mov	sp,fp
   199a8:	df000017 	ldw	fp,0(sp)
   199ac:	dec00104 	addi	sp,sp,4
   199b0:	f800283a 	ret

000199b4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   199b4:	defffd04 	addi	sp,sp,-12
   199b8:	df000215 	stw	fp,8(sp)
   199bc:	df000204 	addi	fp,sp,8
   199c0:	e13ffe15 	stw	r4,-8(fp)
   199c4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   199c8:	00000506 	br	199e0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   199cc:	e0bfff17 	ldw	r2,-4(fp)
   199d0:	1090000c 	andi	r2,r2,16384
   199d4:	10000226 	beq	r2,zero,199e0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   199d8:	00bffd44 	movi	r2,-11
   199dc:	00000b06 	br	19a0c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   199e0:	e0bffe17 	ldw	r2,-8(fp)
   199e4:	10c00d17 	ldw	r3,52(r2)
   199e8:	e0bffe17 	ldw	r2,-8(fp)
   199ec:	10800c17 	ldw	r2,48(r2)
   199f0:	18800526 	beq	r3,r2,19a08 <altera_avalon_jtag_uart_close+0x54>
   199f4:	e0bffe17 	ldw	r2,-8(fp)
   199f8:	10c00917 	ldw	r3,36(r2)
   199fc:	e0bffe17 	ldw	r2,-8(fp)
   19a00:	10800117 	ldw	r2,4(r2)
   19a04:	18bff136 	bltu	r3,r2,199cc <__alt_data_end+0xf00199cc>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   19a08:	0005883a 	mov	r2,zero
}
   19a0c:	e037883a 	mov	sp,fp
   19a10:	df000017 	ldw	fp,0(sp)
   19a14:	dec00104 	addi	sp,sp,4
   19a18:	f800283a 	ret

00019a1c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   19a1c:	defffa04 	addi	sp,sp,-24
   19a20:	df000515 	stw	fp,20(sp)
   19a24:	df000504 	addi	fp,sp,20
   19a28:	e13ffd15 	stw	r4,-12(fp)
   19a2c:	e17ffe15 	stw	r5,-8(fp)
   19a30:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   19a34:	00bff9c4 	movi	r2,-25
   19a38:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   19a3c:	e0bffe17 	ldw	r2,-8(fp)
   19a40:	10da8060 	cmpeqi	r3,r2,27137
   19a44:	1800031e 	bne	r3,zero,19a54 <altera_avalon_jtag_uart_ioctl+0x38>
   19a48:	109a80a0 	cmpeqi	r2,r2,27138
   19a4c:	1000181e 	bne	r2,zero,19ab0 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   19a50:	00002906 	br	19af8 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   19a54:	e0bffd17 	ldw	r2,-12(fp)
   19a58:	10c00117 	ldw	r3,4(r2)
   19a5c:	00a00034 	movhi	r2,32768
   19a60:	10bfffc4 	addi	r2,r2,-1
   19a64:	18802126 	beq	r3,r2,19aec <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   19a68:	e0bfff17 	ldw	r2,-4(fp)
   19a6c:	10800017 	ldw	r2,0(r2)
   19a70:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   19a74:	e0bffc17 	ldw	r2,-16(fp)
   19a78:	10800090 	cmplti	r2,r2,2
   19a7c:	1000061e 	bne	r2,zero,19a98 <altera_avalon_jtag_uart_ioctl+0x7c>
   19a80:	e0fffc17 	ldw	r3,-16(fp)
   19a84:	00a00034 	movhi	r2,32768
   19a88:	10bfffc4 	addi	r2,r2,-1
   19a8c:	18800226 	beq	r3,r2,19a98 <altera_avalon_jtag_uart_ioctl+0x7c>
   19a90:	e0bffc17 	ldw	r2,-16(fp)
   19a94:	00000206 	br	19aa0 <altera_avalon_jtag_uart_ioctl+0x84>
   19a98:	00a00034 	movhi	r2,32768
   19a9c:	10bfff84 	addi	r2,r2,-2
   19aa0:	e0fffd17 	ldw	r3,-12(fp)
   19aa4:	18800115 	stw	r2,4(r3)
      rc = 0;
   19aa8:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   19aac:	00000f06 	br	19aec <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   19ab0:	e0bffd17 	ldw	r2,-12(fp)
   19ab4:	10c00117 	ldw	r3,4(r2)
   19ab8:	00a00034 	movhi	r2,32768
   19abc:	10bfffc4 	addi	r2,r2,-1
   19ac0:	18800c26 	beq	r3,r2,19af4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   19ac4:	e0bffd17 	ldw	r2,-12(fp)
   19ac8:	10c00917 	ldw	r3,36(r2)
   19acc:	e0bffd17 	ldw	r2,-12(fp)
   19ad0:	10800117 	ldw	r2,4(r2)
   19ad4:	1885803a 	cmpltu	r2,r3,r2
   19ad8:	10c03fcc 	andi	r3,r2,255
   19adc:	e0bfff17 	ldw	r2,-4(fp)
   19ae0:	10c00015 	stw	r3,0(r2)
      rc = 0;
   19ae4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   19ae8:	00000206 	br	19af4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   19aec:	0001883a 	nop
   19af0:	00000106 	br	19af8 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   19af4:	0001883a 	nop

  default:
    break;
  }

  return rc;
   19af8:	e0bffb17 	ldw	r2,-20(fp)
}
   19afc:	e037883a 	mov	sp,fp
   19b00:	df000017 	ldw	fp,0(sp)
   19b04:	dec00104 	addi	sp,sp,4
   19b08:	f800283a 	ret

00019b0c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   19b0c:	defff304 	addi	sp,sp,-52
   19b10:	dfc00c15 	stw	ra,48(sp)
   19b14:	df000b15 	stw	fp,44(sp)
   19b18:	df000b04 	addi	fp,sp,44
   19b1c:	e13ffc15 	stw	r4,-16(fp)
   19b20:	e17ffd15 	stw	r5,-12(fp)
   19b24:	e1bffe15 	stw	r6,-8(fp)
   19b28:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   19b2c:	e0bffd17 	ldw	r2,-12(fp)
   19b30:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   19b34:	00004706 	br	19c54 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   19b38:	e0bffc17 	ldw	r2,-16(fp)
   19b3c:	10800a17 	ldw	r2,40(r2)
   19b40:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   19b44:	e0bffc17 	ldw	r2,-16(fp)
   19b48:	10800b17 	ldw	r2,44(r2)
   19b4c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   19b50:	e0fff717 	ldw	r3,-36(fp)
   19b54:	e0bff817 	ldw	r2,-32(fp)
   19b58:	18800536 	bltu	r3,r2,19b70 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   19b5c:	e0fff717 	ldw	r3,-36(fp)
   19b60:	e0bff817 	ldw	r2,-32(fp)
   19b64:	1885c83a 	sub	r2,r3,r2
   19b68:	e0bff615 	stw	r2,-40(fp)
   19b6c:	00000406 	br	19b80 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   19b70:	00c20004 	movi	r3,2048
   19b74:	e0bff817 	ldw	r2,-32(fp)
   19b78:	1885c83a 	sub	r2,r3,r2
   19b7c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   19b80:	e0bff617 	ldw	r2,-40(fp)
   19b84:	10001e26 	beq	r2,zero,19c00 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   19b88:	e0fffe17 	ldw	r3,-8(fp)
   19b8c:	e0bff617 	ldw	r2,-40(fp)
   19b90:	1880022e 	bgeu	r3,r2,19b9c <altera_avalon_jtag_uart_read+0x90>
        n = space;
   19b94:	e0bffe17 	ldw	r2,-8(fp)
   19b98:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   19b9c:	e0bffc17 	ldw	r2,-16(fp)
   19ba0:	10c00e04 	addi	r3,r2,56
   19ba4:	e0bff817 	ldw	r2,-32(fp)
   19ba8:	1885883a 	add	r2,r3,r2
   19bac:	e1bff617 	ldw	r6,-40(fp)
   19bb0:	100b883a 	mov	r5,r2
   19bb4:	e13ff517 	ldw	r4,-44(fp)
   19bb8:	00089900 	call	8990 <memcpy>
      ptr   += n;
   19bbc:	e0fff517 	ldw	r3,-44(fp)
   19bc0:	e0bff617 	ldw	r2,-40(fp)
   19bc4:	1885883a 	add	r2,r3,r2
   19bc8:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   19bcc:	e0fffe17 	ldw	r3,-8(fp)
   19bd0:	e0bff617 	ldw	r2,-40(fp)
   19bd4:	1885c83a 	sub	r2,r3,r2
   19bd8:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   19bdc:	e0fff817 	ldw	r3,-32(fp)
   19be0:	e0bff617 	ldw	r2,-40(fp)
   19be4:	1885883a 	add	r2,r3,r2
   19be8:	10c1ffcc 	andi	r3,r2,2047
   19bec:	e0bffc17 	ldw	r2,-16(fp)
   19bf0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   19bf4:	e0bffe17 	ldw	r2,-8(fp)
   19bf8:	00bfcf16 	blt	zero,r2,19b38 <__alt_data_end+0xf0019b38>
   19bfc:	00000106 	br	19c04 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   19c00:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   19c04:	e0fff517 	ldw	r3,-44(fp)
   19c08:	e0bffd17 	ldw	r2,-12(fp)
   19c0c:	1880141e 	bne	r3,r2,19c60 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   19c10:	e0bfff17 	ldw	r2,-4(fp)
   19c14:	1090000c 	andi	r2,r2,16384
   19c18:	1000131e 	bne	r2,zero,19c68 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   19c1c:	0001883a 	nop
   19c20:	e0bffc17 	ldw	r2,-16(fp)
   19c24:	10c00a17 	ldw	r3,40(r2)
   19c28:	e0bff717 	ldw	r2,-36(fp)
   19c2c:	1880051e 	bne	r3,r2,19c44 <altera_avalon_jtag_uart_read+0x138>
   19c30:	e0bffc17 	ldw	r2,-16(fp)
   19c34:	10c00917 	ldw	r3,36(r2)
   19c38:	e0bffc17 	ldw	r2,-16(fp)
   19c3c:	10800117 	ldw	r2,4(r2)
   19c40:	18bff736 	bltu	r3,r2,19c20 <__alt_data_end+0xf0019c20>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   19c44:	e0bffc17 	ldw	r2,-16(fp)
   19c48:	10c00a17 	ldw	r3,40(r2)
   19c4c:	e0bff717 	ldw	r2,-36(fp)
   19c50:	18800726 	beq	r3,r2,19c70 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   19c54:	e0bffe17 	ldw	r2,-8(fp)
   19c58:	00bfb716 	blt	zero,r2,19b38 <__alt_data_end+0xf0019b38>
   19c5c:	00000506 	br	19c74 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   19c60:	0001883a 	nop
   19c64:	00000306 	br	19c74 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   19c68:	0001883a 	nop
   19c6c:	00000106 	br	19c74 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   19c70:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   19c74:	e0fff517 	ldw	r3,-44(fp)
   19c78:	e0bffd17 	ldw	r2,-12(fp)
   19c7c:	18801826 	beq	r3,r2,19ce0 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19c80:	0005303a 	rdctl	r2,status
   19c84:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19c88:	e0fffb17 	ldw	r3,-20(fp)
   19c8c:	00bfff84 	movi	r2,-2
   19c90:	1884703a 	and	r2,r3,r2
   19c94:	1001703a 	wrctl	status,r2
  
  return context;
   19c98:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   19c9c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   19ca0:	e0bffc17 	ldw	r2,-16(fp)
   19ca4:	10800817 	ldw	r2,32(r2)
   19ca8:	10c00054 	ori	r3,r2,1
   19cac:	e0bffc17 	ldw	r2,-16(fp)
   19cb0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   19cb4:	e0bffc17 	ldw	r2,-16(fp)
   19cb8:	10800017 	ldw	r2,0(r2)
   19cbc:	10800104 	addi	r2,r2,4
   19cc0:	1007883a 	mov	r3,r2
   19cc4:	e0bffc17 	ldw	r2,-16(fp)
   19cc8:	10800817 	ldw	r2,32(r2)
   19ccc:	18800035 	stwio	r2,0(r3)
   19cd0:	e0bffa17 	ldw	r2,-24(fp)
   19cd4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19cd8:	e0bff917 	ldw	r2,-28(fp)
   19cdc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   19ce0:	e0fff517 	ldw	r3,-44(fp)
   19ce4:	e0bffd17 	ldw	r2,-12(fp)
   19ce8:	18800426 	beq	r3,r2,19cfc <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   19cec:	e0fff517 	ldw	r3,-44(fp)
   19cf0:	e0bffd17 	ldw	r2,-12(fp)
   19cf4:	1885c83a 	sub	r2,r3,r2
   19cf8:	00000606 	br	19d14 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   19cfc:	e0bfff17 	ldw	r2,-4(fp)
   19d00:	1090000c 	andi	r2,r2,16384
   19d04:	10000226 	beq	r2,zero,19d10 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   19d08:	00bffd44 	movi	r2,-11
   19d0c:	00000106 	br	19d14 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   19d10:	00bffec4 	movi	r2,-5
}
   19d14:	e037883a 	mov	sp,fp
   19d18:	dfc00117 	ldw	ra,4(sp)
   19d1c:	df000017 	ldw	fp,0(sp)
   19d20:	dec00204 	addi	sp,sp,8
   19d24:	f800283a 	ret

00019d28 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   19d28:	defff304 	addi	sp,sp,-52
   19d2c:	dfc00c15 	stw	ra,48(sp)
   19d30:	df000b15 	stw	fp,44(sp)
   19d34:	df000b04 	addi	fp,sp,44
   19d38:	e13ffc15 	stw	r4,-16(fp)
   19d3c:	e17ffd15 	stw	r5,-12(fp)
   19d40:	e1bffe15 	stw	r6,-8(fp)
   19d44:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   19d48:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   19d4c:	e0bffd17 	ldw	r2,-12(fp)
   19d50:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   19d54:	00003706 	br	19e34 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   19d58:	e0bffc17 	ldw	r2,-16(fp)
   19d5c:	10800c17 	ldw	r2,48(r2)
   19d60:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   19d64:	e0bffc17 	ldw	r2,-16(fp)
   19d68:	10800d17 	ldw	r2,52(r2)
   19d6c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   19d70:	e0fff917 	ldw	r3,-28(fp)
   19d74:	e0bff517 	ldw	r2,-44(fp)
   19d78:	1880062e 	bgeu	r3,r2,19d94 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   19d7c:	e0fff517 	ldw	r3,-44(fp)
   19d80:	e0bff917 	ldw	r2,-28(fp)
   19d84:	1885c83a 	sub	r2,r3,r2
   19d88:	10bfffc4 	addi	r2,r2,-1
   19d8c:	e0bff615 	stw	r2,-40(fp)
   19d90:	00000b06 	br	19dc0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   19d94:	e0bff517 	ldw	r2,-44(fp)
   19d98:	10000526 	beq	r2,zero,19db0 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   19d9c:	00c20004 	movi	r3,2048
   19da0:	e0bff917 	ldw	r2,-28(fp)
   19da4:	1885c83a 	sub	r2,r3,r2
   19da8:	e0bff615 	stw	r2,-40(fp)
   19dac:	00000406 	br	19dc0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   19db0:	00c1ffc4 	movi	r3,2047
   19db4:	e0bff917 	ldw	r2,-28(fp)
   19db8:	1885c83a 	sub	r2,r3,r2
   19dbc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   19dc0:	e0bff617 	ldw	r2,-40(fp)
   19dc4:	10001e26 	beq	r2,zero,19e40 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   19dc8:	e0fffe17 	ldw	r3,-8(fp)
   19dcc:	e0bff617 	ldw	r2,-40(fp)
   19dd0:	1880022e 	bgeu	r3,r2,19ddc <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   19dd4:	e0bffe17 	ldw	r2,-8(fp)
   19dd8:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   19ddc:	e0bffc17 	ldw	r2,-16(fp)
   19de0:	10c20e04 	addi	r3,r2,2104
   19de4:	e0bff917 	ldw	r2,-28(fp)
   19de8:	1885883a 	add	r2,r3,r2
   19dec:	e1bff617 	ldw	r6,-40(fp)
   19df0:	e17ffd17 	ldw	r5,-12(fp)
   19df4:	1009883a 	mov	r4,r2
   19df8:	00089900 	call	8990 <memcpy>
      ptr   += n;
   19dfc:	e0fffd17 	ldw	r3,-12(fp)
   19e00:	e0bff617 	ldw	r2,-40(fp)
   19e04:	1885883a 	add	r2,r3,r2
   19e08:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   19e0c:	e0fffe17 	ldw	r3,-8(fp)
   19e10:	e0bff617 	ldw	r2,-40(fp)
   19e14:	1885c83a 	sub	r2,r3,r2
   19e18:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   19e1c:	e0fff917 	ldw	r3,-28(fp)
   19e20:	e0bff617 	ldw	r2,-40(fp)
   19e24:	1885883a 	add	r2,r3,r2
   19e28:	10c1ffcc 	andi	r3,r2,2047
   19e2c:	e0bffc17 	ldw	r2,-16(fp)
   19e30:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   19e34:	e0bffe17 	ldw	r2,-8(fp)
   19e38:	00bfc716 	blt	zero,r2,19d58 <__alt_data_end+0xf0019d58>
   19e3c:	00000106 	br	19e44 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   19e40:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   19e44:	0005303a 	rdctl	r2,status
   19e48:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   19e4c:	e0fffb17 	ldw	r3,-20(fp)
   19e50:	00bfff84 	movi	r2,-2
   19e54:	1884703a 	and	r2,r3,r2
   19e58:	1001703a 	wrctl	status,r2
  
  return context;
   19e5c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   19e60:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   19e64:	e0bffc17 	ldw	r2,-16(fp)
   19e68:	10800817 	ldw	r2,32(r2)
   19e6c:	10c00094 	ori	r3,r2,2
   19e70:	e0bffc17 	ldw	r2,-16(fp)
   19e74:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   19e78:	e0bffc17 	ldw	r2,-16(fp)
   19e7c:	10800017 	ldw	r2,0(r2)
   19e80:	10800104 	addi	r2,r2,4
   19e84:	1007883a 	mov	r3,r2
   19e88:	e0bffc17 	ldw	r2,-16(fp)
   19e8c:	10800817 	ldw	r2,32(r2)
   19e90:	18800035 	stwio	r2,0(r3)
   19e94:	e0bffa17 	ldw	r2,-24(fp)
   19e98:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   19e9c:	e0bff817 	ldw	r2,-32(fp)
   19ea0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   19ea4:	e0bffe17 	ldw	r2,-8(fp)
   19ea8:	0080100e 	bge	zero,r2,19eec <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   19eac:	e0bfff17 	ldw	r2,-4(fp)
   19eb0:	1090000c 	andi	r2,r2,16384
   19eb4:	1000101e 	bne	r2,zero,19ef8 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   19eb8:	0001883a 	nop
   19ebc:	e0bffc17 	ldw	r2,-16(fp)
   19ec0:	10c00d17 	ldw	r3,52(r2)
   19ec4:	e0bff517 	ldw	r2,-44(fp)
   19ec8:	1880051e 	bne	r3,r2,19ee0 <altera_avalon_jtag_uart_write+0x1b8>
   19ecc:	e0bffc17 	ldw	r2,-16(fp)
   19ed0:	10c00917 	ldw	r3,36(r2)
   19ed4:	e0bffc17 	ldw	r2,-16(fp)
   19ed8:	10800117 	ldw	r2,4(r2)
   19edc:	18bff736 	bltu	r3,r2,19ebc <__alt_data_end+0xf0019ebc>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   19ee0:	e0bffc17 	ldw	r2,-16(fp)
   19ee4:	10800917 	ldw	r2,36(r2)
   19ee8:	1000051e 	bne	r2,zero,19f00 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   19eec:	e0bffe17 	ldw	r2,-8(fp)
   19ef0:	00bfd016 	blt	zero,r2,19e34 <__alt_data_end+0xf0019e34>
   19ef4:	00000306 	br	19f04 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   19ef8:	0001883a 	nop
   19efc:	00000106 	br	19f04 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   19f00:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   19f04:	e0fffd17 	ldw	r3,-12(fp)
   19f08:	e0bff717 	ldw	r2,-36(fp)
   19f0c:	18800426 	beq	r3,r2,19f20 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   19f10:	e0fffd17 	ldw	r3,-12(fp)
   19f14:	e0bff717 	ldw	r2,-36(fp)
   19f18:	1885c83a 	sub	r2,r3,r2
   19f1c:	00000606 	br	19f38 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   19f20:	e0bfff17 	ldw	r2,-4(fp)
   19f24:	1090000c 	andi	r2,r2,16384
   19f28:	10000226 	beq	r2,zero,19f34 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   19f2c:	00bffd44 	movi	r2,-11
   19f30:	00000106 	br	19f38 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   19f34:	00bffec4 	movi	r2,-5
}
   19f38:	e037883a 	mov	sp,fp
   19f3c:	dfc00117 	ldw	ra,4(sp)
   19f40:	df000017 	ldw	fp,0(sp)
   19f44:	dec00204 	addi	sp,sp,8
   19f48:	f800283a 	ret

00019f4c <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   19f4c:	defffa04 	addi	sp,sp,-24
   19f50:	dfc00515 	stw	ra,20(sp)
   19f54:	df000415 	stw	fp,16(sp)
   19f58:	df000404 	addi	fp,sp,16
   19f5c:	e13ffe15 	stw	r4,-8(fp)
   19f60:	2805883a 	mov	r2,r5
   19f64:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   19f68:	e0bffe17 	ldw	r2,-8(fp)
   19f6c:	10800017 	ldw	r2,0(r2)
   19f70:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   19f74:	008003f4 	movhi	r2,15
   19f78:	10909004 	addi	r2,r2,16960
   19f7c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   19f80:	e0bffe17 	ldw	r2,-8(fp)
   19f84:	10800803 	ldbu	r2,32(r2)
   19f88:	10803fcc 	andi	r2,r2,255
   19f8c:	1080201c 	xori	r2,r2,128
   19f90:	10bfe004 	addi	r2,r2,-128
   19f94:	1000151e 	bne	r2,zero,19fec <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   19f98:	00000906 	br	19fc0 <lcd_write_command+0x74>
    if (--i == 0)
   19f9c:	e0bffc17 	ldw	r2,-16(fp)
   19fa0:	10bfffc4 	addi	r2,r2,-1
   19fa4:	e0bffc15 	stw	r2,-16(fp)
   19fa8:	e0bffc17 	ldw	r2,-16(fp)
   19fac:	1000041e 	bne	r2,zero,19fc0 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   19fb0:	e0bffe17 	ldw	r2,-8(fp)
   19fb4:	00c00044 	movi	r3,1
   19fb8:	10c00805 	stb	r3,32(r2)
      return;
   19fbc:	00000c06 	br	19ff0 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   19fc0:	e0bffd17 	ldw	r2,-12(fp)
   19fc4:	10800104 	addi	r2,r2,4
   19fc8:	10800037 	ldwio	r2,0(r2)
   19fcc:	1080200c 	andi	r2,r2,128
   19fd0:	103ff21e 	bne	r2,zero,19f9c <__alt_data_end+0xf0019f9c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   19fd4:	01001904 	movi	r4,100
   19fd8:	001d9f40 	call	1d9f4 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   19fdc:	e0bffd17 	ldw	r2,-12(fp)
   19fe0:	e0ffff03 	ldbu	r3,-4(fp)
   19fe4:	10c00035 	stwio	r3,0(r2)
   19fe8:	00000106 	br	19ff0 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   19fec:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   19ff0:	e037883a 	mov	sp,fp
   19ff4:	dfc00117 	ldw	ra,4(sp)
   19ff8:	df000017 	ldw	fp,0(sp)
   19ffc:	dec00204 	addi	sp,sp,8
   1a000:	f800283a 	ret

0001a004 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   1a004:	defffa04 	addi	sp,sp,-24
   1a008:	dfc00515 	stw	ra,20(sp)
   1a00c:	df000415 	stw	fp,16(sp)
   1a010:	df000404 	addi	fp,sp,16
   1a014:	e13ffe15 	stw	r4,-8(fp)
   1a018:	2805883a 	mov	r2,r5
   1a01c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   1a020:	e0bffe17 	ldw	r2,-8(fp)
   1a024:	10800017 	ldw	r2,0(r2)
   1a028:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   1a02c:	008003f4 	movhi	r2,15
   1a030:	10909004 	addi	r2,r2,16960
   1a034:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   1a038:	e0bffe17 	ldw	r2,-8(fp)
   1a03c:	10800803 	ldbu	r2,32(r2)
   1a040:	10803fcc 	andi	r2,r2,255
   1a044:	1080201c 	xori	r2,r2,128
   1a048:	10bfe004 	addi	r2,r2,-128
   1a04c:	10001d1e 	bne	r2,zero,1a0c4 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1a050:	00000906 	br	1a078 <lcd_write_data+0x74>
    if (--i == 0)
   1a054:	e0bffc17 	ldw	r2,-16(fp)
   1a058:	10bfffc4 	addi	r2,r2,-1
   1a05c:	e0bffc15 	stw	r2,-16(fp)
   1a060:	e0bffc17 	ldw	r2,-16(fp)
   1a064:	1000041e 	bne	r2,zero,1a078 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   1a068:	e0bffe17 	ldw	r2,-8(fp)
   1a06c:	00c00044 	movi	r3,1
   1a070:	10c00805 	stb	r3,32(r2)
      return;
   1a074:	00001406 	br	1a0c8 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1a078:	e0bffd17 	ldw	r2,-12(fp)
   1a07c:	10800104 	addi	r2,r2,4
   1a080:	10800037 	ldwio	r2,0(r2)
   1a084:	1080200c 	andi	r2,r2,128
   1a088:	103ff21e 	bne	r2,zero,1a054 <__alt_data_end+0xf001a054>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1a08c:	01001904 	movi	r4,100
   1a090:	001d9f40 	call	1d9f4 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   1a094:	e0bffd17 	ldw	r2,-12(fp)
   1a098:	10800204 	addi	r2,r2,8
   1a09c:	1007883a 	mov	r3,r2
   1a0a0:	e0bfff03 	ldbu	r2,-4(fp)
   1a0a4:	18800035 	stwio	r2,0(r3)

  sp->address++;
   1a0a8:	e0bffe17 	ldw	r2,-8(fp)
   1a0ac:	108008c3 	ldbu	r2,35(r2)
   1a0b0:	10800044 	addi	r2,r2,1
   1a0b4:	1007883a 	mov	r3,r2
   1a0b8:	e0bffe17 	ldw	r2,-8(fp)
   1a0bc:	10c008c5 	stb	r3,35(r2)
   1a0c0:	00000106 	br	1a0c8 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   1a0c4:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   1a0c8:	e037883a 	mov	sp,fp
   1a0cc:	dfc00117 	ldw	ra,4(sp)
   1a0d0:	df000017 	ldw	fp,0(sp)
   1a0d4:	dec00204 	addi	sp,sp,8
   1a0d8:	f800283a 	ret

0001a0dc <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   1a0dc:	defffc04 	addi	sp,sp,-16
   1a0e0:	dfc00315 	stw	ra,12(sp)
   1a0e4:	df000215 	stw	fp,8(sp)
   1a0e8:	df000204 	addi	fp,sp,8
   1a0ec:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1a0f0:	01400044 	movi	r5,1
   1a0f4:	e13fff17 	ldw	r4,-4(fp)
   1a0f8:	0019f4c0 	call	19f4c <lcd_write_command>

  sp->x = 0;
   1a0fc:	e0bfff17 	ldw	r2,-4(fp)
   1a100:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   1a104:	e0bfff17 	ldw	r2,-4(fp)
   1a108:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   1a10c:	e0bfff17 	ldw	r2,-4(fp)
   1a110:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a114:	e03ffe15 	stw	zero,-8(fp)
   1a118:	00001b06 	br	1a188 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   1a11c:	e0bffe17 	ldw	r2,-8(fp)
   1a120:	108018e4 	muli	r2,r2,99
   1a124:	10801004 	addi	r2,r2,64
   1a128:	e0ffff17 	ldw	r3,-4(fp)
   1a12c:	1885883a 	add	r2,r3,r2
   1a130:	01801444 	movi	r6,81
   1a134:	01400804 	movi	r5,32
   1a138:	1009883a 	mov	r4,r2
   1a13c:	0008ad80 	call	8ad8 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   1a140:	e0bffe17 	ldw	r2,-8(fp)
   1a144:	108018e4 	muli	r2,r2,99
   1a148:	10800c04 	addi	r2,r2,48
   1a14c:	e0ffff17 	ldw	r3,-4(fp)
   1a150:	1885883a 	add	r2,r3,r2
   1a154:	01800404 	movi	r6,16
   1a158:	01400804 	movi	r5,32
   1a15c:	1009883a 	mov	r4,r2
   1a160:	0008ad80 	call	8ad8 <memset>
    sp->line[y].width = 0;
   1a164:	e0ffff17 	ldw	r3,-4(fp)
   1a168:	e0bffe17 	ldw	r2,-8(fp)
   1a16c:	108018e4 	muli	r2,r2,99
   1a170:	1885883a 	add	r2,r3,r2
   1a174:	10802444 	addi	r2,r2,145
   1a178:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a17c:	e0bffe17 	ldw	r2,-8(fp)
   1a180:	10800044 	addi	r2,r2,1
   1a184:	e0bffe15 	stw	r2,-8(fp)
   1a188:	e0bffe17 	ldw	r2,-8(fp)
   1a18c:	10800090 	cmplti	r2,r2,2
   1a190:	103fe21e 	bne	r2,zero,1a11c <__alt_data_end+0xf001a11c>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   1a194:	0001883a 	nop
   1a198:	e037883a 	mov	sp,fp
   1a19c:	dfc00117 	ldw	ra,4(sp)
   1a1a0:	df000017 	ldw	fp,0(sp)
   1a1a4:	dec00204 	addi	sp,sp,8
   1a1a8:	f800283a 	ret

0001a1ac <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   1a1ac:	defff704 	addi	sp,sp,-36
   1a1b0:	dfc00815 	stw	ra,32(sp)
   1a1b4:	df000715 	stw	fp,28(sp)
   1a1b8:	df000704 	addi	fp,sp,28
   1a1bc:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   1a1c0:	e0bfff17 	ldw	r2,-4(fp)
   1a1c4:	10800943 	ldbu	r2,37(r2)
   1a1c8:	10803fcc 	andi	r2,r2,255
   1a1cc:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a1d0:	e03ff915 	stw	zero,-28(fp)
   1a1d4:	00006806 	br	1a378 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   1a1d8:	e0ffff17 	ldw	r3,-4(fp)
   1a1dc:	e0bff917 	ldw	r2,-28(fp)
   1a1e0:	108018e4 	muli	r2,r2,99
   1a1e4:	1885883a 	add	r2,r3,r2
   1a1e8:	10802444 	addi	r2,r2,145
   1a1ec:	10800003 	ldbu	r2,0(r2)
   1a1f0:	10803fcc 	andi	r2,r2,255
   1a1f4:	1080201c 	xori	r2,r2,128
   1a1f8:	10bfe004 	addi	r2,r2,-128
   1a1fc:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   1a200:	e0ffff17 	ldw	r3,-4(fp)
   1a204:	e0bff917 	ldw	r2,-28(fp)
   1a208:	108018e4 	muli	r2,r2,99
   1a20c:	1885883a 	add	r2,r3,r2
   1a210:	10802484 	addi	r2,r2,146
   1a214:	10800003 	ldbu	r2,0(r2)
   1a218:	10c03fcc 	andi	r3,r2,255
   1a21c:	e0bffc17 	ldw	r2,-16(fp)
   1a220:	1885383a 	mul	r2,r3,r2
   1a224:	1005d23a 	srai	r2,r2,8
   1a228:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   1a22c:	e0fffb17 	ldw	r3,-20(fp)
   1a230:	e0bffd17 	ldw	r2,-12(fp)
   1a234:	18800116 	blt	r3,r2,1a23c <lcd_repaint_screen+0x90>
      offset = 0;
   1a238:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1a23c:	e03ffa15 	stw	zero,-24(fp)
   1a240:	00004706 	br	1a360 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   1a244:	e0fffa17 	ldw	r3,-24(fp)
   1a248:	e0bffb17 	ldw	r2,-20(fp)
   1a24c:	1885883a 	add	r2,r3,r2
   1a250:	e0fffd17 	ldw	r3,-12(fp)
   1a254:	10c9283a 	div	r4,r2,r3
   1a258:	e0fffd17 	ldw	r3,-12(fp)
   1a25c:	20c7383a 	mul	r3,r4,r3
   1a260:	10c5c83a 	sub	r2,r2,r3
   1a264:	e13fff17 	ldw	r4,-4(fp)
   1a268:	e0fff917 	ldw	r3,-28(fp)
   1a26c:	18c018e4 	muli	r3,r3,99
   1a270:	20c7883a 	add	r3,r4,r3
   1a274:	1885883a 	add	r2,r3,r2
   1a278:	10801004 	addi	r2,r2,64
   1a27c:	10800003 	ldbu	r2,0(r2)
   1a280:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   1a284:	e0ffff17 	ldw	r3,-4(fp)
   1a288:	e0bff917 	ldw	r2,-28(fp)
   1a28c:	108018e4 	muli	r2,r2,99
   1a290:	1887883a 	add	r3,r3,r2
   1a294:	e0bffa17 	ldw	r2,-24(fp)
   1a298:	1885883a 	add	r2,r3,r2
   1a29c:	10800c04 	addi	r2,r2,48
   1a2a0:	10800003 	ldbu	r2,0(r2)
   1a2a4:	10c03fcc 	andi	r3,r2,255
   1a2a8:	18c0201c 	xori	r3,r3,128
   1a2ac:	18ffe004 	addi	r3,r3,-128
   1a2b0:	e0bffe07 	ldb	r2,-8(fp)
   1a2b4:	18802726 	beq	r3,r2,1a354 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   1a2b8:	e0fff917 	ldw	r3,-28(fp)
   1a2bc:	d0a01204 	addi	r2,gp,-32696
   1a2c0:	1885883a 	add	r2,r3,r2
   1a2c4:	10800003 	ldbu	r2,0(r2)
   1a2c8:	1007883a 	mov	r3,r2
   1a2cc:	e0bffa17 	ldw	r2,-24(fp)
   1a2d0:	1885883a 	add	r2,r3,r2
   1a2d4:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   1a2d8:	e0fffe43 	ldbu	r3,-7(fp)
   1a2dc:	e0bfff17 	ldw	r2,-4(fp)
   1a2e0:	108008c3 	ldbu	r2,35(r2)
   1a2e4:	10803fcc 	andi	r2,r2,255
   1a2e8:	1080201c 	xori	r2,r2,128
   1a2ec:	10bfe004 	addi	r2,r2,-128
   1a2f0:	18800a26 	beq	r3,r2,1a31c <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   1a2f4:	e0fffe43 	ldbu	r3,-7(fp)
   1a2f8:	00bfe004 	movi	r2,-128
   1a2fc:	1884b03a 	or	r2,r3,r2
   1a300:	10803fcc 	andi	r2,r2,255
   1a304:	100b883a 	mov	r5,r2
   1a308:	e13fff17 	ldw	r4,-4(fp)
   1a30c:	0019f4c0 	call	19f4c <lcd_write_command>
          sp->address = address;
   1a310:	e0fffe43 	ldbu	r3,-7(fp)
   1a314:	e0bfff17 	ldw	r2,-4(fp)
   1a318:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   1a31c:	e0bffe03 	ldbu	r2,-8(fp)
   1a320:	10803fcc 	andi	r2,r2,255
   1a324:	100b883a 	mov	r5,r2
   1a328:	e13fff17 	ldw	r4,-4(fp)
   1a32c:	001a0040 	call	1a004 <lcd_write_data>
        sp->line[y].visible[x] = c;
   1a330:	e0ffff17 	ldw	r3,-4(fp)
   1a334:	e0bff917 	ldw	r2,-28(fp)
   1a338:	108018e4 	muli	r2,r2,99
   1a33c:	1887883a 	add	r3,r3,r2
   1a340:	e0bffa17 	ldw	r2,-24(fp)
   1a344:	1885883a 	add	r2,r3,r2
   1a348:	10800c04 	addi	r2,r2,48
   1a34c:	e0fffe03 	ldbu	r3,-8(fp)
   1a350:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1a354:	e0bffa17 	ldw	r2,-24(fp)
   1a358:	10800044 	addi	r2,r2,1
   1a35c:	e0bffa15 	stw	r2,-24(fp)
   1a360:	e0bffa17 	ldw	r2,-24(fp)
   1a364:	10800410 	cmplti	r2,r2,16
   1a368:	103fb61e 	bne	r2,zero,1a244 <__alt_data_end+0xf001a244>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a36c:	e0bff917 	ldw	r2,-28(fp)
   1a370:	10800044 	addi	r2,r2,1
   1a374:	e0bff915 	stw	r2,-28(fp)
   1a378:	e0bff917 	ldw	r2,-28(fp)
   1a37c:	10800090 	cmplti	r2,r2,2
   1a380:	103f951e 	bne	r2,zero,1a1d8 <__alt_data_end+0xf001a1d8>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   1a384:	0001883a 	nop
   1a388:	e037883a 	mov	sp,fp
   1a38c:	dfc00117 	ldw	ra,4(sp)
   1a390:	df000017 	ldw	fp,0(sp)
   1a394:	dec00204 	addi	sp,sp,8
   1a398:	f800283a 	ret

0001a39c <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   1a39c:	defffc04 	addi	sp,sp,-16
   1a3a0:	dfc00315 	stw	ra,12(sp)
   1a3a4:	df000215 	stw	fp,8(sp)
   1a3a8:	df000204 	addi	fp,sp,8
   1a3ac:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a3b0:	e03ffe15 	stw	zero,-8(fp)
   1a3b4:	00001d06 	br	1a42c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   1a3b8:	e0bffe17 	ldw	r2,-8(fp)
   1a3bc:	00800f16 	blt	zero,r2,1a3fc <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   1a3c0:	e0bffe17 	ldw	r2,-8(fp)
   1a3c4:	108018e4 	muli	r2,r2,99
   1a3c8:	10801004 	addi	r2,r2,64
   1a3cc:	e0ffff17 	ldw	r3,-4(fp)
   1a3d0:	1889883a 	add	r4,r3,r2
   1a3d4:	e0bffe17 	ldw	r2,-8(fp)
   1a3d8:	10800044 	addi	r2,r2,1
   1a3dc:	108018e4 	muli	r2,r2,99
   1a3e0:	10801004 	addi	r2,r2,64
   1a3e4:	e0ffff17 	ldw	r3,-4(fp)
   1a3e8:	1885883a 	add	r2,r3,r2
   1a3ec:	01801404 	movi	r6,80
   1a3f0:	100b883a 	mov	r5,r2
   1a3f4:	00089900 	call	8990 <memcpy>
   1a3f8:	00000906 	br	1a420 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   1a3fc:	e0bffe17 	ldw	r2,-8(fp)
   1a400:	108018e4 	muli	r2,r2,99
   1a404:	10801004 	addi	r2,r2,64
   1a408:	e0ffff17 	ldw	r3,-4(fp)
   1a40c:	1885883a 	add	r2,r3,r2
   1a410:	01801404 	movi	r6,80
   1a414:	01400804 	movi	r5,32
   1a418:	1009883a 	mov	r4,r2
   1a41c:	0008ad80 	call	8ad8 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a420:	e0bffe17 	ldw	r2,-8(fp)
   1a424:	10800044 	addi	r2,r2,1
   1a428:	e0bffe15 	stw	r2,-8(fp)
   1a42c:	e0bffe17 	ldw	r2,-8(fp)
   1a430:	10800090 	cmplti	r2,r2,2
   1a434:	103fe01e 	bne	r2,zero,1a3b8 <__alt_data_end+0xf001a3b8>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   1a438:	e0bfff17 	ldw	r2,-4(fp)
   1a43c:	10800883 	ldbu	r2,34(r2)
   1a440:	10bfffc4 	addi	r2,r2,-1
   1a444:	1007883a 	mov	r3,r2
   1a448:	e0bfff17 	ldw	r2,-4(fp)
   1a44c:	10c00885 	stb	r3,34(r2)
}
   1a450:	0001883a 	nop
   1a454:	e037883a 	mov	sp,fp
   1a458:	dfc00117 	ldw	ra,4(sp)
   1a45c:	df000017 	ldw	fp,0(sp)
   1a460:	dec00204 	addi	sp,sp,8
   1a464:	f800283a 	ret

0001a468 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   1a468:	defff904 	addi	sp,sp,-28
   1a46c:	dfc00615 	stw	ra,24(sp)
   1a470:	df000515 	stw	fp,20(sp)
   1a474:	df000504 	addi	fp,sp,20
   1a478:	e13ffe15 	stw	r4,-8(fp)
   1a47c:	2805883a 	mov	r2,r5
   1a480:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   1a484:	e03ffb15 	stw	zero,-20(fp)
   1a488:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   1a48c:	e0bffe17 	ldw	r2,-8(fp)
   1a490:	10800a03 	ldbu	r2,40(r2)
   1a494:	10803fcc 	andi	r2,r2,255
   1a498:	1080201c 	xori	r2,r2,128
   1a49c:	10bfe004 	addi	r2,r2,-128
   1a4a0:	108016d8 	cmpnei	r2,r2,91
   1a4a4:	1000411e 	bne	r2,zero,1a5ac <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   1a4a8:	e0bffe17 	ldw	r2,-8(fp)
   1a4ac:	10800a04 	addi	r2,r2,40
   1a4b0:	10800044 	addi	r2,r2,1
   1a4b4:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   1a4b8:	00000c06 	br	1a4ec <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   1a4bc:	e0bffb17 	ldw	r2,-20(fp)
   1a4c0:	10c002a4 	muli	r3,r2,10
   1a4c4:	e0bffd17 	ldw	r2,-12(fp)
   1a4c8:	11000044 	addi	r4,r2,1
   1a4cc:	e13ffd15 	stw	r4,-12(fp)
   1a4d0:	10800003 	ldbu	r2,0(r2)
   1a4d4:	10803fcc 	andi	r2,r2,255
   1a4d8:	1080201c 	xori	r2,r2,128
   1a4dc:	10bfe004 	addi	r2,r2,-128
   1a4e0:	10bff404 	addi	r2,r2,-48
   1a4e4:	1885883a 	add	r2,r3,r2
   1a4e8:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   1a4ec:	d0e01717 	ldw	r3,-32676(gp)
   1a4f0:	e0bffd17 	ldw	r2,-12(fp)
   1a4f4:	10800003 	ldbu	r2,0(r2)
   1a4f8:	10803fcc 	andi	r2,r2,255
   1a4fc:	1080201c 	xori	r2,r2,128
   1a500:	10bfe004 	addi	r2,r2,-128
   1a504:	10800044 	addi	r2,r2,1
   1a508:	1885883a 	add	r2,r3,r2
   1a50c:	10800003 	ldbu	r2,0(r2)
   1a510:	10803fcc 	andi	r2,r2,255
   1a514:	1080010c 	andi	r2,r2,4
   1a518:	103fe81e 	bne	r2,zero,1a4bc <__alt_data_end+0xf001a4bc>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   1a51c:	e0bffd17 	ldw	r2,-12(fp)
   1a520:	10800003 	ldbu	r2,0(r2)
   1a524:	10803fcc 	andi	r2,r2,255
   1a528:	1080201c 	xori	r2,r2,128
   1a52c:	10bfe004 	addi	r2,r2,-128
   1a530:	10800ed8 	cmpnei	r2,r2,59
   1a534:	10001f1e 	bne	r2,zero,1a5b4 <lcd_handle_escape+0x14c>
    {
      ptr++;
   1a538:	e0bffd17 	ldw	r2,-12(fp)
   1a53c:	10800044 	addi	r2,r2,1
   1a540:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   1a544:	00000c06 	br	1a578 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   1a548:	e0bffc17 	ldw	r2,-16(fp)
   1a54c:	10c002a4 	muli	r3,r2,10
   1a550:	e0bffd17 	ldw	r2,-12(fp)
   1a554:	11000044 	addi	r4,r2,1
   1a558:	e13ffd15 	stw	r4,-12(fp)
   1a55c:	10800003 	ldbu	r2,0(r2)
   1a560:	10803fcc 	andi	r2,r2,255
   1a564:	1080201c 	xori	r2,r2,128
   1a568:	10bfe004 	addi	r2,r2,-128
   1a56c:	10bff404 	addi	r2,r2,-48
   1a570:	1885883a 	add	r2,r3,r2
   1a574:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   1a578:	d0e01717 	ldw	r3,-32676(gp)
   1a57c:	e0bffd17 	ldw	r2,-12(fp)
   1a580:	10800003 	ldbu	r2,0(r2)
   1a584:	10803fcc 	andi	r2,r2,255
   1a588:	1080201c 	xori	r2,r2,128
   1a58c:	10bfe004 	addi	r2,r2,-128
   1a590:	10800044 	addi	r2,r2,1
   1a594:	1885883a 	add	r2,r3,r2
   1a598:	10800003 	ldbu	r2,0(r2)
   1a59c:	10803fcc 	andi	r2,r2,255
   1a5a0:	1080010c 	andi	r2,r2,4
   1a5a4:	103fe81e 	bne	r2,zero,1a548 <__alt_data_end+0xf001a548>
   1a5a8:	00000206 	br	1a5b4 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   1a5ac:	00bfffc4 	movi	r2,-1
   1a5b0:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   1a5b4:	e0bfff07 	ldb	r2,-4(fp)
   1a5b8:	10c012a0 	cmpeqi	r3,r2,74
   1a5bc:	1800291e 	bne	r3,zero,1a664 <lcd_handle_escape+0x1fc>
   1a5c0:	10c012c8 	cmpgei	r3,r2,75
   1a5c4:	1800031e 	bne	r3,zero,1a5d4 <lcd_handle_escape+0x16c>
   1a5c8:	10801220 	cmpeqi	r2,r2,72
   1a5cc:	1000061e 	bne	r2,zero,1a5e8 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   1a5d0:	00004a06 	br	1a6fc <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   1a5d4:	10c012e0 	cmpeqi	r3,r2,75
   1a5d8:	1800281e 	bne	r3,zero,1a67c <lcd_handle_escape+0x214>
   1a5dc:	108019a0 	cmpeqi	r2,r2,102
   1a5e0:	1000011e 	bne	r2,zero,1a5e8 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   1a5e4:	00004506 	br	1a6fc <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   1a5e8:	e0bffc17 	ldw	r2,-16(fp)
   1a5ec:	0080050e 	bge	zero,r2,1a604 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   1a5f0:	e0bffc17 	ldw	r2,-16(fp)
   1a5f4:	10bfffc4 	addi	r2,r2,-1
   1a5f8:	1007883a 	mov	r3,r2
   1a5fc:	e0bffe17 	ldw	r2,-8(fp)
   1a600:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   1a604:	e0bffb17 	ldw	r2,-20(fp)
   1a608:	0080370e 	bge	zero,r2,1a6e8 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   1a60c:	e0bffb17 	ldw	r2,-20(fp)
   1a610:	10bfffc4 	addi	r2,r2,-1
   1a614:	1007883a 	mov	r3,r2
   1a618:	e0bffe17 	ldw	r2,-8(fp)
   1a61c:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   1a620:	e0bffe17 	ldw	r2,-8(fp)
   1a624:	10800883 	ldbu	r2,34(r2)
   1a628:	10803fcc 	andi	r2,r2,255
   1a62c:	10800170 	cmpltui	r2,r2,5
   1a630:	1000061e 	bne	r2,zero,1a64c <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   1a634:	e0bffe17 	ldw	r2,-8(fp)
   1a638:	00c00104 	movi	r3,4
   1a63c:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   1a640:	00000206 	br	1a64c <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   1a644:	e13ffe17 	ldw	r4,-8(fp)
   1a648:	001a39c0 	call	1a39c <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   1a64c:	e0bffe17 	ldw	r2,-8(fp)
   1a650:	10800883 	ldbu	r2,34(r2)
   1a654:	10803fcc 	andi	r2,r2,255
   1a658:	108000e8 	cmpgeui	r2,r2,3
   1a65c:	103ff91e 	bne	r2,zero,1a644 <__alt_data_end+0xf001a644>
        lcd_scroll_up(sp);
    }
    break;
   1a660:	00002106 	br	1a6e8 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   1a664:	e0bffb17 	ldw	r2,-20(fp)
   1a668:	10800098 	cmpnei	r2,r2,2
   1a66c:	1000201e 	bne	r2,zero,1a6f0 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   1a670:	e13ffe17 	ldw	r4,-8(fp)
   1a674:	001a0dc0 	call	1a0dc <lcd_clear_screen>
    break;
   1a678:	00001d06 	br	1a6f0 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   1a67c:	e0bffb17 	ldw	r2,-20(fp)
   1a680:	00801d16 	blt	zero,r2,1a6f8 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1a684:	e0bffe17 	ldw	r2,-8(fp)
   1a688:	10800843 	ldbu	r2,33(r2)
   1a68c:	10803fcc 	andi	r2,r2,255
   1a690:	10801428 	cmpgeui	r2,r2,80
   1a694:	1000181e 	bne	r2,zero,1a6f8 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   1a698:	e0bffe17 	ldw	r2,-8(fp)
   1a69c:	10800883 	ldbu	r2,34(r2)
   1a6a0:	10803fcc 	andi	r2,r2,255
   1a6a4:	108018e4 	muli	r2,r2,99
   1a6a8:	10801004 	addi	r2,r2,64
   1a6ac:	e0fffe17 	ldw	r3,-8(fp)
   1a6b0:	1887883a 	add	r3,r3,r2
   1a6b4:	e0bffe17 	ldw	r2,-8(fp)
   1a6b8:	10800843 	ldbu	r2,33(r2)
   1a6bc:	10803fcc 	andi	r2,r2,255
   1a6c0:	1889883a 	add	r4,r3,r2
   1a6c4:	e0bffe17 	ldw	r2,-8(fp)
   1a6c8:	10800843 	ldbu	r2,33(r2)
   1a6cc:	10803fcc 	andi	r2,r2,255
   1a6d0:	00c01404 	movi	r3,80
   1a6d4:	1885c83a 	sub	r2,r3,r2
   1a6d8:	100d883a 	mov	r6,r2
   1a6dc:	01400804 	movi	r5,32
   1a6e0:	0008ad80 	call	8ad8 <memset>
    }
    break;
   1a6e4:	00000406 	br	1a6f8 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   1a6e8:	0001883a 	nop
   1a6ec:	00000306 	br	1a6fc <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   1a6f0:	0001883a 	nop
   1a6f4:	00000106 	br	1a6fc <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   1a6f8:	0001883a 	nop
  }
}
   1a6fc:	0001883a 	nop
   1a700:	e037883a 	mov	sp,fp
   1a704:	dfc00117 	ldw	ra,4(sp)
   1a708:	df000017 	ldw	fp,0(sp)
   1a70c:	dec00204 	addi	sp,sp,8
   1a710:	f800283a 	ret

0001a714 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   1a714:	defff304 	addi	sp,sp,-52
   1a718:	dfc00c15 	stw	ra,48(sp)
   1a71c:	df000b15 	stw	fp,44(sp)
   1a720:	df000b04 	addi	fp,sp,44
   1a724:	e13ffc15 	stw	r4,-16(fp)
   1a728:	e17ffd15 	stw	r5,-12(fp)
   1a72c:	e1bffe15 	stw	r6,-8(fp)
   1a730:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   1a734:	e0bffe17 	ldw	r2,-8(fp)
   1a738:	e0fffd17 	ldw	r3,-12(fp)
   1a73c:	1885883a 	add	r2,r3,r2
   1a740:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   1a744:	e0bffc17 	ldw	r2,-16(fp)
   1a748:	00c00044 	movi	r3,1
   1a74c:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   1a750:	00009906 	br	1a9b8 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   1a754:	e0bffd17 	ldw	r2,-12(fp)
   1a758:	10800003 	ldbu	r2,0(r2)
   1a75c:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   1a760:	e0bffc17 	ldw	r2,-16(fp)
   1a764:	10800903 	ldbu	r2,36(r2)
   1a768:	10803fcc 	andi	r2,r2,255
   1a76c:	1080201c 	xori	r2,r2,128
   1a770:	10bfe004 	addi	r2,r2,-128
   1a774:	10003716 	blt	r2,zero,1a854 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   1a778:	e0bffc17 	ldw	r2,-16(fp)
   1a77c:	10800903 	ldbu	r2,36(r2)
   1a780:	10803fcc 	andi	r2,r2,255
   1a784:	1080201c 	xori	r2,r2,128
   1a788:	10bfe004 	addi	r2,r2,-128
   1a78c:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   1a790:	e0bffa17 	ldw	r2,-24(fp)
   1a794:	1000031e 	bne	r2,zero,1a7a4 <altera_avalon_lcd_16207_write+0x90>
   1a798:	e0bff907 	ldb	r2,-28(fp)
   1a79c:	108016d8 	cmpnei	r2,r2,91
   1a7a0:	10000d1e 	bne	r2,zero,1a7d8 <altera_avalon_lcd_16207_write+0xc4>
   1a7a4:	e0bffa17 	ldw	r2,-24(fp)
   1a7a8:	10001826 	beq	r2,zero,1a80c <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   1a7ac:	d0e01717 	ldw	r3,-32676(gp)
   1a7b0:	e0bff907 	ldb	r2,-28(fp)
   1a7b4:	10800044 	addi	r2,r2,1
   1a7b8:	1885883a 	add	r2,r3,r2
   1a7bc:	10800003 	ldbu	r2,0(r2)
   1a7c0:	10803fcc 	andi	r2,r2,255
   1a7c4:	1080010c 	andi	r2,r2,4
   1a7c8:	1000101e 	bne	r2,zero,1a80c <altera_avalon_lcd_16207_write+0xf8>
   1a7cc:	e0bff907 	ldb	r2,-28(fp)
   1a7d0:	10800ee0 	cmpeqi	r2,r2,59
   1a7d4:	10000d1e 	bne	r2,zero,1a80c <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   1a7d8:	e0fffc17 	ldw	r3,-16(fp)
   1a7dc:	e0bffa17 	ldw	r2,-24(fp)
   1a7e0:	1885883a 	add	r2,r3,r2
   1a7e4:	10800a04 	addi	r2,r2,40
   1a7e8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   1a7ec:	e0bff907 	ldb	r2,-28(fp)
   1a7f0:	100b883a 	mov	r5,r2
   1a7f4:	e13ffc17 	ldw	r4,-16(fp)
   1a7f8:	001a4680 	call	1a468 <lcd_handle_escape>

        sp->esccount = -1;
   1a7fc:	e0bffc17 	ldw	r2,-16(fp)
   1a800:	00ffffc4 	movi	r3,-1
   1a804:	10c00905 	stb	r3,36(r2)
   1a808:	00006806 	br	1a9ac <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   1a80c:	e0bffc17 	ldw	r2,-16(fp)
   1a810:	10800903 	ldbu	r2,36(r2)
   1a814:	10803fcc 	andi	r2,r2,255
   1a818:	108001e8 	cmpgeui	r2,r2,7
   1a81c:	1000631e 	bne	r2,zero,1a9ac <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   1a820:	e0fffc17 	ldw	r3,-16(fp)
   1a824:	e0bffa17 	ldw	r2,-24(fp)
   1a828:	1885883a 	add	r2,r3,r2
   1a82c:	10800a04 	addi	r2,r2,40
   1a830:	e0fff903 	ldbu	r3,-28(fp)
   1a834:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   1a838:	e0bffc17 	ldw	r2,-16(fp)
   1a83c:	10800903 	ldbu	r2,36(r2)
   1a840:	10800044 	addi	r2,r2,1
   1a844:	1007883a 	mov	r3,r2
   1a848:	e0bffc17 	ldw	r2,-16(fp)
   1a84c:	10c00905 	stb	r3,36(r2)
   1a850:	00005606 	br	1a9ac <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   1a854:	e0bff907 	ldb	r2,-28(fp)
   1a858:	108006d8 	cmpnei	r2,r2,27
   1a85c:	1000031e 	bne	r2,zero,1a86c <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   1a860:	e0bffc17 	ldw	r2,-16(fp)
   1a864:	10000905 	stb	zero,36(r2)
   1a868:	00005006 	br	1a9ac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   1a86c:	e0bff907 	ldb	r2,-28(fp)
   1a870:	10800358 	cmpnei	r2,r2,13
   1a874:	1000031e 	bne	r2,zero,1a884 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   1a878:	e0bffc17 	ldw	r2,-16(fp)
   1a87c:	10000845 	stb	zero,33(r2)
   1a880:	00004a06 	br	1a9ac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   1a884:	e0bff907 	ldb	r2,-28(fp)
   1a888:	10800298 	cmpnei	r2,r2,10
   1a88c:	1000101e 	bne	r2,zero,1a8d0 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   1a890:	e0bffc17 	ldw	r2,-16(fp)
   1a894:	10000845 	stb	zero,33(r2)
      sp->y++;
   1a898:	e0bffc17 	ldw	r2,-16(fp)
   1a89c:	10800883 	ldbu	r2,34(r2)
   1a8a0:	10800044 	addi	r2,r2,1
   1a8a4:	1007883a 	mov	r3,r2
   1a8a8:	e0bffc17 	ldw	r2,-16(fp)
   1a8ac:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   1a8b0:	e0bffc17 	ldw	r2,-16(fp)
   1a8b4:	10800883 	ldbu	r2,34(r2)
   1a8b8:	10803fcc 	andi	r2,r2,255
   1a8bc:	108000f0 	cmpltui	r2,r2,3
   1a8c0:	10003a1e 	bne	r2,zero,1a9ac <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   1a8c4:	e13ffc17 	ldw	r4,-16(fp)
   1a8c8:	001a39c0 	call	1a39c <lcd_scroll_up>
   1a8cc:	00003706 	br	1a9ac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   1a8d0:	e0bff907 	ldb	r2,-28(fp)
   1a8d4:	10800218 	cmpnei	r2,r2,8
   1a8d8:	10000b1e 	bne	r2,zero,1a908 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   1a8dc:	e0bffc17 	ldw	r2,-16(fp)
   1a8e0:	10800843 	ldbu	r2,33(r2)
   1a8e4:	10803fcc 	andi	r2,r2,255
   1a8e8:	10003026 	beq	r2,zero,1a9ac <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   1a8ec:	e0bffc17 	ldw	r2,-16(fp)
   1a8f0:	10800843 	ldbu	r2,33(r2)
   1a8f4:	10bfffc4 	addi	r2,r2,-1
   1a8f8:	1007883a 	mov	r3,r2
   1a8fc:	e0bffc17 	ldw	r2,-16(fp)
   1a900:	10c00845 	stb	r3,33(r2)
   1a904:	00002906 	br	1a9ac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   1a908:	d0e01717 	ldw	r3,-32676(gp)
   1a90c:	e0bff907 	ldb	r2,-28(fp)
   1a910:	10800044 	addi	r2,r2,1
   1a914:	1885883a 	add	r2,r3,r2
   1a918:	10800003 	ldbu	r2,0(r2)
   1a91c:	10803fcc 	andi	r2,r2,255
   1a920:	1080201c 	xori	r2,r2,128
   1a924:	10bfe004 	addi	r2,r2,-128
   1a928:	108025cc 	andi	r2,r2,151
   1a92c:	10001f26 	beq	r2,zero,1a9ac <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   1a930:	e0bffc17 	ldw	r2,-16(fp)
   1a934:	10800883 	ldbu	r2,34(r2)
   1a938:	10803fcc 	andi	r2,r2,255
   1a93c:	108000b0 	cmpltui	r2,r2,2
   1a940:	1000021e 	bne	r2,zero,1a94c <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   1a944:	e13ffc17 	ldw	r4,-16(fp)
   1a948:	001a39c0 	call	1a39c <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   1a94c:	e0bffc17 	ldw	r2,-16(fp)
   1a950:	10800843 	ldbu	r2,33(r2)
   1a954:	10803fcc 	andi	r2,r2,255
   1a958:	10801428 	cmpgeui	r2,r2,80
   1a95c:	10000d1e 	bne	r2,zero,1a994 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   1a960:	e0bffc17 	ldw	r2,-16(fp)
   1a964:	10800883 	ldbu	r2,34(r2)
   1a968:	10c03fcc 	andi	r3,r2,255
   1a96c:	e0bffc17 	ldw	r2,-16(fp)
   1a970:	10800843 	ldbu	r2,33(r2)
   1a974:	10803fcc 	andi	r2,r2,255
   1a978:	e13ffc17 	ldw	r4,-16(fp)
   1a97c:	18c018e4 	muli	r3,r3,99
   1a980:	20c7883a 	add	r3,r4,r3
   1a984:	1885883a 	add	r2,r3,r2
   1a988:	10801004 	addi	r2,r2,64
   1a98c:	e0fff903 	ldbu	r3,-28(fp)
   1a990:	10c00005 	stb	r3,0(r2)

      sp->x++;
   1a994:	e0bffc17 	ldw	r2,-16(fp)
   1a998:	10800843 	ldbu	r2,33(r2)
   1a99c:	10800044 	addi	r2,r2,1
   1a9a0:	1007883a 	mov	r3,r2
   1a9a4:	e0bffc17 	ldw	r2,-16(fp)
   1a9a8:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   1a9ac:	e0bffd17 	ldw	r2,-12(fp)
   1a9b0:	10800044 	addi	r2,r2,1
   1a9b4:	e0bffd15 	stw	r2,-12(fp)
   1a9b8:	e0fffd17 	ldw	r3,-12(fp)
   1a9bc:	e0bff817 	ldw	r2,-32(fp)
   1a9c0:	18bf6436 	bltu	r3,r2,1a754 <__alt_data_end+0xf001a754>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   1a9c4:	00800404 	movi	r2,16
   1a9c8:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1a9cc:	e03ff515 	stw	zero,-44(fp)
   1a9d0:	00003706 	br	1aab0 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   1a9d4:	00801404 	movi	r2,80
   1a9d8:	e0bff715 	stw	r2,-36(fp)
   1a9dc:	00001106 	br	1aa24 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   1a9e0:	e0bff717 	ldw	r2,-36(fp)
   1a9e4:	10bfffc4 	addi	r2,r2,-1
   1a9e8:	e13ffc17 	ldw	r4,-16(fp)
   1a9ec:	e0fff517 	ldw	r3,-44(fp)
   1a9f0:	18c018e4 	muli	r3,r3,99
   1a9f4:	20c7883a 	add	r3,r4,r3
   1a9f8:	1885883a 	add	r2,r3,r2
   1a9fc:	10801004 	addi	r2,r2,64
   1aa00:	10800003 	ldbu	r2,0(r2)
   1aa04:	10803fcc 	andi	r2,r2,255
   1aa08:	1080201c 	xori	r2,r2,128
   1aa0c:	10bfe004 	addi	r2,r2,-128
   1aa10:	10800820 	cmpeqi	r2,r2,32
   1aa14:	10000626 	beq	r2,zero,1aa30 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   1aa18:	e0bff717 	ldw	r2,-36(fp)
   1aa1c:	10bfffc4 	addi	r2,r2,-1
   1aa20:	e0bff715 	stw	r2,-36(fp)
   1aa24:	e0bff717 	ldw	r2,-36(fp)
   1aa28:	00bfed16 	blt	zero,r2,1a9e0 <__alt_data_end+0xf001a9e0>
   1aa2c:	00000106 	br	1aa34 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   1aa30:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   1aa34:	e0bff717 	ldw	r2,-36(fp)
   1aa38:	10800448 	cmpgei	r2,r2,17
   1aa3c:	1000031e 	bne	r2,zero,1aa4c <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   1aa40:	00800404 	movi	r2,16
   1aa44:	e0bff715 	stw	r2,-36(fp)
   1aa48:	00000306 	br	1aa58 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   1aa4c:	e0bff717 	ldw	r2,-36(fp)
   1aa50:	10800044 	addi	r2,r2,1
   1aa54:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   1aa58:	e0bff717 	ldw	r2,-36(fp)
   1aa5c:	1009883a 	mov	r4,r2
   1aa60:	e0fffc17 	ldw	r3,-16(fp)
   1aa64:	e0bff517 	ldw	r2,-44(fp)
   1aa68:	108018e4 	muli	r2,r2,99
   1aa6c:	1885883a 	add	r2,r3,r2
   1aa70:	10802444 	addi	r2,r2,145
   1aa74:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   1aa78:	e0fff617 	ldw	r3,-40(fp)
   1aa7c:	e0bff717 	ldw	r2,-36(fp)
   1aa80:	1880020e 	bge	r3,r2,1aa8c <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   1aa84:	e0bff717 	ldw	r2,-36(fp)
   1aa88:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   1aa8c:	e0fffc17 	ldw	r3,-16(fp)
   1aa90:	e0bff517 	ldw	r2,-44(fp)
   1aa94:	108018e4 	muli	r2,r2,99
   1aa98:	1885883a 	add	r2,r3,r2
   1aa9c:	10802484 	addi	r2,r2,146
   1aaa0:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1aaa4:	e0bff517 	ldw	r2,-44(fp)
   1aaa8:	10800044 	addi	r2,r2,1
   1aaac:	e0bff515 	stw	r2,-44(fp)
   1aab0:	e0bff517 	ldw	r2,-44(fp)
   1aab4:	10800090 	cmplti	r2,r2,2
   1aab8:	103fc61e 	bne	r2,zero,1a9d4 <__alt_data_end+0xf001a9d4>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   1aabc:	e0bff617 	ldw	r2,-40(fp)
   1aac0:	10800448 	cmpgei	r2,r2,17
   1aac4:	1000031e 	bne	r2,zero,1aad4 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   1aac8:	e0bffc17 	ldw	r2,-16(fp)
   1aacc:	10000985 	stb	zero,38(r2)
   1aad0:	00002d06 	br	1ab88 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   1aad4:	e0bff617 	ldw	r2,-40(fp)
   1aad8:	1085883a 	add	r2,r2,r2
   1aadc:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   1aae0:	e0bff617 	ldw	r2,-40(fp)
   1aae4:	1007883a 	mov	r3,r2
   1aae8:	e0bffc17 	ldw	r2,-16(fp)
   1aaec:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1aaf0:	e03ff515 	stw	zero,-44(fp)
   1aaf4:	00002106 	br	1ab7c <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   1aaf8:	e0fffc17 	ldw	r3,-16(fp)
   1aafc:	e0bff517 	ldw	r2,-44(fp)
   1ab00:	108018e4 	muli	r2,r2,99
   1ab04:	1885883a 	add	r2,r3,r2
   1ab08:	10802444 	addi	r2,r2,145
   1ab0c:	10800003 	ldbu	r2,0(r2)
   1ab10:	10803fcc 	andi	r2,r2,255
   1ab14:	1080201c 	xori	r2,r2,128
   1ab18:	10bfe004 	addi	r2,r2,-128
   1ab1c:	10800450 	cmplti	r2,r2,17
   1ab20:	1000131e 	bne	r2,zero,1ab70 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   1ab24:	e0fffc17 	ldw	r3,-16(fp)
   1ab28:	e0bff517 	ldw	r2,-44(fp)
   1ab2c:	108018e4 	muli	r2,r2,99
   1ab30:	1885883a 	add	r2,r3,r2
   1ab34:	10802444 	addi	r2,r2,145
   1ab38:	10800003 	ldbu	r2,0(r2)
   1ab3c:	10803fcc 	andi	r2,r2,255
   1ab40:	1080201c 	xori	r2,r2,128
   1ab44:	10bfe004 	addi	r2,r2,-128
   1ab48:	1006923a 	slli	r3,r2,8
   1ab4c:	e0bff617 	ldw	r2,-40(fp)
   1ab50:	1885283a 	div	r2,r3,r2
   1ab54:	1009883a 	mov	r4,r2
   1ab58:	e0fffc17 	ldw	r3,-16(fp)
   1ab5c:	e0bff517 	ldw	r2,-44(fp)
   1ab60:	108018e4 	muli	r2,r2,99
   1ab64:	1885883a 	add	r2,r3,r2
   1ab68:	10802484 	addi	r2,r2,146
   1ab6c:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1ab70:	e0bff517 	ldw	r2,-44(fp)
   1ab74:	10800044 	addi	r2,r2,1
   1ab78:	e0bff515 	stw	r2,-44(fp)
   1ab7c:	e0bff517 	ldw	r2,-44(fp)
   1ab80:	10800090 	cmplti	r2,r2,2
   1ab84:	103fdc1e 	bne	r2,zero,1aaf8 <__alt_data_end+0xf001aaf8>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   1ab88:	e0bffc17 	ldw	r2,-16(fp)
   1ab8c:	10800943 	ldbu	r2,37(r2)
   1ab90:	10803fcc 	andi	r2,r2,255
   1ab94:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   1ab98:	e13ffc17 	ldw	r4,-16(fp)
   1ab9c:	001a1ac0 	call	1a1ac <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   1aba0:	e0bffc17 	ldw	r2,-16(fp)
   1aba4:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   1aba8:	e0bffc17 	ldw	r2,-16(fp)
   1abac:	10800943 	ldbu	r2,37(r2)
   1abb0:	10c03fcc 	andi	r3,r2,255
   1abb4:	e0bffb17 	ldw	r2,-20(fp)
   1abb8:	18800426 	beq	r3,r2,1abcc <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   1abbc:	e0bffc17 	ldw	r2,-16(fp)
   1abc0:	00c00044 	movi	r3,1
   1abc4:	10c009c5 	stb	r3,39(r2)
  }
   1abc8:	003fef06 	br	1ab88 <__alt_data_end+0xf001ab88>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   1abcc:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   1abd0:	e0bffe17 	ldw	r2,-8(fp)
}
   1abd4:	e037883a 	mov	sp,fp
   1abd8:	dfc00117 	ldw	ra,4(sp)
   1abdc:	df000017 	ldw	fp,0(sp)
   1abe0:	dec00204 	addi	sp,sp,8
   1abe4:	f800283a 	ret

0001abe8 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   1abe8:	defffc04 	addi	sp,sp,-16
   1abec:	dfc00315 	stw	ra,12(sp)
   1abf0:	df000215 	stw	fp,8(sp)
   1abf4:	df000204 	addi	fp,sp,8
   1abf8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   1abfc:	e0bfff17 	ldw	r2,-4(fp)
   1ac00:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   1ac04:	e0bffe17 	ldw	r2,-8(fp)
   1ac08:	10800943 	ldbu	r2,37(r2)
   1ac0c:	10803fcc 	andi	r2,r2,255
   1ac10:	10c00044 	addi	r3,r2,1
   1ac14:	e0bffe17 	ldw	r2,-8(fp)
   1ac18:	10800983 	ldbu	r2,38(r2)
   1ac1c:	10803fcc 	andi	r2,r2,255
   1ac20:	18800316 	blt	r3,r2,1ac30 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   1ac24:	e0bffe17 	ldw	r2,-8(fp)
   1ac28:	10000945 	stb	zero,37(r2)
   1ac2c:	00000606 	br	1ac48 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   1ac30:	e0bffe17 	ldw	r2,-8(fp)
   1ac34:	10800943 	ldbu	r2,37(r2)
   1ac38:	10800044 	addi	r2,r2,1
   1ac3c:	1007883a 	mov	r3,r2
   1ac40:	e0bffe17 	ldw	r2,-8(fp)
   1ac44:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   1ac48:	e0bffe17 	ldw	r2,-8(fp)
   1ac4c:	10800983 	ldbu	r2,38(r2)
   1ac50:	10803fcc 	andi	r2,r2,255
   1ac54:	10000826 	beq	r2,zero,1ac78 <alt_lcd_16207_timeout+0x90>
   1ac58:	e0bffe17 	ldw	r2,-8(fp)
   1ac5c:	108009c3 	ldbu	r2,39(r2)
   1ac60:	10803fcc 	andi	r2,r2,255
   1ac64:	1080201c 	xori	r2,r2,128
   1ac68:	10bfe004 	addi	r2,r2,-128
   1ac6c:	1000021e 	bne	r2,zero,1ac78 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   1ac70:	e13ffe17 	ldw	r4,-8(fp)
   1ac74:	001a1ac0 	call	1a1ac <lcd_repaint_screen>

  return sp->period;
   1ac78:	e0bffe17 	ldw	r2,-8(fp)
   1ac7c:	10800717 	ldw	r2,28(r2)
}
   1ac80:	e037883a 	mov	sp,fp
   1ac84:	dfc00117 	ldw	ra,4(sp)
   1ac88:	df000017 	ldw	fp,0(sp)
   1ac8c:	dec00204 	addi	sp,sp,8
   1ac90:	f800283a 	ret

0001ac94 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   1ac94:	defffc04 	addi	sp,sp,-16
   1ac98:	dfc00315 	stw	ra,12(sp)
   1ac9c:	df000215 	stw	fp,8(sp)
   1aca0:	df000204 	addi	fp,sp,8
   1aca4:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   1aca8:	e0bfff17 	ldw	r2,-4(fp)
   1acac:	10800017 	ldw	r2,0(r2)
   1acb0:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   1acb4:	e0bfff17 	ldw	r2,-4(fp)
   1acb8:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   1acbc:	010ea604 	movi	r4,15000
   1acc0:	001d9f40 	call	1d9f4 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   1acc4:	e0bffe17 	ldw	r2,-8(fp)
   1acc8:	00c00c04 	movi	r3,48
   1accc:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   1acd0:	01040104 	movi	r4,4100
   1acd4:	001d9f40 	call	1d9f4 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   1acd8:	e0bffe17 	ldw	r2,-8(fp)
   1acdc:	00c00c04 	movi	r3,48
   1ace0:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   1ace4:	0100fa04 	movi	r4,1000
   1ace8:	001d9f40 	call	1d9f4 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   1acec:	e0bffe17 	ldw	r2,-8(fp)
   1acf0:	00c00c04 	movi	r3,48
   1acf4:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   1acf8:	01400e04 	movi	r5,56
   1acfc:	e13fff17 	ldw	r4,-4(fp)
   1ad00:	0019f4c0 	call	19f4c <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   1ad04:	01400204 	movi	r5,8
   1ad08:	e13fff17 	ldw	r4,-4(fp)
   1ad0c:	0019f4c0 	call	19f4c <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   1ad10:	e13fff17 	ldw	r4,-4(fp)
   1ad14:	001a0dc0 	call	1a0dc <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   1ad18:	01400184 	movi	r5,6
   1ad1c:	e13fff17 	ldw	r4,-4(fp)
   1ad20:	0019f4c0 	call	19f4c <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   1ad24:	01400304 	movi	r5,12
   1ad28:	e13fff17 	ldw	r4,-4(fp)
   1ad2c:	0019f4c0 	call	19f4c <lcd_write_command>

  sp->esccount = -1;
   1ad30:	e0bfff17 	ldw	r2,-4(fp)
   1ad34:	00ffffc4 	movi	r3,-1
   1ad38:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   1ad3c:	e0bfff17 	ldw	r2,-4(fp)
   1ad40:	10800a04 	addi	r2,r2,40
   1ad44:	01800204 	movi	r6,8
   1ad48:	000b883a 	mov	r5,zero
   1ad4c:	1009883a 	mov	r4,r2
   1ad50:	0008ad80 	call	8ad8 <memset>

  sp->scrollpos = 0;
   1ad54:	e0bfff17 	ldw	r2,-4(fp)
   1ad58:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   1ad5c:	e0bfff17 	ldw	r2,-4(fp)
   1ad60:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   1ad64:	e0bfff17 	ldw	r2,-4(fp)
   1ad68:	100009c5 	stb	zero,39(r2)
   1ad6c:	d0e04f17 	ldw	r3,-32452(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   1ad70:	00800284 	movi	r2,10
   1ad74:	1885203a 	divu	r2,r3,r2
   1ad78:	1007883a 	mov	r3,r2
   1ad7c:	e0bfff17 	ldw	r2,-4(fp)
   1ad80:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   1ad84:	e0bfff17 	ldw	r2,-4(fp)
   1ad88:	10c00104 	addi	r3,r2,4
   1ad8c:	e0bfff17 	ldw	r2,-4(fp)
   1ad90:	10800717 	ldw	r2,28(r2)
   1ad94:	e1ffff17 	ldw	r7,-4(fp)
   1ad98:	018000b4 	movhi	r6,2
   1ad9c:	31aafa04 	addi	r6,r6,-21528
   1ada0:	100b883a 	mov	r5,r2
   1ada4:	1809883a 	mov	r4,r3
   1ada8:	001d02c0 	call	1d02c <alt_alarm_start>
}
   1adac:	0001883a 	nop
   1adb0:	e037883a 	mov	sp,fp
   1adb4:	dfc00117 	ldw	ra,4(sp)
   1adb8:	df000017 	ldw	fp,0(sp)
   1adbc:	dec00204 	addi	sp,sp,8
   1adc0:	f800283a 	ret

0001adc4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1adc4:	defffa04 	addi	sp,sp,-24
   1adc8:	dfc00515 	stw	ra,20(sp)
   1adcc:	df000415 	stw	fp,16(sp)
   1add0:	df000404 	addi	fp,sp,16
   1add4:	e13ffd15 	stw	r4,-12(fp)
   1add8:	e17ffe15 	stw	r5,-8(fp)
   1addc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   1ade0:	e0bffd17 	ldw	r2,-12(fp)
   1ade4:	10800017 	ldw	r2,0(r2)
   1ade8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   1adec:	e0bffc17 	ldw	r2,-16(fp)
   1adf0:	10c00a04 	addi	r3,r2,40
   1adf4:	e0bffd17 	ldw	r2,-12(fp)
   1adf8:	10800217 	ldw	r2,8(r2)
   1adfc:	100f883a 	mov	r7,r2
   1ae00:	e1bfff17 	ldw	r6,-4(fp)
   1ae04:	e17ffe17 	ldw	r5,-8(fp)
   1ae08:	1809883a 	mov	r4,r3
   1ae0c:	001a7140 	call	1a714 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   1ae10:	e037883a 	mov	sp,fp
   1ae14:	dfc00117 	ldw	ra,4(sp)
   1ae18:	df000017 	ldw	fp,0(sp)
   1ae1c:	dec00204 	addi	sp,sp,8
   1ae20:	f800283a 	ret

0001ae24 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   1ae24:	defff904 	addi	sp,sp,-28
   1ae28:	dfc00615 	stw	ra,24(sp)
   1ae2c:	df000515 	stw	fp,20(sp)
   1ae30:	df000504 	addi	fp,sp,20
   1ae34:	e13ffe15 	stw	r4,-8(fp)
   1ae38:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   1ae3c:	0007883a 	mov	r3,zero
   1ae40:	e0bffe17 	ldw	r2,-8(fp)
   1ae44:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   1ae48:	e0bffe17 	ldw	r2,-8(fp)
   1ae4c:	10800104 	addi	r2,r2,4
   1ae50:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1ae54:	0005303a 	rdctl	r2,status
   1ae58:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1ae5c:	e0fffc17 	ldw	r3,-16(fp)
   1ae60:	00bfff84 	movi	r2,-2
   1ae64:	1884703a 	and	r2,r3,r2
   1ae68:	1001703a 	wrctl	status,r2
  
  return context;
   1ae6c:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   1ae70:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   1ae74:	001d8ec0 	call	1d8ec <alt_tick>
   1ae78:	e0bffb17 	ldw	r2,-20(fp)
   1ae7c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1ae80:	e0bffd17 	ldw	r2,-12(fp)
   1ae84:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   1ae88:	0001883a 	nop
   1ae8c:	e037883a 	mov	sp,fp
   1ae90:	dfc00117 	ldw	ra,4(sp)
   1ae94:	df000017 	ldw	fp,0(sp)
   1ae98:	dec00204 	addi	sp,sp,8
   1ae9c:	f800283a 	ret

0001aea0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   1aea0:	defff904 	addi	sp,sp,-28
   1aea4:	dfc00615 	stw	ra,24(sp)
   1aea8:	df000515 	stw	fp,20(sp)
   1aeac:	df000504 	addi	fp,sp,20
   1aeb0:	e13ffc15 	stw	r4,-16(fp)
   1aeb4:	e17ffd15 	stw	r5,-12(fp)
   1aeb8:	e1bffe15 	stw	r6,-8(fp)
   1aebc:	e1ffff15 	stw	r7,-4(fp)
   1aec0:	e0bfff17 	ldw	r2,-4(fp)
   1aec4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   1aec8:	d0a04f17 	ldw	r2,-32452(gp)
   1aecc:	1000021e 	bne	r2,zero,1aed8 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   1aed0:	e0bffb17 	ldw	r2,-20(fp)
   1aed4:	d0a04f15 	stw	r2,-32452(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   1aed8:	e0bffc17 	ldw	r2,-16(fp)
   1aedc:	10800104 	addi	r2,r2,4
   1aee0:	00c001c4 	movi	r3,7
   1aee4:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   1aee8:	018000b4 	movhi	r6,2
   1aeec:	31ab8904 	addi	r6,r6,-20956
   1aef0:	e17ffc17 	ldw	r5,-16(fp)
   1aef4:	e13ffe17 	ldw	r4,-8(fp)
   1aef8:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   1aefc:	0001883a 	nop
   1af00:	e037883a 	mov	sp,fp
   1af04:	dfc00117 	ldw	ra,4(sp)
   1af08:	df000017 	ldw	fp,0(sp)
   1af0c:	dec00204 	addi	sp,sp,8
   1af10:	f800283a 	ret

0001af14 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   1af14:	defffa04 	addi	sp,sp,-24
   1af18:	dfc00515 	stw	ra,20(sp)
   1af1c:	df000415 	stw	fp,16(sp)
   1af20:	df000404 	addi	fp,sp,16
   1af24:	e13ffd15 	stw	r4,-12(fp)
   1af28:	e17ffe15 	stw	r5,-8(fp)
   1af2c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1af30:	e0bffd17 	ldw	r2,-12(fp)
   1af34:	10800017 	ldw	r2,0(r2)
   1af38:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   1af3c:	e0bffc17 	ldw	r2,-16(fp)
   1af40:	10c00a04 	addi	r3,r2,40
   1af44:	e0bffd17 	ldw	r2,-12(fp)
   1af48:	10800217 	ldw	r2,8(r2)
   1af4c:	100f883a 	mov	r7,r2
   1af50:	e1bfff17 	ldw	r6,-4(fp)
   1af54:	e17ffe17 	ldw	r5,-8(fp)
   1af58:	1809883a 	mov	r4,r3
   1af5c:	001b4240 	call	1b424 <altera_avalon_uart_read>
      fd->fd_flags);
}
   1af60:	e037883a 	mov	sp,fp
   1af64:	dfc00117 	ldw	ra,4(sp)
   1af68:	df000017 	ldw	fp,0(sp)
   1af6c:	dec00204 	addi	sp,sp,8
   1af70:	f800283a 	ret

0001af74 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1af74:	defffa04 	addi	sp,sp,-24
   1af78:	dfc00515 	stw	ra,20(sp)
   1af7c:	df000415 	stw	fp,16(sp)
   1af80:	df000404 	addi	fp,sp,16
   1af84:	e13ffd15 	stw	r4,-12(fp)
   1af88:	e17ffe15 	stw	r5,-8(fp)
   1af8c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1af90:	e0bffd17 	ldw	r2,-12(fp)
   1af94:	10800017 	ldw	r2,0(r2)
   1af98:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   1af9c:	e0bffc17 	ldw	r2,-16(fp)
   1afa0:	10c00a04 	addi	r3,r2,40
   1afa4:	e0bffd17 	ldw	r2,-12(fp)
   1afa8:	10800217 	ldw	r2,8(r2)
   1afac:	100f883a 	mov	r7,r2
   1afb0:	e1bfff17 	ldw	r6,-4(fp)
   1afb4:	e17ffe17 	ldw	r5,-8(fp)
   1afb8:	1809883a 	mov	r4,r3
   1afbc:	001b63c0 	call	1b63c <altera_avalon_uart_write>
      fd->fd_flags);
}
   1afc0:	e037883a 	mov	sp,fp
   1afc4:	dfc00117 	ldw	ra,4(sp)
   1afc8:	df000017 	ldw	fp,0(sp)
   1afcc:	dec00204 	addi	sp,sp,8
   1afd0:	f800283a 	ret

0001afd4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   1afd4:	defffc04 	addi	sp,sp,-16
   1afd8:	dfc00315 	stw	ra,12(sp)
   1afdc:	df000215 	stw	fp,8(sp)
   1afe0:	df000204 	addi	fp,sp,8
   1afe4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1afe8:	e0bfff17 	ldw	r2,-4(fp)
   1afec:	10800017 	ldw	r2,0(r2)
   1aff0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   1aff4:	e0bffe17 	ldw	r2,-8(fp)
   1aff8:	10c00a04 	addi	r3,r2,40
   1affc:	e0bfff17 	ldw	r2,-4(fp)
   1b000:	10800217 	ldw	r2,8(r2)
   1b004:	100b883a 	mov	r5,r2
   1b008:	1809883a 	mov	r4,r3
   1b00c:	001b3940 	call	1b394 <altera_avalon_uart_close>
}
   1b010:	e037883a 	mov	sp,fp
   1b014:	dfc00117 	ldw	ra,4(sp)
   1b018:	df000017 	ldw	fp,0(sp)
   1b01c:	dec00204 	addi	sp,sp,8
   1b020:	f800283a 	ret

0001b024 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   1b024:	defff904 	addi	sp,sp,-28
   1b028:	dfc00615 	stw	ra,24(sp)
   1b02c:	df000515 	stw	fp,20(sp)
   1b030:	df000504 	addi	fp,sp,20
   1b034:	e13ffd15 	stw	r4,-12(fp)
   1b038:	e17ffe15 	stw	r5,-8(fp)
   1b03c:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   1b040:	e0bffd17 	ldw	r2,-12(fp)
   1b044:	10800017 	ldw	r2,0(r2)
   1b048:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   1b04c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1b050:	1000041e 	bne	r2,zero,1b064 <altera_avalon_uart_init+0x40>
   1b054:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1b058:	1000021e 	bne	r2,zero,1b064 <altera_avalon_uart_init+0x40>
   1b05c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1b060:	10000226 	beq	r2,zero,1b06c <altera_avalon_uart_init+0x48>
   1b064:	00800044 	movi	r2,1
   1b068:	00000106 	br	1b070 <altera_avalon_uart_init+0x4c>
   1b06c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1b070:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   1b074:	e0bffc17 	ldw	r2,-16(fp)
   1b078:	10000d1e 	bne	r2,zero,1b0b0 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   1b07c:	e0bffd17 	ldw	r2,-12(fp)
   1b080:	00c32004 	movi	r3,3200
   1b084:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   1b088:	e0bffb17 	ldw	r2,-20(fp)
   1b08c:	10800304 	addi	r2,r2,12
   1b090:	e0fffd17 	ldw	r3,-12(fp)
   1b094:	18c00117 	ldw	r3,4(r3)
   1b098:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   1b09c:	018000b4 	movhi	r6,2
   1b0a0:	31ac3204 	addi	r6,r6,-20280
   1b0a4:	e17ffd17 	ldw	r5,-12(fp)
   1b0a8:	e13fff17 	ldw	r4,-4(fp)
   1b0ac:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   1b0b0:	0001883a 	nop
   1b0b4:	e037883a 	mov	sp,fp
   1b0b8:	dfc00117 	ldw	ra,4(sp)
   1b0bc:	df000017 	ldw	fp,0(sp)
   1b0c0:	dec00204 	addi	sp,sp,8
   1b0c4:	f800283a 	ret

0001b0c8 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   1b0c8:	defff904 	addi	sp,sp,-28
   1b0cc:	dfc00615 	stw	ra,24(sp)
   1b0d0:	df000515 	stw	fp,20(sp)
   1b0d4:	df000504 	addi	fp,sp,20
   1b0d8:	e13ffe15 	stw	r4,-8(fp)
   1b0dc:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   1b0e0:	e0bffe17 	ldw	r2,-8(fp)
   1b0e4:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   1b0e8:	e0bffb17 	ldw	r2,-20(fp)
   1b0ec:	10800017 	ldw	r2,0(r2)
   1b0f0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   1b0f4:	e0bffc17 	ldw	r2,-16(fp)
   1b0f8:	10800204 	addi	r2,r2,8
   1b0fc:	10800037 	ldwio	r2,0(r2)
   1b100:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   1b104:	e0bffc17 	ldw	r2,-16(fp)
   1b108:	10800204 	addi	r2,r2,8
   1b10c:	0007883a 	mov	r3,zero
   1b110:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   1b114:	e0bffc17 	ldw	r2,-16(fp)
   1b118:	10800204 	addi	r2,r2,8
   1b11c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   1b120:	e0bffd17 	ldw	r2,-12(fp)
   1b124:	1080200c 	andi	r2,r2,128
   1b128:	10000326 	beq	r2,zero,1b138 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   1b12c:	e17ffd17 	ldw	r5,-12(fp)
   1b130:	e13ffb17 	ldw	r4,-20(fp)
   1b134:	001b1680 	call	1b168 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   1b138:	e0bffd17 	ldw	r2,-12(fp)
   1b13c:	1081100c 	andi	r2,r2,1088
   1b140:	10000326 	beq	r2,zero,1b150 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   1b144:	e17ffd17 	ldw	r5,-12(fp)
   1b148:	e13ffb17 	ldw	r4,-20(fp)
   1b14c:	001b24c0 	call	1b24c <altera_avalon_uart_txirq>
  }
  

}
   1b150:	0001883a 	nop
   1b154:	e037883a 	mov	sp,fp
   1b158:	dfc00117 	ldw	ra,4(sp)
   1b15c:	df000017 	ldw	fp,0(sp)
   1b160:	dec00204 	addi	sp,sp,8
   1b164:	f800283a 	ret

0001b168 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   1b168:	defffc04 	addi	sp,sp,-16
   1b16c:	df000315 	stw	fp,12(sp)
   1b170:	df000304 	addi	fp,sp,12
   1b174:	e13ffe15 	stw	r4,-8(fp)
   1b178:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   1b17c:	e0bfff17 	ldw	r2,-4(fp)
   1b180:	108000cc 	andi	r2,r2,3
   1b184:	10002c1e 	bne	r2,zero,1b238 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   1b188:	e0bffe17 	ldw	r2,-8(fp)
   1b18c:	10800317 	ldw	r2,12(r2)
   1b190:	e0bffe17 	ldw	r2,-8(fp)
   1b194:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1b198:	e0bffe17 	ldw	r2,-8(fp)
   1b19c:	10800317 	ldw	r2,12(r2)
   1b1a0:	10800044 	addi	r2,r2,1
   1b1a4:	10800fcc 	andi	r2,r2,63
   1b1a8:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   1b1ac:	e0bffe17 	ldw	r2,-8(fp)
   1b1b0:	10800317 	ldw	r2,12(r2)
   1b1b4:	e0fffe17 	ldw	r3,-8(fp)
   1b1b8:	18c00017 	ldw	r3,0(r3)
   1b1bc:	18c00037 	ldwio	r3,0(r3)
   1b1c0:	1809883a 	mov	r4,r3
   1b1c4:	e0fffe17 	ldw	r3,-8(fp)
   1b1c8:	1885883a 	add	r2,r3,r2
   1b1cc:	10800704 	addi	r2,r2,28
   1b1d0:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   1b1d4:	e0bffe17 	ldw	r2,-8(fp)
   1b1d8:	e0fffd17 	ldw	r3,-12(fp)
   1b1dc:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1b1e0:	e0bffe17 	ldw	r2,-8(fp)
   1b1e4:	10800317 	ldw	r2,12(r2)
   1b1e8:	10800044 	addi	r2,r2,1
   1b1ec:	10800fcc 	andi	r2,r2,63
   1b1f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   1b1f4:	e0bffe17 	ldw	r2,-8(fp)
   1b1f8:	10c00217 	ldw	r3,8(r2)
   1b1fc:	e0bffd17 	ldw	r2,-12(fp)
   1b200:	18800e1e 	bne	r3,r2,1b23c <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1b204:	e0bffe17 	ldw	r2,-8(fp)
   1b208:	10c00117 	ldw	r3,4(r2)
   1b20c:	00bfdfc4 	movi	r2,-129
   1b210:	1886703a 	and	r3,r3,r2
   1b214:	e0bffe17 	ldw	r2,-8(fp)
   1b218:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   1b21c:	e0bffe17 	ldw	r2,-8(fp)
   1b220:	10800017 	ldw	r2,0(r2)
   1b224:	10800304 	addi	r2,r2,12
   1b228:	e0fffe17 	ldw	r3,-8(fp)
   1b22c:	18c00117 	ldw	r3,4(r3)
   1b230:	10c00035 	stwio	r3,0(r2)
   1b234:	00000106 	br	1b23c <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   1b238:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   1b23c:	e037883a 	mov	sp,fp
   1b240:	df000017 	ldw	fp,0(sp)
   1b244:	dec00104 	addi	sp,sp,4
   1b248:	f800283a 	ret

0001b24c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   1b24c:	defffb04 	addi	sp,sp,-20
   1b250:	df000415 	stw	fp,16(sp)
   1b254:	df000404 	addi	fp,sp,16
   1b258:	e13ffc15 	stw	r4,-16(fp)
   1b25c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   1b260:	e0bffc17 	ldw	r2,-16(fp)
   1b264:	10c00417 	ldw	r3,16(r2)
   1b268:	e0bffc17 	ldw	r2,-16(fp)
   1b26c:	10800517 	ldw	r2,20(r2)
   1b270:	18803226 	beq	r3,r2,1b33c <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1b274:	e0bffc17 	ldw	r2,-16(fp)
   1b278:	10800617 	ldw	r2,24(r2)
   1b27c:	1080008c 	andi	r2,r2,2
   1b280:	10000326 	beq	r2,zero,1b290 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   1b284:	e0bffd17 	ldw	r2,-12(fp)
   1b288:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1b28c:	10001d26 	beq	r2,zero,1b304 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   1b290:	e0bffc17 	ldw	r2,-16(fp)
   1b294:	10800417 	ldw	r2,16(r2)
   1b298:	e0bffc17 	ldw	r2,-16(fp)
   1b29c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   1b2a0:	e0bffc17 	ldw	r2,-16(fp)
   1b2a4:	10800017 	ldw	r2,0(r2)
   1b2a8:	10800104 	addi	r2,r2,4
   1b2ac:	e0fffc17 	ldw	r3,-16(fp)
   1b2b0:	18c00417 	ldw	r3,16(r3)
   1b2b4:	e13ffc17 	ldw	r4,-16(fp)
   1b2b8:	20c7883a 	add	r3,r4,r3
   1b2bc:	18c01704 	addi	r3,r3,92
   1b2c0:	18c00003 	ldbu	r3,0(r3)
   1b2c4:	18c03fcc 	andi	r3,r3,255
   1b2c8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   1b2cc:	e0bffc17 	ldw	r2,-16(fp)
   1b2d0:	10800417 	ldw	r2,16(r2)
   1b2d4:	10800044 	addi	r2,r2,1
   1b2d8:	e0fffc17 	ldw	r3,-16(fp)
   1b2dc:	18800415 	stw	r2,16(r3)
   1b2e0:	10c00fcc 	andi	r3,r2,63
   1b2e4:	e0bffc17 	ldw	r2,-16(fp)
   1b2e8:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1b2ec:	e0bffc17 	ldw	r2,-16(fp)
   1b2f0:	10800117 	ldw	r2,4(r2)
   1b2f4:	10c01014 	ori	r3,r2,64
   1b2f8:	e0bffc17 	ldw	r2,-16(fp)
   1b2fc:	10c00115 	stw	r3,4(r2)
   1b300:	00000e06 	br	1b33c <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   1b304:	e0bffc17 	ldw	r2,-16(fp)
   1b308:	10800017 	ldw	r2,0(r2)
   1b30c:	10800204 	addi	r2,r2,8
   1b310:	10800037 	ldwio	r2,0(r2)
   1b314:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   1b318:	e0bffd17 	ldw	r2,-12(fp)
   1b31c:	1082000c 	andi	r2,r2,2048
   1b320:	1000061e 	bne	r2,zero,1b33c <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   1b324:	e0bffc17 	ldw	r2,-16(fp)
   1b328:	10c00117 	ldw	r3,4(r2)
   1b32c:	00bfefc4 	movi	r2,-65
   1b330:	1886703a 	and	r3,r3,r2
   1b334:	e0bffc17 	ldw	r2,-16(fp)
   1b338:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   1b33c:	e0bffc17 	ldw	r2,-16(fp)
   1b340:	10c00417 	ldw	r3,16(r2)
   1b344:	e0bffc17 	ldw	r2,-16(fp)
   1b348:	10800517 	ldw	r2,20(r2)
   1b34c:	1880061e 	bne	r3,r2,1b368 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1b350:	e0bffc17 	ldw	r2,-16(fp)
   1b354:	10c00117 	ldw	r3,4(r2)
   1b358:	00beefc4 	movi	r2,-1089
   1b35c:	1886703a 	and	r3,r3,r2
   1b360:	e0bffc17 	ldw	r2,-16(fp)
   1b364:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b368:	e0bffc17 	ldw	r2,-16(fp)
   1b36c:	10800017 	ldw	r2,0(r2)
   1b370:	10800304 	addi	r2,r2,12
   1b374:	e0fffc17 	ldw	r3,-16(fp)
   1b378:	18c00117 	ldw	r3,4(r3)
   1b37c:	10c00035 	stwio	r3,0(r2)
}
   1b380:	0001883a 	nop
   1b384:	e037883a 	mov	sp,fp
   1b388:	df000017 	ldw	fp,0(sp)
   1b38c:	dec00104 	addi	sp,sp,4
   1b390:	f800283a 	ret

0001b394 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   1b394:	defffd04 	addi	sp,sp,-12
   1b398:	df000215 	stw	fp,8(sp)
   1b39c:	df000204 	addi	fp,sp,8
   1b3a0:	e13ffe15 	stw	r4,-8(fp)
   1b3a4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1b3a8:	00000506 	br	1b3c0 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   1b3ac:	e0bfff17 	ldw	r2,-4(fp)
   1b3b0:	1090000c 	andi	r2,r2,16384
   1b3b4:	10000226 	beq	r2,zero,1b3c0 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   1b3b8:	00bffd44 	movi	r2,-11
   1b3bc:	00000606 	br	1b3d8 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   1b3c0:	e0bffe17 	ldw	r2,-8(fp)
   1b3c4:	10c00417 	ldw	r3,16(r2)
   1b3c8:	e0bffe17 	ldw	r2,-8(fp)
   1b3cc:	10800517 	ldw	r2,20(r2)
   1b3d0:	18bff61e 	bne	r3,r2,1b3ac <__alt_data_end+0xf001b3ac>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   1b3d4:	0005883a 	mov	r2,zero
}
   1b3d8:	e037883a 	mov	sp,fp
   1b3dc:	df000017 	ldw	fp,0(sp)
   1b3e0:	dec00104 	addi	sp,sp,4
   1b3e4:	f800283a 	ret

0001b3e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1b3e8:	defffe04 	addi	sp,sp,-8
   1b3ec:	dfc00115 	stw	ra,4(sp)
   1b3f0:	df000015 	stw	fp,0(sp)
   1b3f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1b3f8:	d0a00f17 	ldw	r2,-32708(gp)
   1b3fc:	10000326 	beq	r2,zero,1b40c <alt_get_errno+0x24>
   1b400:	d0a00f17 	ldw	r2,-32708(gp)
   1b404:	103ee83a 	callr	r2
   1b408:	00000106 	br	1b410 <alt_get_errno+0x28>
   1b40c:	d0a04a04 	addi	r2,gp,-32472
}
   1b410:	e037883a 	mov	sp,fp
   1b414:	dfc00117 	ldw	ra,4(sp)
   1b418:	df000017 	ldw	fp,0(sp)
   1b41c:	dec00204 	addi	sp,sp,8
   1b420:	f800283a 	ret

0001b424 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   1b424:	defff204 	addi	sp,sp,-56
   1b428:	dfc00d15 	stw	ra,52(sp)
   1b42c:	df000c15 	stw	fp,48(sp)
   1b430:	df000c04 	addi	fp,sp,48
   1b434:	e13ffc15 	stw	r4,-16(fp)
   1b438:	e17ffd15 	stw	r5,-12(fp)
   1b43c:	e1bffe15 	stw	r6,-8(fp)
   1b440:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   1b444:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   1b448:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   1b44c:	e0bfff17 	ldw	r2,-4(fp)
   1b450:	1090000c 	andi	r2,r2,16384
   1b454:	1005003a 	cmpeq	r2,r2,zero
   1b458:	10803fcc 	andi	r2,r2,255
   1b45c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   1b460:	00001306 	br	1b4b0 <altera_avalon_uart_read+0x8c>
    {
      count++;
   1b464:	e0bff517 	ldw	r2,-44(fp)
   1b468:	10800044 	addi	r2,r2,1
   1b46c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   1b470:	e0bffd17 	ldw	r2,-12(fp)
   1b474:	10c00044 	addi	r3,r2,1
   1b478:	e0fffd15 	stw	r3,-12(fp)
   1b47c:	e0fffc17 	ldw	r3,-16(fp)
   1b480:	18c00217 	ldw	r3,8(r3)
   1b484:	e13ffc17 	ldw	r4,-16(fp)
   1b488:	20c7883a 	add	r3,r4,r3
   1b48c:	18c00704 	addi	r3,r3,28
   1b490:	18c00003 	ldbu	r3,0(r3)
   1b494:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   1b498:	e0bffc17 	ldw	r2,-16(fp)
   1b49c:	10800217 	ldw	r2,8(r2)
   1b4a0:	10800044 	addi	r2,r2,1
   1b4a4:	10c00fcc 	andi	r3,r2,63
   1b4a8:	e0bffc17 	ldw	r2,-16(fp)
   1b4ac:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   1b4b0:	e0fff517 	ldw	r3,-44(fp)
   1b4b4:	e0bffe17 	ldw	r2,-8(fp)
   1b4b8:	1880050e 	bge	r3,r2,1b4d0 <altera_avalon_uart_read+0xac>
   1b4bc:	e0bffc17 	ldw	r2,-16(fp)
   1b4c0:	10c00217 	ldw	r3,8(r2)
   1b4c4:	e0bffc17 	ldw	r2,-16(fp)
   1b4c8:	10800317 	ldw	r2,12(r2)
   1b4cc:	18bfe51e 	bne	r3,r2,1b464 <__alt_data_end+0xf001b464>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   1b4d0:	e0bff517 	ldw	r2,-44(fp)
   1b4d4:	1000251e 	bne	r2,zero,1b56c <altera_avalon_uart_read+0x148>
   1b4d8:	e0bffc17 	ldw	r2,-16(fp)
   1b4dc:	10c00217 	ldw	r3,8(r2)
   1b4e0:	e0bffc17 	ldw	r2,-16(fp)
   1b4e4:	10800317 	ldw	r2,12(r2)
   1b4e8:	1880201e 	bne	r3,r2,1b56c <altera_avalon_uart_read+0x148>
    {
      if (!block)
   1b4ec:	e0bff617 	ldw	r2,-40(fp)
   1b4f0:	1000071e 	bne	r2,zero,1b510 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   1b4f4:	001b3e80 	call	1b3e8 <alt_get_errno>
   1b4f8:	1007883a 	mov	r3,r2
   1b4fc:	008002c4 	movi	r2,11
   1b500:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   1b504:	00800044 	movi	r2,1
   1b508:	e0bff405 	stb	r2,-48(fp)
        break;
   1b50c:	00001b06 	br	1b57c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b510:	0005303a 	rdctl	r2,status
   1b514:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b518:	e0fff917 	ldw	r3,-28(fp)
   1b51c:	00bfff84 	movi	r2,-2
   1b520:	1884703a 	and	r2,r3,r2
   1b524:	1001703a 	wrctl	status,r2
  
  return context;
   1b528:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   1b52c:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1b530:	e0bffc17 	ldw	r2,-16(fp)
   1b534:	10800117 	ldw	r2,4(r2)
   1b538:	10c02014 	ori	r3,r2,128
   1b53c:	e0bffc17 	ldw	r2,-16(fp)
   1b540:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b544:	e0bffc17 	ldw	r2,-16(fp)
   1b548:	10800017 	ldw	r2,0(r2)
   1b54c:	10800304 	addi	r2,r2,12
   1b550:	e0fffc17 	ldw	r3,-16(fp)
   1b554:	18c00117 	ldw	r3,4(r3)
   1b558:	10c00035 	stwio	r3,0(r2)
   1b55c:	e0bff817 	ldw	r2,-32(fp)
   1b560:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b564:	e0bffa17 	ldw	r2,-24(fp)
   1b568:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   1b56c:	e0bff517 	ldw	r2,-44(fp)
   1b570:	1000021e 	bne	r2,zero,1b57c <altera_avalon_uart_read+0x158>
   1b574:	e0bffe17 	ldw	r2,-8(fp)
   1b578:	103fcd1e 	bne	r2,zero,1b4b0 <__alt_data_end+0xf001b4b0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b57c:	0005303a 	rdctl	r2,status
   1b580:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b584:	e0fffb17 	ldw	r3,-20(fp)
   1b588:	00bfff84 	movi	r2,-2
   1b58c:	1884703a 	and	r2,r3,r2
   1b590:	1001703a 	wrctl	status,r2
  
  return context;
   1b594:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   1b598:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1b59c:	e0bffc17 	ldw	r2,-16(fp)
   1b5a0:	10800117 	ldw	r2,4(r2)
   1b5a4:	10c02014 	ori	r3,r2,128
   1b5a8:	e0bffc17 	ldw	r2,-16(fp)
   1b5ac:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b5b0:	e0bffc17 	ldw	r2,-16(fp)
   1b5b4:	10800017 	ldw	r2,0(r2)
   1b5b8:	10800304 	addi	r2,r2,12
   1b5bc:	e0fffc17 	ldw	r3,-16(fp)
   1b5c0:	18c00117 	ldw	r3,4(r3)
   1b5c4:	10c00035 	stwio	r3,0(r2)
   1b5c8:	e0bff817 	ldw	r2,-32(fp)
   1b5cc:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b5d0:	e0bff717 	ldw	r2,-36(fp)
   1b5d4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   1b5d8:	e0bff403 	ldbu	r2,-48(fp)
   1b5dc:	10000226 	beq	r2,zero,1b5e8 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   1b5e0:	00bffd44 	movi	r2,-11
   1b5e4:	00000106 	br	1b5ec <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   1b5e8:	e0bff517 	ldw	r2,-44(fp)
  }
}
   1b5ec:	e037883a 	mov	sp,fp
   1b5f0:	dfc00117 	ldw	ra,4(sp)
   1b5f4:	df000017 	ldw	fp,0(sp)
   1b5f8:	dec00204 	addi	sp,sp,8
   1b5fc:	f800283a 	ret

0001b600 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1b600:	defffe04 	addi	sp,sp,-8
   1b604:	dfc00115 	stw	ra,4(sp)
   1b608:	df000015 	stw	fp,0(sp)
   1b60c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1b610:	d0a00f17 	ldw	r2,-32708(gp)
   1b614:	10000326 	beq	r2,zero,1b624 <alt_get_errno+0x24>
   1b618:	d0a00f17 	ldw	r2,-32708(gp)
   1b61c:	103ee83a 	callr	r2
   1b620:	00000106 	br	1b628 <alt_get_errno+0x28>
   1b624:	d0a04a04 	addi	r2,gp,-32472
}
   1b628:	e037883a 	mov	sp,fp
   1b62c:	dfc00117 	ldw	ra,4(sp)
   1b630:	df000017 	ldw	fp,0(sp)
   1b634:	dec00204 	addi	sp,sp,8
   1b638:	f800283a 	ret

0001b63c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   1b63c:	defff204 	addi	sp,sp,-56
   1b640:	dfc00d15 	stw	ra,52(sp)
   1b644:	df000c15 	stw	fp,48(sp)
   1b648:	df000c04 	addi	fp,sp,48
   1b64c:	e13ffc15 	stw	r4,-16(fp)
   1b650:	e17ffd15 	stw	r5,-12(fp)
   1b654:	e1bffe15 	stw	r6,-8(fp)
   1b658:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   1b65c:	e0bffe17 	ldw	r2,-8(fp)
   1b660:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   1b664:	e0bfff17 	ldw	r2,-4(fp)
   1b668:	1090000c 	andi	r2,r2,16384
   1b66c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1b670:	00003c06 	br	1b764 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1b674:	e0bffc17 	ldw	r2,-16(fp)
   1b678:	10800517 	ldw	r2,20(r2)
   1b67c:	10800044 	addi	r2,r2,1
   1b680:	10800fcc 	andi	r2,r2,63
   1b684:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   1b688:	e0bffc17 	ldw	r2,-16(fp)
   1b68c:	10c00417 	ldw	r3,16(r2)
   1b690:	e0bff717 	ldw	r2,-36(fp)
   1b694:	1880221e 	bne	r3,r2,1b720 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   1b698:	e0bff517 	ldw	r2,-44(fp)
   1b69c:	10000526 	beq	r2,zero,1b6b4 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   1b6a0:	001b6000 	call	1b600 <alt_get_errno>
   1b6a4:	1007883a 	mov	r3,r2
   1b6a8:	008002c4 	movi	r2,11
   1b6ac:	18800015 	stw	r2,0(r3)
        break;
   1b6b0:	00002e06 	br	1b76c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b6b4:	0005303a 	rdctl	r2,status
   1b6b8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b6bc:	e0fff917 	ldw	r3,-28(fp)
   1b6c0:	00bfff84 	movi	r2,-2
   1b6c4:	1884703a 	and	r2,r3,r2
   1b6c8:	1001703a 	wrctl	status,r2
  
  return context;
   1b6cc:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   1b6d0:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1b6d4:	e0bffc17 	ldw	r2,-16(fp)
   1b6d8:	10800117 	ldw	r2,4(r2)
   1b6dc:	10c11014 	ori	r3,r2,1088
   1b6e0:	e0bffc17 	ldw	r2,-16(fp)
   1b6e4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b6e8:	e0bffc17 	ldw	r2,-16(fp)
   1b6ec:	10800017 	ldw	r2,0(r2)
   1b6f0:	10800304 	addi	r2,r2,12
   1b6f4:	e0fffc17 	ldw	r3,-16(fp)
   1b6f8:	18c00117 	ldw	r3,4(r3)
   1b6fc:	10c00035 	stwio	r3,0(r2)
   1b700:	e0bff817 	ldw	r2,-32(fp)
   1b704:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b708:	e0bff617 	ldw	r2,-40(fp)
   1b70c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   1b710:	e0bffc17 	ldw	r2,-16(fp)
   1b714:	10c00417 	ldw	r3,16(r2)
   1b718:	e0bff717 	ldw	r2,-36(fp)
   1b71c:	18bffc26 	beq	r3,r2,1b710 <__alt_data_end+0xf001b710>
      }
    }

    count--;
   1b720:	e0bff417 	ldw	r2,-48(fp)
   1b724:	10bfffc4 	addi	r2,r2,-1
   1b728:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   1b72c:	e0bffc17 	ldw	r2,-16(fp)
   1b730:	10c00517 	ldw	r3,20(r2)
   1b734:	e0bffd17 	ldw	r2,-12(fp)
   1b738:	11000044 	addi	r4,r2,1
   1b73c:	e13ffd15 	stw	r4,-12(fp)
   1b740:	10800003 	ldbu	r2,0(r2)
   1b744:	1009883a 	mov	r4,r2
   1b748:	e0bffc17 	ldw	r2,-16(fp)
   1b74c:	10c5883a 	add	r2,r2,r3
   1b750:	10801704 	addi	r2,r2,92
   1b754:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   1b758:	e0bffc17 	ldw	r2,-16(fp)
   1b75c:	e0fff717 	ldw	r3,-36(fp)
   1b760:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1b764:	e0bff417 	ldw	r2,-48(fp)
   1b768:	103fc21e 	bne	r2,zero,1b674 <__alt_data_end+0xf001b674>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1b76c:	0005303a 	rdctl	r2,status
   1b770:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1b774:	e0fffb17 	ldw	r3,-20(fp)
   1b778:	00bfff84 	movi	r2,-2
   1b77c:	1884703a 	and	r2,r3,r2
   1b780:	1001703a 	wrctl	status,r2
  
  return context;
   1b784:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   1b788:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1b78c:	e0bffc17 	ldw	r2,-16(fp)
   1b790:	10800117 	ldw	r2,4(r2)
   1b794:	10c11014 	ori	r3,r2,1088
   1b798:	e0bffc17 	ldw	r2,-16(fp)
   1b79c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   1b7a0:	e0bffc17 	ldw	r2,-16(fp)
   1b7a4:	10800017 	ldw	r2,0(r2)
   1b7a8:	10800304 	addi	r2,r2,12
   1b7ac:	e0fffc17 	ldw	r3,-16(fp)
   1b7b0:	18c00117 	ldw	r3,4(r3)
   1b7b4:	10c00035 	stwio	r3,0(r2)
   1b7b8:	e0bff817 	ldw	r2,-32(fp)
   1b7bc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1b7c0:	e0bffa17 	ldw	r2,-24(fp)
   1b7c4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   1b7c8:	e0fffe17 	ldw	r3,-8(fp)
   1b7cc:	e0bff417 	ldw	r2,-48(fp)
   1b7d0:	1885c83a 	sub	r2,r3,r2
}
   1b7d4:	e037883a 	mov	sp,fp
   1b7d8:	dfc00117 	ldw	ra,4(sp)
   1b7dc:	df000017 	ldw	fp,0(sp)
   1b7e0:	dec00204 	addi	sp,sp,8
   1b7e4:	f800283a 	ret

0001b7e8 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   1b7e8:	defffd04 	addi	sp,sp,-12
   1b7ec:	df000215 	stw	fp,8(sp)
   1b7f0:	df000204 	addi	fp,sp,8
   1b7f4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   1b7f8:	e0bfff17 	ldw	r2,-4(fp)
   1b7fc:	1080400c 	andi	r2,r2,256
   1b800:	1004d23a 	srli	r2,r2,8
   1b804:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   1b808:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b80c:	e037883a 	mov	sp,fp
   1b810:	df000017 	ldw	fp,0(sp)
   1b814:	dec00104 	addi	sp,sp,4
   1b818:	f800283a 	ret

0001b81c <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   1b81c:	defffd04 	addi	sp,sp,-12
   1b820:	df000215 	stw	fp,8(sp)
   1b824:	df000204 	addi	fp,sp,8
   1b828:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   1b82c:	e0bfff17 	ldw	r2,-4(fp)
   1b830:	1080004c 	andi	r2,r2,1
   1b834:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1b838:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b83c:	e037883a 	mov	sp,fp
   1b840:	df000017 	ldw	fp,0(sp)
   1b844:	dec00104 	addi	sp,sp,4
   1b848:	f800283a 	ret

0001b84c <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   1b84c:	defffd04 	addi	sp,sp,-12
   1b850:	df000215 	stw	fp,8(sp)
   1b854:	df000204 	addi	fp,sp,8
   1b858:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   1b85c:	e0bfff17 	ldw	r2,-4(fp)
   1b860:	1081000c 	andi	r2,r2,1024
   1b864:	1004d2ba 	srli	r2,r2,10
   1b868:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1b86c:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b870:	e037883a 	mov	sp,fp
   1b874:	df000017 	ldw	fp,0(sp)
   1b878:	dec00104 	addi	sp,sp,4
   1b87c:	f800283a 	ret

0001b880 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   1b880:	defffd04 	addi	sp,sp,-12
   1b884:	df000215 	stw	fp,8(sp)
   1b888:	df000204 	addi	fp,sp,8
   1b88c:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   1b890:	e0bfff17 	ldw	r2,-4(fp)
   1b894:	1004d43a 	srli	r2,r2,16
   1b898:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   1b89c:	e0bffe0b 	ldhu	r2,-8(fp)
}
   1b8a0:	e037883a 	mov	sp,fp
   1b8a4:	df000017 	ldw	fp,0(sp)
   1b8a8:	dec00104 	addi	sp,sp,4
   1b8ac:	f800283a 	ret

0001b8b0 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   1b8b0:	defffd04 	addi	sp,sp,-12
   1b8b4:	df000215 	stw	fp,8(sp)
   1b8b8:	df000204 	addi	fp,sp,8
   1b8bc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   1b8c0:	e0bfff17 	ldw	r2,-4(fp)
   1b8c4:	10a0000c 	andi	r2,r2,32768
   1b8c8:	1004d3fa 	srli	r2,r2,15
   1b8cc:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   1b8d0:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b8d4:	e037883a 	mov	sp,fp
   1b8d8:	df000017 	ldw	fp,0(sp)
   1b8dc:	dec00104 	addi	sp,sp,4
   1b8e0:	f800283a 	ret

0001b8e4 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   1b8e4:	defffd04 	addi	sp,sp,-12
   1b8e8:	df000215 	stw	fp,8(sp)
   1b8ec:	df000204 	addi	fp,sp,8
   1b8f0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   1b8f4:	e0bfff17 	ldw	r2,-4(fp)
   1b8f8:	e0bffe05 	stb	r2,-8(fp)
	return data;
   1b8fc:	e0bffe03 	ldbu	r2,-8(fp)
}
   1b900:	e037883a 	mov	sp,fp
   1b904:	df000017 	ldw	fp,0(sp)
   1b908:	dec00104 	addi	sp,sp,4
   1b90c:	f800283a 	ret

0001b910 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   1b910:	defffb04 	addi	sp,sp,-20
   1b914:	dfc00415 	stw	ra,16(sp)
   1b918:	df000315 	stw	fp,12(sp)
   1b91c:	df000304 	addi	fp,sp,12
   1b920:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   1b924:	01403fc4 	movi	r5,255
   1b928:	e13fff17 	ldw	r4,-4(fp)
   1b92c:	001bb700 	call	1bb70 <alt_up_ps2_write_data_byte_with_ack>
   1b930:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   1b934:	e0bffd17 	ldw	r2,-12(fp)
   1b938:	1000211e 	bne	r2,zero,1b9c0 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   1b93c:	e0bffe04 	addi	r2,fp,-8
   1b940:	100b883a 	mov	r5,r2
   1b944:	e13fff17 	ldw	r4,-4(fp)
   1b948:	001bbd40 	call	1bbd4 <alt_up_ps2_read_data_byte_timeout>
   1b94c:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   1b950:	e0bffd17 	ldw	r2,-12(fp)
   1b954:	10001a1e 	bne	r2,zero,1b9c0 <alt_up_ps2_init+0xb0>
   1b958:	e0bffe03 	ldbu	r2,-8(fp)
   1b95c:	10803fcc 	andi	r2,r2,255
   1b960:	10802a98 	cmpnei	r2,r2,170
   1b964:	1000161e 	bne	r2,zero,1b9c0 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   1b968:	e0bffe04 	addi	r2,fp,-8
   1b96c:	100b883a 	mov	r5,r2
   1b970:	e13fff17 	ldw	r4,-4(fp)
   1b974:	001bbd40 	call	1bbd4 <alt_up_ps2_read_data_byte_timeout>
   1b978:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   1b97c:	e0bffd17 	ldw	r2,-12(fp)
   1b980:	10bfe318 	cmpnei	r2,r2,-116
   1b984:	1000041e 	bne	r2,zero,1b998 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   1b988:	e0bfff17 	ldw	r2,-4(fp)
   1b98c:	00c00044 	movi	r3,1
   1b990:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   1b994:	00000a06 	br	1b9c0 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   1b998:	e0bffd17 	ldw	r2,-12(fp)
   1b99c:	1000081e 	bne	r2,zero,1b9c0 <alt_up_ps2_init+0xb0>
   1b9a0:	e0bffe03 	ldbu	r2,-8(fp)
   1b9a4:	10803fcc 	andi	r2,r2,255
   1b9a8:	1000051e 	bne	r2,zero,1b9c0 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   1b9ac:	e0bfff17 	ldw	r2,-4(fp)
   1b9b0:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   1b9b4:	01403d04 	movi	r5,244
   1b9b8:	e13fff17 	ldw	r4,-4(fp)
   1b9bc:	001ba940 	call	1ba94 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   1b9c0:	0001883a 	nop
   1b9c4:	e037883a 	mov	sp,fp
   1b9c8:	dfc00117 	ldw	ra,4(sp)
   1b9cc:	df000017 	ldw	fp,0(sp)
   1b9d0:	dec00204 	addi	sp,sp,8
   1b9d4:	f800283a 	ret

0001b9d8 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   1b9d8:	defffd04 	addi	sp,sp,-12
   1b9dc:	df000215 	stw	fp,8(sp)
   1b9e0:	df000204 	addi	fp,sp,8
   1b9e4:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   1b9e8:	e0bfff17 	ldw	r2,-4(fp)
   1b9ec:	10800a17 	ldw	r2,40(r2)
   1b9f0:	10800104 	addi	r2,r2,4
   1b9f4:	10800037 	ldwio	r2,0(r2)
   1b9f8:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   1b9fc:	e0bffe17 	ldw	r2,-8(fp)
   1ba00:	10800054 	ori	r2,r2,1
   1ba04:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   1ba08:	e0bfff17 	ldw	r2,-4(fp)
   1ba0c:	10800a17 	ldw	r2,40(r2)
   1ba10:	10800104 	addi	r2,r2,4
   1ba14:	1007883a 	mov	r3,r2
   1ba18:	e0bffe17 	ldw	r2,-8(fp)
   1ba1c:	18800035 	stwio	r2,0(r3)
}
   1ba20:	0001883a 	nop
   1ba24:	e037883a 	mov	sp,fp
   1ba28:	df000017 	ldw	fp,0(sp)
   1ba2c:	dec00104 	addi	sp,sp,4
   1ba30:	f800283a 	ret

0001ba34 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   1ba34:	defffd04 	addi	sp,sp,-12
   1ba38:	df000215 	stw	fp,8(sp)
   1ba3c:	df000204 	addi	fp,sp,8
   1ba40:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   1ba44:	e0bfff17 	ldw	r2,-4(fp)
   1ba48:	10800a17 	ldw	r2,40(r2)
   1ba4c:	10800104 	addi	r2,r2,4
   1ba50:	10800037 	ldwio	r2,0(r2)
   1ba54:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   1ba58:	e0fffe17 	ldw	r3,-8(fp)
   1ba5c:	00bfff84 	movi	r2,-2
   1ba60:	1884703a 	and	r2,r3,r2
   1ba64:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   1ba68:	e0bfff17 	ldw	r2,-4(fp)
   1ba6c:	10800a17 	ldw	r2,40(r2)
   1ba70:	10800104 	addi	r2,r2,4
   1ba74:	1007883a 	mov	r3,r2
   1ba78:	e0bffe17 	ldw	r2,-8(fp)
   1ba7c:	18800035 	stwio	r2,0(r3)
}
   1ba80:	0001883a 	nop
   1ba84:	e037883a 	mov	sp,fp
   1ba88:	df000017 	ldw	fp,0(sp)
   1ba8c:	dec00104 	addi	sp,sp,4
   1ba90:	f800283a 	ret

0001ba94 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1ba94:	defffb04 	addi	sp,sp,-20
   1ba98:	dfc00415 	stw	ra,16(sp)
   1ba9c:	df000315 	stw	fp,12(sp)
   1baa0:	df000304 	addi	fp,sp,12
   1baa4:	e13ffe15 	stw	r4,-8(fp)
   1baa8:	2805883a 	mov	r2,r5
   1baac:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   1bab0:	e0bffe17 	ldw	r2,-8(fp)
   1bab4:	10800a17 	ldw	r2,40(r2)
   1bab8:	1007883a 	mov	r3,r2
   1babc:	e0bfff03 	ldbu	r2,-4(fp)
   1bac0:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   1bac4:	e0bffe17 	ldw	r2,-8(fp)
   1bac8:	10800a17 	ldw	r2,40(r2)
   1bacc:	10800104 	addi	r2,r2,4
   1bad0:	10800037 	ldwio	r2,0(r2)
   1bad4:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   1bad8:	e13ffd17 	ldw	r4,-12(fp)
   1badc:	001b84c0 	call	1b84c <read_CE_bit>
   1bae0:	10803fcc 	andi	r2,r2,255
   1bae4:	10000226 	beq	r2,zero,1baf0 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   1bae8:	00bffec4 	movi	r2,-5
   1baec:	00000106 	br	1baf4 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   1baf0:	0005883a 	mov	r2,zero
}
   1baf4:	e037883a 	mov	sp,fp
   1baf8:	dfc00117 	ldw	ra,4(sp)
   1bafc:	df000017 	ldw	fp,0(sp)
   1bb00:	dec00204 	addi	sp,sp,8
   1bb04:	f800283a 	ret

0001bb08 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   1bb08:	defffc04 	addi	sp,sp,-16
   1bb0c:	dfc00315 	stw	ra,12(sp)
   1bb10:	df000215 	stw	fp,8(sp)
   1bb14:	df000204 	addi	fp,sp,8
   1bb18:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   1bb1c:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   1bb20:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   1bb24:	e0bffe44 	addi	r2,fp,-7
   1bb28:	100b883a 	mov	r5,r2
   1bb2c:	e13fff17 	ldw	r4,-4(fp)
   1bb30:	001bbd40 	call	1bbd4 <alt_up_ps2_read_data_byte_timeout>
   1bb34:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   1bb38:	e0bffe03 	ldbu	r2,-8(fp)
   1bb3c:	1000061e 	bne	r2,zero,1bb58 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   1bb40:	e0bffe43 	ldbu	r2,-7(fp)
   1bb44:	10803fcc 	andi	r2,r2,255
   1bb48:	10803e98 	cmpnei	r2,r2,250
   1bb4c:	103ff51e 	bne	r2,zero,1bb24 <__alt_data_end+0xf001bb24>
				return 0;
   1bb50:	0005883a 	mov	r2,zero
   1bb54:	00000106 	br	1bb5c <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   1bb58:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   1bb5c:	e037883a 	mov	sp,fp
   1bb60:	dfc00117 	ldw	ra,4(sp)
   1bb64:	df000017 	ldw	fp,0(sp)
   1bb68:	dec00204 	addi	sp,sp,8
   1bb6c:	f800283a 	ret

0001bb70 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1bb70:	defffa04 	addi	sp,sp,-24
   1bb74:	dfc00515 	stw	ra,20(sp)
   1bb78:	df000415 	stw	fp,16(sp)
   1bb7c:	df000404 	addi	fp,sp,16
   1bb80:	e13ffe15 	stw	r4,-8(fp)
   1bb84:	2805883a 	mov	r2,r5
   1bb88:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   1bb8c:	e0bfff03 	ldbu	r2,-4(fp)
   1bb90:	100b883a 	mov	r5,r2
   1bb94:	e13ffe17 	ldw	r4,-8(fp)
   1bb98:	001ba940 	call	1ba94 <alt_up_ps2_write_data_byte>
   1bb9c:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   1bba0:	e0bffc17 	ldw	r2,-16(fp)
   1bba4:	10000226 	beq	r2,zero,1bbb0 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   1bba8:	e0bffc17 	ldw	r2,-16(fp)
   1bbac:	00000406 	br	1bbc0 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   1bbb0:	e13ffe17 	ldw	r4,-8(fp)
   1bbb4:	001bb080 	call	1bb08 <alt_up_ps2_wait_for_ack>
   1bbb8:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   1bbbc:	e0bffd17 	ldw	r2,-12(fp)
}
   1bbc0:	e037883a 	mov	sp,fp
   1bbc4:	dfc00117 	ldw	ra,4(sp)
   1bbc8:	df000017 	ldw	fp,0(sp)
   1bbcc:	dec00204 	addi	sp,sp,8
   1bbd0:	f800283a 	ret

0001bbd4 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   1bbd4:	defffa04 	addi	sp,sp,-24
   1bbd8:	dfc00515 	stw	ra,20(sp)
   1bbdc:	df000415 	stw	fp,16(sp)
   1bbe0:	df000404 	addi	fp,sp,16
   1bbe4:	e13ffe15 	stw	r4,-8(fp)
   1bbe8:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   1bbec:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   1bbf0:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   1bbf4:	e0bffc17 	ldw	r2,-16(fp)
   1bbf8:	10800044 	addi	r2,r2,1
   1bbfc:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1bc00:	e0bffe17 	ldw	r2,-8(fp)
   1bc04:	10800a17 	ldw	r2,40(r2)
   1bc08:	10800037 	ldwio	r2,0(r2)
   1bc0c:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   1bc10:	e13ffd17 	ldw	r4,-12(fp)
   1bc14:	001b8b00 	call	1b8b0 <read_data_valid>
   1bc18:	10803fcc 	andi	r2,r2,255
   1bc1c:	10000726 	beq	r2,zero,1bc3c <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   1bc20:	e13ffd17 	ldw	r4,-12(fp)
   1bc24:	001b8e40 	call	1b8e4 <read_data_byte>
   1bc28:	1007883a 	mov	r3,r2
   1bc2c:	e0bfff17 	ldw	r2,-4(fp)
   1bc30:	10c00005 	stb	r3,0(r2)
			return 0;
   1bc34:	0005883a 	mov	r2,zero
   1bc38:	00000806 	br	1bc5c <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   1bc3c:	e0bffe17 	ldw	r2,-8(fp)
   1bc40:	10800c17 	ldw	r2,48(r2)
   1bc44:	103feb26 	beq	r2,zero,1bbf4 <__alt_data_end+0xf001bbf4>
   1bc48:	e0bffe17 	ldw	r2,-8(fp)
   1bc4c:	10c00c17 	ldw	r3,48(r2)
   1bc50:	e0bffc17 	ldw	r2,-16(fp)
   1bc54:	18bfe72e 	bgeu	r3,r2,1bbf4 <__alt_data_end+0xf001bbf4>
		{
			return -ETIMEDOUT;
   1bc58:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   1bc5c:	e037883a 	mov	sp,fp
   1bc60:	dfc00117 	ldw	ra,4(sp)
   1bc64:	df000017 	ldw	fp,0(sp)
   1bc68:	dec00204 	addi	sp,sp,8
   1bc6c:	f800283a 	ret

0001bc70 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   1bc70:	defffb04 	addi	sp,sp,-20
   1bc74:	dfc00415 	stw	ra,16(sp)
   1bc78:	df000315 	stw	fp,12(sp)
   1bc7c:	df000304 	addi	fp,sp,12
   1bc80:	e13ffe15 	stw	r4,-8(fp)
   1bc84:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   1bc88:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1bc8c:	e0bffe17 	ldw	r2,-8(fp)
   1bc90:	10800a17 	ldw	r2,40(r2)
   1bc94:	10800037 	ldwio	r2,0(r2)
   1bc98:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   1bc9c:	e13ffd17 	ldw	r4,-12(fp)
   1bca0:	001b8b00 	call	1b8b0 <read_data_valid>
   1bca4:	10803fcc 	andi	r2,r2,255
   1bca8:	10000726 	beq	r2,zero,1bcc8 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   1bcac:	e13ffd17 	ldw	r4,-12(fp)
   1bcb0:	001b8e40 	call	1b8e4 <read_data_byte>
   1bcb4:	1007883a 	mov	r3,r2
   1bcb8:	e0bfff17 	ldw	r2,-4(fp)
   1bcbc:	10c00005 	stb	r3,0(r2)
		return 0;
   1bcc0:	0005883a 	mov	r2,zero
   1bcc4:	00000106 	br	1bccc <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   1bcc8:	00bfffc4 	movi	r2,-1
}
   1bccc:	e037883a 	mov	sp,fp
   1bcd0:	dfc00117 	ldw	ra,4(sp)
   1bcd4:	df000017 	ldw	fp,0(sp)
   1bcd8:	dec00204 	addi	sp,sp,8
   1bcdc:	f800283a 	ret

0001bce0 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   1bce0:	defffb04 	addi	sp,sp,-20
   1bce4:	dfc00415 	stw	ra,16(sp)
   1bce8:	df000315 	stw	fp,12(sp)
   1bcec:	df000304 	addi	fp,sp,12
   1bcf0:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   1bcf4:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   1bcf8:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1bcfc:	e0bfff17 	ldw	r2,-4(fp)
   1bd00:	10800a17 	ldw	r2,40(r2)
   1bd04:	10800037 	ldwio	r2,0(r2)
   1bd08:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   1bd0c:	e13ffe17 	ldw	r4,-8(fp)
   1bd10:	001b8800 	call	1b880 <read_num_bytes_available>
   1bd14:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   1bd18:	e0bffd0b 	ldhu	r2,-12(fp)
   1bd1c:	103ff71e 	bne	r2,zero,1bcfc <__alt_data_end+0xf001bcfc>
}
   1bd20:	0001883a 	nop
   1bd24:	e037883a 	mov	sp,fp
   1bd28:	dfc00117 	ldw	ra,4(sp)
   1bd2c:	df000017 	ldw	fp,0(sp)
   1bd30:	dec00204 	addi	sp,sp,8
   1bd34:	f800283a 	ret

0001bd38 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   1bd38:	defff804 	addi	sp,sp,-32
   1bd3c:	dfc00715 	stw	ra,28(sp)
   1bd40:	df000615 	stw	fp,24(sp)
   1bd44:	df000604 	addi	fp,sp,24
   1bd48:	e13ffd15 	stw	r4,-12(fp)
   1bd4c:	e17ffe15 	stw	r5,-8(fp)
   1bd50:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1bd54:	e0bffd17 	ldw	r2,-12(fp)
   1bd58:	10800017 	ldw	r2,0(r2)
   1bd5c:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   1bd60:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   1bd64:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   1bd68:	e0fffc17 	ldw	r3,-16(fp)
   1bd6c:	e0bfff17 	ldw	r2,-4(fp)
   1bd70:	18bffd16 	blt	r3,r2,1bd68 <__alt_data_end+0xf001bd68>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   1bd74:	e0bffe17 	ldw	r2,-8(fp)
   1bd78:	10c00044 	addi	r3,r2,1
   1bd7c:	e0fffe15 	stw	r3,-8(fp)
   1bd80:	100b883a 	mov	r5,r2
   1bd84:	e13ffa17 	ldw	r4,-24(fp)
   1bd88:	001bbd40 	call	1bbd4 <alt_up_ps2_read_data_byte_timeout>
   1bd8c:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   1bd90:	e0bffb17 	ldw	r2,-20(fp)
   1bd94:	10000226 	beq	r2,zero,1bda0 <alt_up_ps2_read_fd+0x68>
			return count;
   1bd98:	e0bffc17 	ldw	r2,-16(fp)
   1bd9c:	00000406 	br	1bdb0 <alt_up_ps2_read_fd+0x78>
		count++;
   1bda0:	e0bffc17 	ldw	r2,-16(fp)
   1bda4:	10800044 	addi	r2,r2,1
   1bda8:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   1bdac:	e0bffc17 	ldw	r2,-16(fp)
}
   1bdb0:	e037883a 	mov	sp,fp
   1bdb4:	dfc00117 	ldw	ra,4(sp)
   1bdb8:	df000017 	ldw	fp,0(sp)
   1bdbc:	dec00204 	addi	sp,sp,8
   1bdc0:	f800283a 	ret

0001bdc4 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   1bdc4:	defff804 	addi	sp,sp,-32
   1bdc8:	dfc00715 	stw	ra,28(sp)
   1bdcc:	df000615 	stw	fp,24(sp)
   1bdd0:	df000604 	addi	fp,sp,24
   1bdd4:	e13ffd15 	stw	r4,-12(fp)
   1bdd8:	e17ffe15 	stw	r5,-8(fp)
   1bddc:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   1bde0:	e0bffd17 	ldw	r2,-12(fp)
   1bde4:	10800017 	ldw	r2,0(r2)
   1bde8:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   1bdec:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   1bdf0:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   1bdf4:	00001006 	br	1be38 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   1bdf8:	e0bffe17 	ldw	r2,-8(fp)
   1bdfc:	10c00044 	addi	r3,r2,1
   1be00:	e0fffe15 	stw	r3,-8(fp)
   1be04:	10800003 	ldbu	r2,0(r2)
   1be08:	10803fcc 	andi	r2,r2,255
   1be0c:	100b883a 	mov	r5,r2
   1be10:	e13ffb17 	ldw	r4,-20(fp)
   1be14:	001ba940 	call	1ba94 <alt_up_ps2_write_data_byte>
   1be18:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   1be1c:	e0bffc17 	ldw	r2,-16(fp)
   1be20:	10000226 	beq	r2,zero,1be2c <alt_up_ps2_write_fd+0x68>
			return count;
   1be24:	e0bffa17 	ldw	r2,-24(fp)
   1be28:	00000706 	br	1be48 <alt_up_ps2_write_fd+0x84>
		count++;
   1be2c:	e0bffa17 	ldw	r2,-24(fp)
   1be30:	10800044 	addi	r2,r2,1
   1be34:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   1be38:	e0fffa17 	ldw	r3,-24(fp)
   1be3c:	e0bfff17 	ldw	r2,-4(fp)
   1be40:	18bfed16 	blt	r3,r2,1bdf8 <__alt_data_end+0xf001bdf8>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   1be44:	e0bffa17 	ldw	r2,-24(fp)
}
   1be48:	e037883a 	mov	sp,fp
   1be4c:	dfc00117 	ldw	ra,4(sp)
   1be50:	df000017 	ldw	fp,0(sp)
   1be54:	dec00204 	addi	sp,sp,8
   1be58:	f800283a 	ret

0001be5c <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   1be5c:	defffc04 	addi	sp,sp,-16
   1be60:	dfc00315 	stw	ra,12(sp)
   1be64:	df000215 	stw	fp,8(sp)
   1be68:	df000204 	addi	fp,sp,8
   1be6c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   1be70:	d1600c04 	addi	r5,gp,-32720
   1be74:	e13fff17 	ldw	r4,-4(fp)
   1be78:	001d3700 	call	1d370 <alt_find_dev>
   1be7c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1be80:	e0bffe17 	ldw	r2,-8(fp)
}
   1be84:	e037883a 	mov	sp,fp
   1be88:	dfc00117 	ldw	ra,4(sp)
   1be8c:	df000017 	ldw	fp,0(sp)
   1be90:	dec00204 	addi	sp,sp,8
   1be94:	f800283a 	ret

0001be98 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   1be98:	defffc04 	addi	sp,sp,-16
   1be9c:	dfc00315 	stw	ra,12(sp)
   1bea0:	df000215 	stw	fp,8(sp)
   1bea4:	df000204 	addi	fp,sp,8
   1bea8:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   1beac:	e0bfff17 	ldw	r2,-4(fp)
   1beb0:	10800217 	ldw	r2,8(r2)
   1beb4:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   1beb8:	00000b06 	br	1bee8 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   1bebc:	01420034 	movhi	r5,2048
   1bec0:	2941b804 	addi	r5,r5,1760
   1bec4:	e13ffe17 	ldw	r4,-8(fp)
   1bec8:	00122a40 	call	122a4 <strcmp>
   1becc:	1000031e 	bne	r2,zero,1bedc <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   1bed0:	e0bffe17 	ldw	r2,-8(fp)
   1bed4:	10000005 	stb	zero,0(r2)
			break;
   1bed8:	00000906 	br	1bf00 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   1bedc:	e0bffe17 	ldw	r2,-8(fp)
   1bee0:	10800044 	addi	r2,r2,1
   1bee4:	e0bffe15 	stw	r2,-8(fp)
   1bee8:	e0bffe17 	ldw	r2,-8(fp)
   1beec:	10800003 	ldbu	r2,0(r2)
   1bef0:	10803fcc 	andi	r2,r2,255
   1bef4:	1080201c 	xori	r2,r2,128
   1bef8:	10bfe004 	addi	r2,r2,-128
   1befc:	103fef1e 	bne	r2,zero,1bebc <__alt_data_end+0xf001bebc>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   1bf00:	0001883a 	nop
}
   1bf04:	e037883a 	mov	sp,fp
   1bf08:	dfc00117 	ldw	ra,4(sp)
   1bf0c:	df000017 	ldw	fp,0(sp)
   1bf10:	dec00204 	addi	sp,sp,8
   1bf14:	f800283a 	ret

0001bf18 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   1bf18:	defffc04 	addi	sp,sp,-16
   1bf1c:	dfc00315 	stw	ra,12(sp)
   1bf20:	df000215 	stw	fp,8(sp)
   1bf24:	df000204 	addi	fp,sp,8
   1bf28:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   1bf2c:	d1600c04 	addi	r5,gp,-32720
   1bf30:	e13fff17 	ldw	r4,-4(fp)
   1bf34:	001d3700 	call	1d370 <alt_find_dev>
   1bf38:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1bf3c:	e0bffe17 	ldw	r2,-8(fp)
}
   1bf40:	e037883a 	mov	sp,fp
   1bf44:	dfc00117 	ldw	ra,4(sp)
   1bf48:	df000017 	ldw	fp,0(sp)
   1bf4c:	dec00204 	addi	sp,sp,8
   1bf50:	f800283a 	ret

0001bf54 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   1bf54:	defffa04 	addi	sp,sp,-24
   1bf58:	df000515 	stw	fp,20(sp)
   1bf5c:	df000504 	addi	fp,sp,20
   1bf60:	e13ffc15 	stw	r4,-16(fp)
   1bf64:	2805883a 	mov	r2,r5
   1bf68:	e1bffe15 	stw	r6,-8(fp)
   1bf6c:	e1ffff15 	stw	r7,-4(fp)
   1bf70:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1bf74:	e0bffc17 	ldw	r2,-16(fp)
   1bf78:	10800c17 	ldw	r2,48(r2)
   1bf7c:	e0fffe17 	ldw	r3,-8(fp)
   1bf80:	1880042e 	bgeu	r3,r2,1bf94 <alt_up_char_buffer_draw+0x40>
   1bf84:	e0bffc17 	ldw	r2,-16(fp)
   1bf88:	10800d17 	ldw	r2,52(r2)
   1bf8c:	e0ffff17 	ldw	r3,-4(fp)
   1bf90:	18800236 	bltu	r3,r2,1bf9c <alt_up_char_buffer_draw+0x48>
		return -1;
   1bf94:	00bfffc4 	movi	r2,-1
   1bf98:	00001d06 	br	1c010 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   1bf9c:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   1bfa0:	e0bffc17 	ldw	r2,-16(fp)
   1bfa4:	10c00f17 	ldw	r3,60(r2)
   1bfa8:	e0bffe17 	ldw	r2,-8(fp)
   1bfac:	1886703a 	and	r3,r3,r2
   1bfb0:	e0bffc17 	ldw	r2,-16(fp)
   1bfb4:	10800e17 	ldw	r2,56(r2)
   1bfb8:	1884983a 	sll	r2,r3,r2
   1bfbc:	e0fffb17 	ldw	r3,-20(fp)
   1bfc0:	1884b03a 	or	r2,r3,r2
   1bfc4:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   1bfc8:	e0bffc17 	ldw	r2,-16(fp)
   1bfcc:	10c01117 	ldw	r3,68(r2)
   1bfd0:	e0bfff17 	ldw	r2,-4(fp)
   1bfd4:	1886703a 	and	r3,r3,r2
   1bfd8:	e0bffc17 	ldw	r2,-16(fp)
   1bfdc:	10801017 	ldw	r2,64(r2)
   1bfe0:	1884983a 	sll	r2,r3,r2
   1bfe4:	e0fffb17 	ldw	r3,-20(fp)
   1bfe8:	1884b03a 	or	r2,r3,r2
   1bfec:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1bff0:	e0bffc17 	ldw	r2,-16(fp)
   1bff4:	10c00b17 	ldw	r3,44(r2)
   1bff8:	e0bffb17 	ldw	r2,-20(fp)
   1bffc:	1885883a 	add	r2,r3,r2
   1c000:	1007883a 	mov	r3,r2
   1c004:	e0bffd03 	ldbu	r2,-12(fp)
   1c008:	18800025 	stbio	r2,0(r3)

	return 0;
   1c00c:	0005883a 	mov	r2,zero
}
   1c010:	e037883a 	mov	sp,fp
   1c014:	df000017 	ldw	fp,0(sp)
   1c018:	dec00104 	addi	sp,sp,4
   1c01c:	f800283a 	ret

0001c020 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   1c020:	defffa04 	addi	sp,sp,-24
   1c024:	df000515 	stw	fp,20(sp)
   1c028:	df000504 	addi	fp,sp,20
   1c02c:	e13ffc15 	stw	r4,-16(fp)
   1c030:	e17ffd15 	stw	r5,-12(fp)
   1c034:	e1bffe15 	stw	r6,-8(fp)
   1c038:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1c03c:	e0bffc17 	ldw	r2,-16(fp)
   1c040:	10800c17 	ldw	r2,48(r2)
   1c044:	e0fffe17 	ldw	r3,-8(fp)
   1c048:	1880042e 	bgeu	r3,r2,1c05c <alt_up_char_buffer_string+0x3c>
   1c04c:	e0bffc17 	ldw	r2,-16(fp)
   1c050:	10800d17 	ldw	r2,52(r2)
   1c054:	e0ffff17 	ldw	r3,-4(fp)
   1c058:	18800236 	bltu	r3,r2,1c064 <alt_up_char_buffer_string+0x44>
		return -1;
   1c05c:	00bfffc4 	movi	r2,-1
   1c060:	00002a06 	br	1c10c <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   1c064:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   1c068:	e0bffc17 	ldw	r2,-16(fp)
   1c06c:	10801017 	ldw	r2,64(r2)
   1c070:	e0ffff17 	ldw	r3,-4(fp)
   1c074:	1886983a 	sll	r3,r3,r2
   1c078:	e0bffe17 	ldw	r2,-8(fp)
   1c07c:	1885883a 	add	r2,r3,r2
   1c080:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   1c084:	00001a06 	br	1c0f0 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   1c088:	e0bffc17 	ldw	r2,-16(fp)
   1c08c:	10c00b17 	ldw	r3,44(r2)
   1c090:	e0bffb17 	ldw	r2,-20(fp)
   1c094:	1885883a 	add	r2,r3,r2
   1c098:	1007883a 	mov	r3,r2
   1c09c:	e0bffd17 	ldw	r2,-12(fp)
   1c0a0:	10800003 	ldbu	r2,0(r2)
   1c0a4:	10803fcc 	andi	r2,r2,255
   1c0a8:	1080201c 	xori	r2,r2,128
   1c0ac:	10bfe004 	addi	r2,r2,-128
   1c0b0:	18800025 	stbio	r2,0(r3)
		++ptr;
   1c0b4:	e0bffd17 	ldw	r2,-12(fp)
   1c0b8:	10800044 	addi	r2,r2,1
   1c0bc:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   1c0c0:	e0bffe17 	ldw	r2,-8(fp)
   1c0c4:	10800044 	addi	r2,r2,1
   1c0c8:	e0bffe15 	stw	r2,-8(fp)
   1c0cc:	e0bffc17 	ldw	r2,-16(fp)
   1c0d0:	10800c17 	ldw	r2,48(r2)
   1c0d4:	e0fffe17 	ldw	r3,-8(fp)
   1c0d8:	18800236 	bltu	r3,r2,1c0e4 <alt_up_char_buffer_string+0xc4>
			return -1;
   1c0dc:	00bfffc4 	movi	r2,-1
   1c0e0:	00000a06 	br	1c10c <alt_up_char_buffer_string+0xec>
		++offset;
   1c0e4:	e0bffb17 	ldw	r2,-20(fp)
   1c0e8:	10800044 	addi	r2,r2,1
   1c0ec:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1c0f0:	e0bffd17 	ldw	r2,-12(fp)
   1c0f4:	10800003 	ldbu	r2,0(r2)
   1c0f8:	10803fcc 	andi	r2,r2,255
   1c0fc:	1080201c 	xori	r2,r2,128
   1c100:	10bfe004 	addi	r2,r2,-128
   1c104:	103fe01e 	bne	r2,zero,1c088 <__alt_data_end+0xf001c088>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   1c108:	0005883a 	mov	r2,zero
}
   1c10c:	e037883a 	mov	sp,fp
   1c110:	df000017 	ldw	fp,0(sp)
   1c114:	dec00104 	addi	sp,sp,4
   1c118:	f800283a 	ret

0001c11c <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   1c11c:	defffe04 	addi	sp,sp,-8
   1c120:	df000115 	stw	fp,4(sp)
   1c124:	df000104 	addi	fp,sp,4
   1c128:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   1c12c:	e0bfff17 	ldw	r2,-4(fp)
   1c130:	10800a17 	ldw	r2,40(r2)
   1c134:	10800084 	addi	r2,r2,2
   1c138:	1007883a 	mov	r3,r2
   1c13c:	00800044 	movi	r2,1
   1c140:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   1c144:	0001883a 	nop
   1c148:	e0bfff17 	ldw	r2,-4(fp)
   1c14c:	10800a17 	ldw	r2,40(r2)
   1c150:	10800084 	addi	r2,r2,2
   1c154:	10800023 	ldbuio	r2,0(r2)
   1c158:	10803fcc 	andi	r2,r2,255
   1c15c:	1080004c 	andi	r2,r2,1
   1c160:	103ff91e 	bne	r2,zero,1c148 <__alt_data_end+0xf001c148>
	return 0;
   1c164:	0005883a 	mov	r2,zero
}
   1c168:	e037883a 	mov	sp,fp
   1c16c:	df000017 	ldw	fp,0(sp)
   1c170:	dec00104 	addi	sp,sp,4
   1c174:	f800283a 	ret

0001c178 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   1c178:	defffc04 	addi	sp,sp,-16
   1c17c:	dfc00315 	stw	ra,12(sp)
   1c180:	df000215 	stw	fp,8(sp)
   1c184:	df000204 	addi	fp,sp,8
   1c188:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   1c18c:	d1600c04 	addi	r5,gp,-32720
   1c190:	e13fff17 	ldw	r4,-4(fp)
   1c194:	001d3700 	call	1d370 <alt_find_dev>
   1c198:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1c19c:	e0bffe17 	ldw	r2,-8(fp)
}
   1c1a0:	e037883a 	mov	sp,fp
   1c1a4:	dfc00117 	ldw	ra,4(sp)
   1c1a8:	df000017 	ldw	fp,0(sp)
   1c1ac:	dec00204 	addi	sp,sp,8
   1c1b0:	f800283a 	ret

0001c1b4 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   1c1b4:	defffa04 	addi	sp,sp,-24
   1c1b8:	df000515 	stw	fp,20(sp)
   1c1bc:	df000504 	addi	fp,sp,20
   1c1c0:	e13ffc15 	stw	r4,-16(fp)
   1c1c4:	e17ffd15 	stw	r5,-12(fp)
   1c1c8:	e1bffe15 	stw	r6,-8(fp)
   1c1cc:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   1c1d0:	e0bffc17 	ldw	r2,-16(fp)
   1c1d4:	10800f17 	ldw	r2,60(r2)
   1c1d8:	e0fffe17 	ldw	r3,-8(fp)
   1c1dc:	1880042e 	bgeu	r3,r2,1c1f0 <alt_up_pixel_buffer_dma_draw+0x3c>
   1c1e0:	e0bffc17 	ldw	r2,-16(fp)
   1c1e4:	10801017 	ldw	r2,64(r2)
   1c1e8:	e0ffff17 	ldw	r3,-4(fp)
   1c1ec:	18800236 	bltu	r3,r2,1c1f8 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   1c1f0:	00bfffc4 	movi	r2,-1
   1c1f4:	00005006 	br	1c338 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   1c1f8:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c1fc:	e0bffc17 	ldw	r2,-16(fp)
   1c200:	10800d17 	ldw	r2,52(r2)
   1c204:	1000151e 	bne	r2,zero,1c25c <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   1c208:	e0bffc17 	ldw	r2,-16(fp)
   1c20c:	10c01217 	ldw	r3,72(r2)
   1c210:	e0bffe17 	ldw	r2,-8(fp)
   1c214:	1886703a 	and	r3,r3,r2
   1c218:	e0bffc17 	ldw	r2,-16(fp)
   1c21c:	10801117 	ldw	r2,68(r2)
   1c220:	1884983a 	sll	r2,r3,r2
   1c224:	e0fffb17 	ldw	r3,-20(fp)
   1c228:	1885883a 	add	r2,r3,r2
   1c22c:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   1c230:	e0bffc17 	ldw	r2,-16(fp)
   1c234:	10c01417 	ldw	r3,80(r2)
   1c238:	e0bfff17 	ldw	r2,-4(fp)
   1c23c:	1886703a 	and	r3,r3,r2
   1c240:	e0bffc17 	ldw	r2,-16(fp)
   1c244:	10801317 	ldw	r2,76(r2)
   1c248:	1884983a 	sll	r2,r3,r2
   1c24c:	e0fffb17 	ldw	r3,-20(fp)
   1c250:	1885883a 	add	r2,r3,r2
   1c254:	e0bffb15 	stw	r2,-20(fp)
   1c258:	00001706 	br	1c2b8 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   1c25c:	e0bffc17 	ldw	r2,-16(fp)
   1c260:	10c01217 	ldw	r3,72(r2)
   1c264:	e0bffe17 	ldw	r2,-8(fp)
   1c268:	1886703a 	and	r3,r3,r2
   1c26c:	e0bffc17 	ldw	r2,-16(fp)
   1c270:	10801117 	ldw	r2,68(r2)
   1c274:	1884983a 	sll	r2,r3,r2
   1c278:	e0fffb17 	ldw	r3,-20(fp)
   1c27c:	1885883a 	add	r2,r3,r2
   1c280:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   1c284:	e0bffc17 	ldw	r2,-16(fp)
   1c288:	10c01417 	ldw	r3,80(r2)
   1c28c:	e0bfff17 	ldw	r2,-4(fp)
   1c290:	1886703a 	and	r3,r3,r2
   1c294:	e0bffc17 	ldw	r2,-16(fp)
   1c298:	10800f17 	ldw	r2,60(r2)
   1c29c:	1887383a 	mul	r3,r3,r2
   1c2a0:	e0bffc17 	ldw	r2,-16(fp)
   1c2a4:	10801117 	ldw	r2,68(r2)
   1c2a8:	1884983a 	sll	r2,r3,r2
   1c2ac:	e0fffb17 	ldw	r3,-20(fp)
   1c2b0:	1885883a 	add	r2,r3,r2
   1c2b4:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c2b8:	e0bffc17 	ldw	r2,-16(fp)
   1c2bc:	10800e17 	ldw	r2,56(r2)
   1c2c0:	10800058 	cmpnei	r2,r2,1
   1c2c4:	1000081e 	bne	r2,zero,1c2e8 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   1c2c8:	e0bffc17 	ldw	r2,-16(fp)
   1c2cc:	10c00c17 	ldw	r3,48(r2)
   1c2d0:	e0bffb17 	ldw	r2,-20(fp)
   1c2d4:	1885883a 	add	r2,r3,r2
   1c2d8:	1007883a 	mov	r3,r2
   1c2dc:	e0bffd17 	ldw	r2,-12(fp)
   1c2e0:	18800025 	stbio	r2,0(r3)
   1c2e4:	00001306 	br	1c334 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c2e8:	e0bffc17 	ldw	r2,-16(fp)
   1c2ec:	10800e17 	ldw	r2,56(r2)
   1c2f0:	10800098 	cmpnei	r2,r2,2
   1c2f4:	1000081e 	bne	r2,zero,1c318 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   1c2f8:	e0bffc17 	ldw	r2,-16(fp)
   1c2fc:	10c00c17 	ldw	r3,48(r2)
   1c300:	e0bffb17 	ldw	r2,-20(fp)
   1c304:	1885883a 	add	r2,r3,r2
   1c308:	1007883a 	mov	r3,r2
   1c30c:	e0bffd17 	ldw	r2,-12(fp)
   1c310:	1880002d 	sthio	r2,0(r3)
   1c314:	00000706 	br	1c334 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   1c318:	e0bffc17 	ldw	r2,-16(fp)
   1c31c:	10c00c17 	ldw	r3,48(r2)
   1c320:	e0bffb17 	ldw	r2,-20(fp)
   1c324:	1885883a 	add	r2,r3,r2
   1c328:	1007883a 	mov	r3,r2
   1c32c:	e0bffd17 	ldw	r2,-12(fp)
   1c330:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   1c334:	0005883a 	mov	r2,zero
}
   1c338:	e037883a 	mov	sp,fp
   1c33c:	df000017 	ldw	fp,0(sp)
   1c340:	dec00104 	addi	sp,sp,4
   1c344:	f800283a 	ret

0001c348 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   1c348:	defffd04 	addi	sp,sp,-12
   1c34c:	df000215 	stw	fp,8(sp)
   1c350:	df000204 	addi	fp,sp,8
   1c354:	e13ffe15 	stw	r4,-8(fp)
   1c358:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   1c35c:	e0bffe17 	ldw	r2,-8(fp)
   1c360:	10800a17 	ldw	r2,40(r2)
   1c364:	10800104 	addi	r2,r2,4
   1c368:	1007883a 	mov	r3,r2
   1c36c:	e0bfff17 	ldw	r2,-4(fp)
   1c370:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   1c374:	e0bffe17 	ldw	r2,-8(fp)
   1c378:	10800a17 	ldw	r2,40(r2)
   1c37c:	10800104 	addi	r2,r2,4
   1c380:	10800037 	ldwio	r2,0(r2)
   1c384:	1007883a 	mov	r3,r2
   1c388:	e0bffe17 	ldw	r2,-8(fp)
   1c38c:	10c00c15 	stw	r3,48(r2)
	return 0;
   1c390:	0005883a 	mov	r2,zero
}
   1c394:	e037883a 	mov	sp,fp
   1c398:	df000017 	ldw	fp,0(sp)
   1c39c:	dec00104 	addi	sp,sp,4
   1c3a0:	f800283a 	ret

0001c3a4 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   1c3a4:	defffd04 	addi	sp,sp,-12
   1c3a8:	df000215 	stw	fp,8(sp)
   1c3ac:	dc000115 	stw	r16,4(sp)
   1c3b0:	df000204 	addi	fp,sp,8
   1c3b4:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   1c3b8:	e0bffe17 	ldw	r2,-8(fp)
   1c3bc:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   1c3c0:	e0bffe17 	ldw	r2,-8(fp)
   1c3c4:	10800a17 	ldw	r2,40(r2)
   1c3c8:	1007883a 	mov	r3,r2
   1c3cc:	00800044 	movi	r2,1
   1c3d0:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   1c3d4:	e0bffe17 	ldw	r2,-8(fp)
   1c3d8:	10c00b17 	ldw	r3,44(r2)
   1c3dc:	e0bffe17 	ldw	r2,-8(fp)
   1c3e0:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   1c3e4:	e0bffe17 	ldw	r2,-8(fp)
   1c3e8:	14000b15 	stw	r16,44(r2)
	return 0;
   1c3ec:	0005883a 	mov	r2,zero
}
   1c3f0:	e6ffff04 	addi	sp,fp,-4
   1c3f4:	df000117 	ldw	fp,4(sp)
   1c3f8:	dc000017 	ldw	r16,0(sp)
   1c3fc:	dec00204 	addi	sp,sp,8
   1c400:	f800283a 	ret

0001c404 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   1c404:	defffe04 	addi	sp,sp,-8
   1c408:	df000115 	stw	fp,4(sp)
   1c40c:	df000104 	addi	fp,sp,4
   1c410:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   1c414:	e0bfff17 	ldw	r2,-4(fp)
   1c418:	10800a17 	ldw	r2,40(r2)
   1c41c:	10800304 	addi	r2,r2,12
   1c420:	10800037 	ldwio	r2,0(r2)
   1c424:	1080004c 	andi	r2,r2,1
}
   1c428:	e037883a 	mov	sp,fp
   1c42c:	df000017 	ldw	fp,0(sp)
   1c430:	dec00104 	addi	sp,sp,4
   1c434:	f800283a 	ret

0001c438 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   1c438:	defff704 	addi	sp,sp,-36
   1c43c:	df000815 	stw	fp,32(sp)
   1c440:	dd400715 	stw	r21,28(sp)
   1c444:	dd000615 	stw	r20,24(sp)
   1c448:	dcc00515 	stw	r19,20(sp)
   1c44c:	dc800415 	stw	r18,16(sp)
   1c450:	dc400315 	stw	r17,12(sp)
   1c454:	dc000215 	stw	r16,8(sp)
   1c458:	df000804 	addi	fp,sp,32
   1c45c:	e13ff815 	stw	r4,-32(fp)
   1c460:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1c464:	e0bff917 	ldw	r2,-28(fp)
   1c468:	10800058 	cmpnei	r2,r2,1
   1c46c:	1000031e 	bne	r2,zero,1c47c <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   1c470:	e0bff817 	ldw	r2,-32(fp)
   1c474:	14400c17 	ldw	r17,48(r2)
   1c478:	00000206 	br	1c484 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   1c47c:	e0bff817 	ldw	r2,-32(fp)
   1c480:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   1c484:	e0bff817 	ldw	r2,-32(fp)
   1c488:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c48c:	e0bff817 	ldw	r2,-32(fp)
   1c490:	10800e17 	ldw	r2,56(r2)
   1c494:	10800098 	cmpnei	r2,r2,2
   1c498:	1000031e 	bne	r2,zero,1c4a8 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   1c49c:	8405883a 	add	r2,r16,r16
   1c4a0:	1021883a 	mov	r16,r2
   1c4a4:	00000306 	br	1c4b4 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   1c4a8:	8405883a 	add	r2,r16,r16
   1c4ac:	1085883a 	add	r2,r2,r2
   1c4b0:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   1c4b4:	e0bff817 	ldw	r2,-32(fp)
   1c4b8:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c4bc:	e0bff817 	ldw	r2,-32(fp)
   1c4c0:	10800d17 	ldw	r2,52(r2)
   1c4c4:	1000111e 	bne	r2,zero,1c50c <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1c4c8:	e0bff817 	ldw	r2,-32(fp)
   1c4cc:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   1c4d0:	0029883a 	mov	r20,zero
   1c4d4:	00000b06 	br	1c504 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   1c4d8:	0027883a 	mov	r19,zero
   1c4dc:	00000406 	br	1c4f0 <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   1c4e0:	9c45883a 	add	r2,r19,r17
   1c4e4:	0007883a 	mov	r3,zero
   1c4e8:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   1c4ec:	9cc00104 	addi	r19,r19,4
   1c4f0:	9c3ffb36 	bltu	r19,r16,1c4e0 <__alt_data_end+0xf001c4e0>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   1c4f4:	00800044 	movi	r2,1
   1c4f8:	1544983a 	sll	r2,r2,r21
   1c4fc:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   1c500:	a5000044 	addi	r20,r20,1
   1c504:	a4bff436 	bltu	r20,r18,1c4d8 <__alt_data_end+0xf001c4d8>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   1c508:	00000a06 	br	1c534 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   1c50c:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   1c510:	0021883a 	mov	r16,zero
   1c514:	00000506 	br	1c52c <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   1c518:	8005883a 	mov	r2,r16
   1c51c:	1445883a 	add	r2,r2,r17
   1c520:	0007883a 	mov	r3,zero
   1c524:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   1c528:	84000104 	addi	r16,r16,4
   1c52c:	8005883a 	mov	r2,r16
   1c530:	14bff936 	bltu	r2,r18,1c518 <__alt_data_end+0xf001c518>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   1c534:	0001883a 	nop
   1c538:	e6fffa04 	addi	sp,fp,-24
   1c53c:	df000617 	ldw	fp,24(sp)
   1c540:	dd400517 	ldw	r21,20(sp)
   1c544:	dd000417 	ldw	r20,16(sp)
   1c548:	dcc00317 	ldw	r19,12(sp)
   1c54c:	dc800217 	ldw	r18,8(sp)
   1c550:	dc400117 	ldw	r17,4(sp)
   1c554:	dc000017 	ldw	r16,0(sp)
   1c558:	dec00704 	addi	sp,sp,28
   1c55c:	f800283a 	ret

0001c560 <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   1c560:	defff304 	addi	sp,sp,-52
   1c564:	df000c15 	stw	fp,48(sp)
   1c568:	ddc00b15 	stw	r23,44(sp)
   1c56c:	dd800a15 	stw	r22,40(sp)
   1c570:	dd400915 	stw	r21,36(sp)
   1c574:	dd000815 	stw	r20,32(sp)
   1c578:	dcc00715 	stw	r19,28(sp)
   1c57c:	dc800615 	stw	r18,24(sp)
   1c580:	dc400515 	stw	r17,20(sp)
   1c584:	dc000415 	stw	r16,16(sp)
   1c588:	df000c04 	addi	fp,sp,48
   1c58c:	e13ff415 	stw	r4,-48(fp)
   1c590:	e17ff515 	stw	r5,-44(fp)
   1c594:	e1bff615 	stw	r6,-40(fp)
   1c598:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1c59c:	e0bff417 	ldw	r2,-48(fp)
   1c5a0:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1c5a4:	e0bff417 	ldw	r2,-48(fp)
   1c5a8:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1c5ac:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   1c5b0:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   1c5b4:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   1c5b8:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   1c5bc:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   1c5c0:	a580032e 	bgeu	r20,r22,1c5d0 <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   1c5c4:	b02b883a 	mov	r21,r22
		l_x = r_x;
   1c5c8:	a02d883a 	mov	r22,r20
		r_x = temp;
   1c5cc:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   1c5d0:	9c40032e 	bgeu	r19,r17,1c5e0 <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   1c5d4:	882b883a 	mov	r21,r17
		t_y = b_y;
   1c5d8:	9823883a 	mov	r17,r19
		b_y = temp;
   1c5dc:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   1c5e0:	b480892e 	bgeu	r22,r18,1c808 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   1c5e4:	8c00882e 	bgeu	r17,r16,1c808 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   1c5e8:	a4800136 	bltu	r20,r18,1c5f0 <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   1c5ec:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   1c5f0:	9c000136 	bltu	r19,r16,1c5f8 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   1c5f4:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1c5f8:	e0800317 	ldw	r2,12(fp)
   1c5fc:	10800058 	cmpnei	r2,r2,1
   1c600:	1000031e 	bne	r2,zero,1c610 <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   1c604:	e0bff417 	ldw	r2,-48(fp)
   1c608:	14000c17 	ldw	r16,48(r2)
   1c60c:	00000206 	br	1c618 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   1c610:	e0bff417 	ldw	r2,-48(fp)
   1c614:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c618:	e0bff417 	ldw	r2,-48(fp)
   1c61c:	10800d17 	ldw	r2,52(r2)
   1c620:	10003c1e 	bne	r2,zero,1c714 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1c624:	e0bff417 	ldw	r2,-48(fp)
   1c628:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1c62c:	8d44983a 	sll	r2,r17,r21
   1c630:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c634:	e0bff417 	ldw	r2,-48(fp)
   1c638:	10800e17 	ldw	r2,56(r2)
   1c63c:	10800058 	cmpnei	r2,r2,1
   1c640:	10000f1e 	bne	r2,zero,1c680 <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   1c644:	8825883a 	mov	r18,r17
   1c648:	00000b06 	br	1c678 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   1c64c:	b023883a 	mov	r17,r22
   1c650:	00000406 	br	1c664 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1c654:	8c05883a 	add	r2,r17,r16
   1c658:	b807883a 	mov	r3,r23
   1c65c:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c660:	8c400044 	addi	r17,r17,1
   1c664:	a47ffb2e 	bgeu	r20,r17,1c654 <__alt_data_end+0xf001c654>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   1c668:	00800044 	movi	r2,1
   1c66c:	1544983a 	sll	r2,r2,r21
   1c670:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1c674:	94800044 	addi	r18,r18,1
   1c678:	9cbff42e 	bgeu	r19,r18,1c64c <__alt_data_end+0xf001c64c>
   1c67c:	00006306 	br	1c80c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c680:	e0bff417 	ldw	r2,-48(fp)
   1c684:	10800e17 	ldw	r2,56(r2)
   1c688:	10800098 	cmpnei	r2,r2,2
   1c68c:	1000101e 	bne	r2,zero,1c6d0 <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   1c690:	8825883a 	mov	r18,r17
   1c694:	00000c06 	br	1c6c8 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   1c698:	b023883a 	mov	r17,r22
   1c69c:	00000506 	br	1c6b4 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   1c6a0:	8c45883a 	add	r2,r17,r17
   1c6a4:	1405883a 	add	r2,r2,r16
   1c6a8:	b807883a 	mov	r3,r23
   1c6ac:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c6b0:	8c400044 	addi	r17,r17,1
   1c6b4:	a47ffa2e 	bgeu	r20,r17,1c6a0 <__alt_data_end+0xf001c6a0>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   1c6b8:	00800044 	movi	r2,1
   1c6bc:	1544983a 	sll	r2,r2,r21
   1c6c0:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1c6c4:	94800044 	addi	r18,r18,1
   1c6c8:	9cbff32e 	bgeu	r19,r18,1c698 <__alt_data_end+0xf001c698>
   1c6cc:	00004f06 	br	1c80c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1c6d0:	8825883a 	mov	r18,r17
   1c6d4:	00000d06 	br	1c70c <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   1c6d8:	b023883a 	mov	r17,r22
   1c6dc:	00000606 	br	1c6f8 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   1c6e0:	8c45883a 	add	r2,r17,r17
   1c6e4:	1085883a 	add	r2,r2,r2
   1c6e8:	1405883a 	add	r2,r2,r16
   1c6ec:	b807883a 	mov	r3,r23
   1c6f0:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c6f4:	8c400044 	addi	r17,r17,1
   1c6f8:	a47ff92e 	bgeu	r20,r17,1c6e0 <__alt_data_end+0xf001c6e0>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   1c6fc:	00800044 	movi	r2,1
   1c700:	1544983a 	sll	r2,r2,r21
   1c704:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1c708:	94800044 	addi	r18,r18,1
   1c70c:	9cbff22e 	bgeu	r19,r18,1c6d8 <__alt_data_end+0xf001c6d8>
   1c710:	00003e06 	br	1c80c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c714:	e0bff417 	ldw	r2,-48(fp)
   1c718:	10800e17 	ldw	r2,56(r2)
   1c71c:	10800058 	cmpnei	r2,r2,1
   1c720:	10000f1e 	bne	r2,zero,1c760 <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   1c724:	8c85383a 	mul	r2,r17,r18
   1c728:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c72c:	882b883a 	mov	r21,r17
   1c730:	00000906 	br	1c758 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   1c734:	b023883a 	mov	r17,r22
   1c738:	00000406 	br	1c74c <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   1c73c:	8c05883a 	add	r2,r17,r16
   1c740:	b807883a 	mov	r3,r23
   1c744:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c748:	8c400044 	addi	r17,r17,1
   1c74c:	a47ffb2e 	bgeu	r20,r17,1c73c <__alt_data_end+0xf001c73c>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   1c750:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c754:	ad400044 	addi	r21,r21,1
   1c758:	9d7ff62e 	bgeu	r19,r21,1c734 <__alt_data_end+0xf001c734>
   1c75c:	00002b06 	br	1c80c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c760:	e0bff417 	ldw	r2,-48(fp)
   1c764:	10800e17 	ldw	r2,56(r2)
   1c768:	10800098 	cmpnei	r2,r2,2
   1c76c:	1000121e 	bne	r2,zero,1c7b8 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   1c770:	9485883a 	add	r2,r18,r18
   1c774:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   1c778:	8c85383a 	mul	r2,r17,r18
   1c77c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c780:	882b883a 	mov	r21,r17
   1c784:	00000a06 	br	1c7b0 <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   1c788:	b023883a 	mov	r17,r22
   1c78c:	00000506 	br	1c7a4 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   1c790:	8c45883a 	add	r2,r17,r17
   1c794:	1405883a 	add	r2,r2,r16
   1c798:	b807883a 	mov	r3,r23
   1c79c:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c7a0:	8c400044 	addi	r17,r17,1
   1c7a4:	a47ffa2e 	bgeu	r20,r17,1c790 <__alt_data_end+0xf001c790>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   1c7a8:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c7ac:	ad400044 	addi	r21,r21,1
   1c7b0:	9d7ff52e 	bgeu	r19,r21,1c788 <__alt_data_end+0xf001c788>
   1c7b4:	00001506 	br	1c80c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1c7b8:	9485883a 	add	r2,r18,r18
   1c7bc:	1085883a 	add	r2,r2,r2
   1c7c0:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   1c7c4:	8c85383a 	mul	r2,r17,r18
   1c7c8:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1c7cc:	882b883a 	mov	r21,r17
   1c7d0:	00000b06 	br	1c800 <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   1c7d4:	b023883a 	mov	r17,r22
   1c7d8:	00000606 	br	1c7f4 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   1c7dc:	8c45883a 	add	r2,r17,r17
   1c7e0:	1085883a 	add	r2,r2,r2
   1c7e4:	1405883a 	add	r2,r2,r16
   1c7e8:	b807883a 	mov	r3,r23
   1c7ec:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   1c7f0:	8c400044 	addi	r17,r17,1
   1c7f4:	a47ff92e 	bgeu	r20,r17,1c7dc <__alt_data_end+0xf001c7dc>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   1c7f8:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1c7fc:	ad400044 	addi	r21,r21,1
   1c800:	9d7ff42e 	bgeu	r19,r21,1c7d4 <__alt_data_end+0xf001c7d4>
   1c804:	00000106 	br	1c80c <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1c808:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   1c80c:	e6fff804 	addi	sp,fp,-32
   1c810:	df000817 	ldw	fp,32(sp)
   1c814:	ddc00717 	ldw	r23,28(sp)
   1c818:	dd800617 	ldw	r22,24(sp)
   1c81c:	dd400517 	ldw	r21,20(sp)
   1c820:	dd000417 	ldw	r20,16(sp)
   1c824:	dcc00317 	ldw	r19,12(sp)
   1c828:	dc800217 	ldw	r18,8(sp)
   1c82c:	dc400117 	ldw	r17,4(sp)
   1c830:	dc000017 	ldw	r16,0(sp)
   1c834:	dec00904 	addi	sp,sp,36
   1c838:	f800283a 	ret

0001c83c <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   1c83c:	defff404 	addi	sp,sp,-48
   1c840:	df000b15 	stw	fp,44(sp)
   1c844:	dd800a15 	stw	r22,40(sp)
   1c848:	dd400915 	stw	r21,36(sp)
   1c84c:	dd000815 	stw	r20,32(sp)
   1c850:	dcc00715 	stw	r19,28(sp)
   1c854:	dc800615 	stw	r18,24(sp)
   1c858:	dc400515 	stw	r17,20(sp)
   1c85c:	dc000415 	stw	r16,16(sp)
   1c860:	df000b04 	addi	fp,sp,44
   1c864:	e13ff515 	stw	r4,-44(fp)
   1c868:	e17ff615 	stw	r5,-40(fp)
   1c86c:	e1bff715 	stw	r6,-36(fp)
   1c870:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1c874:	e0bff517 	ldw	r2,-44(fp)
   1c878:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1c87c:	e0bff517 	ldw	r2,-44(fp)
   1c880:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   1c884:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   1c888:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   1c88c:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   1c890:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   1c894:	9c40032e 	bgeu	r19,r17,1c8a4 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   1c898:	882d883a 	mov	r22,r17
		l_x = r_x;
   1c89c:	9823883a 	mov	r17,r19
		r_x = temp;
   1c8a0:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   1c8a4:	8c805d2e 	bgeu	r17,r18,1ca1c <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   1c8a8:	a4005c2e 	bgeu	r20,r16,1ca1c <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   1c8ac:	9c800136 	bltu	r19,r18,1c8b4 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   1c8b0:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1c8b4:	e0800217 	ldw	r2,8(fp)
   1c8b8:	10800058 	cmpnei	r2,r2,1
   1c8bc:	1000031e 	bne	r2,zero,1c8cc <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   1c8c0:	e0bff517 	ldw	r2,-44(fp)
   1c8c4:	14000c17 	ldw	r16,48(r2)
   1c8c8:	00000206 	br	1c8d4 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   1c8cc:	e0bff517 	ldw	r2,-44(fp)
   1c8d0:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1c8d4:	e0bff517 	ldw	r2,-44(fp)
   1c8d8:	10800d17 	ldw	r2,52(r2)
   1c8dc:	1000231e 	bne	r2,zero,1c96c <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1c8e0:	e0bff517 	ldw	r2,-44(fp)
   1c8e4:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   1c8e8:	a484983a 	sll	r2,r20,r18
   1c8ec:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c8f0:	e0bff517 	ldw	r2,-44(fp)
   1c8f4:	10800e17 	ldw	r2,56(r2)
   1c8f8:	10800058 	cmpnei	r2,r2,1
   1c8fc:	1000071e 	bne	r2,zero,1c91c <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   1c900:	00000406 	br	1c914 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   1c904:	8c05883a 	add	r2,r17,r16
   1c908:	a807883a 	mov	r3,r21
   1c90c:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   1c910:	8c400044 	addi	r17,r17,1
   1c914:	9c7ffb2e 	bgeu	r19,r17,1c904 <__alt_data_end+0xf001c904>
   1c918:	00004106 	br	1ca20 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c91c:	e0bff517 	ldw	r2,-44(fp)
   1c920:	10800e17 	ldw	r2,56(r2)
   1c924:	10800098 	cmpnei	r2,r2,2
   1c928:	10000e1e 	bne	r2,zero,1c964 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   1c92c:	00000506 	br	1c944 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   1c930:	8c45883a 	add	r2,r17,r17
   1c934:	1405883a 	add	r2,r2,r16
   1c938:	a807883a 	mov	r3,r21
   1c93c:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   1c940:	8c400044 	addi	r17,r17,1
   1c944:	9c7ffa2e 	bgeu	r19,r17,1c930 <__alt_data_end+0xf001c930>
   1c948:	00003506 	br	1ca20 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1c94c:	8c45883a 	add	r2,r17,r17
   1c950:	1085883a 	add	r2,r2,r2
   1c954:	1405883a 	add	r2,r2,r16
   1c958:	a807883a 	mov	r3,r21
   1c95c:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   1c960:	8c400044 	addi	r17,r17,1
   1c964:	9c7ff92e 	bgeu	r19,r17,1c94c <__alt_data_end+0xf001c94c>
   1c968:	00002d06 	br	1ca20 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1c96c:	e0bff517 	ldw	r2,-44(fp)
   1c970:	10800e17 	ldw	r2,56(r2)
   1c974:	10800058 	cmpnei	r2,r2,1
   1c978:	1000091e 	bne	r2,zero,1c9a0 <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   1c97c:	a485383a 	mul	r2,r20,r18
   1c980:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1c984:	00000406 	br	1c998 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   1c988:	8c05883a 	add	r2,r17,r16
   1c98c:	a807883a 	mov	r3,r21
   1c990:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1c994:	8c400044 	addi	r17,r17,1
   1c998:	9c7ffb2e 	bgeu	r19,r17,1c988 <__alt_data_end+0xf001c988>
   1c99c:	00002006 	br	1ca20 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1c9a0:	e0bff517 	ldw	r2,-44(fp)
   1c9a4:	10800e17 	ldw	r2,56(r2)
   1c9a8:	10800098 	cmpnei	r2,r2,2
   1c9ac:	10000c1e 	bne	r2,zero,1c9e0 <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   1c9b0:	9485883a 	add	r2,r18,r18
   1c9b4:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   1c9b8:	a485383a 	mul	r2,r20,r18
   1c9bc:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1c9c0:	00000506 	br	1c9d8 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   1c9c4:	8c45883a 	add	r2,r17,r17
   1c9c8:	1405883a 	add	r2,r2,r16
   1c9cc:	a807883a 	mov	r3,r21
   1c9d0:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1c9d4:	8c400044 	addi	r17,r17,1
   1c9d8:	9c7ffa2e 	bgeu	r19,r17,1c9c4 <__alt_data_end+0xf001c9c4>
   1c9dc:	00001006 	br	1ca20 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1c9e0:	9485883a 	add	r2,r18,r18
   1c9e4:	1085883a 	add	r2,r2,r2
   1c9e8:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   1c9ec:	a485383a 	mul	r2,r20,r18
   1c9f0:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1c9f4:	00000606 	br	1ca10 <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1c9f8:	8c45883a 	add	r2,r17,r17
   1c9fc:	1085883a 	add	r2,r2,r2
   1ca00:	1405883a 	add	r2,r2,r16
   1ca04:	a807883a 	mov	r3,r21
   1ca08:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1ca0c:	8c400044 	addi	r17,r17,1
   1ca10:	9c7ff92e 	bgeu	r19,r17,1c9f8 <__alt_data_end+0xf001c9f8>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   1ca14:	84a1883a 	add	r16,r16,r18
   1ca18:	00000106 	br	1ca20 <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1ca1c:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   1ca20:	e6fff904 	addi	sp,fp,-28
   1ca24:	df000717 	ldw	fp,28(sp)
   1ca28:	dd800617 	ldw	r22,24(sp)
   1ca2c:	dd400517 	ldw	r21,20(sp)
   1ca30:	dd000417 	ldw	r20,16(sp)
   1ca34:	dcc00317 	ldw	r19,12(sp)
   1ca38:	dc800217 	ldw	r18,8(sp)
   1ca3c:	dc400117 	ldw	r17,4(sp)
   1ca40:	dc000017 	ldw	r16,0(sp)
   1ca44:	dec00804 	addi	sp,sp,32
   1ca48:	f800283a 	ret

0001ca4c <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   1ca4c:	defff404 	addi	sp,sp,-48
   1ca50:	df000b15 	stw	fp,44(sp)
   1ca54:	dd800a15 	stw	r22,40(sp)
   1ca58:	dd400915 	stw	r21,36(sp)
   1ca5c:	dd000815 	stw	r20,32(sp)
   1ca60:	dcc00715 	stw	r19,28(sp)
   1ca64:	dc800615 	stw	r18,24(sp)
   1ca68:	dc400515 	stw	r17,20(sp)
   1ca6c:	dc000415 	stw	r16,16(sp)
   1ca70:	df000b04 	addi	fp,sp,44
   1ca74:	e13ff515 	stw	r4,-44(fp)
   1ca78:	e17ff615 	stw	r5,-40(fp)
   1ca7c:	e1bff715 	stw	r6,-36(fp)
   1ca80:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1ca84:	e0bff517 	ldw	r2,-44(fp)
   1ca88:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1ca8c:	e0bff517 	ldw	r2,-44(fp)
   1ca90:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   1ca94:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   1ca98:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   1ca9c:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   1caa0:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   1caa4:	9d00032e 	bgeu	r19,r20,1cab4 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   1caa8:	a02b883a 	mov	r21,r20
		t_y = b_y;
   1caac:	9829883a 	mov	r20,r19
		b_y = temp;
   1cab0:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   1cab4:	94406c2e 	bgeu	r18,r17,1cc68 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   1cab8:	a4006b2e 	bgeu	r20,r16,1cc68 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   1cabc:	9c000136 	bltu	r19,r16,1cac4 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   1cac0:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1cac4:	e0800217 	ldw	r2,8(fp)
   1cac8:	10800058 	cmpnei	r2,r2,1
   1cacc:	1000031e 	bne	r2,zero,1cadc <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   1cad0:	e0bff517 	ldw	r2,-44(fp)
   1cad4:	14000c17 	ldw	r16,48(r2)
   1cad8:	00000206 	br	1cae4 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   1cadc:	e0bff517 	ldw	r2,-44(fp)
   1cae0:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1cae4:	e0bff517 	ldw	r2,-44(fp)
   1cae8:	10800d17 	ldw	r2,52(r2)
   1caec:	1000301e 	bne	r2,zero,1cbb0 <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1caf0:	e0bff517 	ldw	r2,-44(fp)
   1caf4:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1caf8:	a544983a 	sll	r2,r20,r21
   1cafc:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1cb00:	e0bff517 	ldw	r2,-44(fp)
   1cb04:	10800e17 	ldw	r2,56(r2)
   1cb08:	10800058 	cmpnei	r2,r2,1
   1cb0c:	10000b1e 	bne	r2,zero,1cb3c <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   1cb10:	a023883a 	mov	r17,r20
   1cb14:	00000706 	br	1cb34 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   1cb18:	9405883a 	add	r2,r18,r16
   1cb1c:	b007883a 	mov	r3,r22
   1cb20:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1cb24:	00800044 	movi	r2,1
   1cb28:	1544983a 	sll	r2,r2,r21
   1cb2c:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1cb30:	8c400044 	addi	r17,r17,1
   1cb34:	9c7ff82e 	bgeu	r19,r17,1cb18 <__alt_data_end+0xf001cb18>
   1cb38:	00004c06 	br	1cc6c <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1cb3c:	e0bff517 	ldw	r2,-44(fp)
   1cb40:	10800e17 	ldw	r2,56(r2)
   1cb44:	10800098 	cmpnei	r2,r2,2
   1cb48:	10000c1e 	bne	r2,zero,1cb7c <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   1cb4c:	a023883a 	mov	r17,r20
   1cb50:	00000806 	br	1cb74 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1cb54:	9485883a 	add	r2,r18,r18
   1cb58:	1405883a 	add	r2,r2,r16
   1cb5c:	b007883a 	mov	r3,r22
   1cb60:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1cb64:	00800044 	movi	r2,1
   1cb68:	1544983a 	sll	r2,r2,r21
   1cb6c:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1cb70:	8c400044 	addi	r17,r17,1
   1cb74:	9c7ff72e 	bgeu	r19,r17,1cb54 <__alt_data_end+0xf001cb54>
   1cb78:	00003c06 	br	1cc6c <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1cb7c:	a023883a 	mov	r17,r20
   1cb80:	00000906 	br	1cba8 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1cb84:	9485883a 	add	r2,r18,r18
   1cb88:	1085883a 	add	r2,r2,r2
   1cb8c:	1405883a 	add	r2,r2,r16
   1cb90:	b007883a 	mov	r3,r22
   1cb94:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1cb98:	00800044 	movi	r2,1
   1cb9c:	1544983a 	sll	r2,r2,r21
   1cba0:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1cba4:	8c400044 	addi	r17,r17,1
   1cba8:	9c7ff62e 	bgeu	r19,r17,1cb84 <__alt_data_end+0xf001cb84>
   1cbac:	00002f06 	br	1cc6c <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1cbb0:	e0bff517 	ldw	r2,-44(fp)
   1cbb4:	10800e17 	ldw	r2,56(r2)
   1cbb8:	10800058 	cmpnei	r2,r2,1
   1cbbc:	10000a1e 	bne	r2,zero,1cbe8 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   1cbc0:	a445383a 	mul	r2,r20,r17
   1cbc4:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1cbc8:	00000506 	br	1cbe0 <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   1cbcc:	9405883a 	add	r2,r18,r16
   1cbd0:	b007883a 	mov	r3,r22
   1cbd4:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   1cbd8:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1cbdc:	a5000044 	addi	r20,r20,1
   1cbe0:	9d3ffa2e 	bgeu	r19,r20,1cbcc <__alt_data_end+0xf001cbcc>
   1cbe4:	00002106 	br	1cc6c <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1cbe8:	e0bff517 	ldw	r2,-44(fp)
   1cbec:	10800e17 	ldw	r2,56(r2)
   1cbf0:	10800098 	cmpnei	r2,r2,2
   1cbf4:	10000d1e 	bne	r2,zero,1cc2c <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   1cbf8:	8c45883a 	add	r2,r17,r17
   1cbfc:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   1cc00:	a445383a 	mul	r2,r20,r17
   1cc04:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1cc08:	00000606 	br	1cc24 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1cc0c:	9485883a 	add	r2,r18,r18
   1cc10:	1405883a 	add	r2,r2,r16
   1cc14:	b007883a 	mov	r3,r22
   1cc18:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   1cc1c:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1cc20:	a5000044 	addi	r20,r20,1
   1cc24:	9d3ff92e 	bgeu	r19,r20,1cc0c <__alt_data_end+0xf001cc0c>
   1cc28:	00001006 	br	1cc6c <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1cc2c:	8c45883a 	add	r2,r17,r17
   1cc30:	1085883a 	add	r2,r2,r2
   1cc34:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   1cc38:	a445383a 	mul	r2,r20,r17
   1cc3c:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1cc40:	00000706 	br	1cc60 <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1cc44:	9485883a 	add	r2,r18,r18
   1cc48:	1085883a 	add	r2,r2,r2
   1cc4c:	1405883a 	add	r2,r2,r16
   1cc50:	b007883a 	mov	r3,r22
   1cc54:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   1cc58:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1cc5c:	a5000044 	addi	r20,r20,1
   1cc60:	9d3ff82e 	bgeu	r19,r20,1cc44 <__alt_data_end+0xf001cc44>
   1cc64:	00000106 	br	1cc6c <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1cc68:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   1cc6c:	e6fff904 	addi	sp,fp,-28
   1cc70:	df000717 	ldw	fp,28(sp)
   1cc74:	dd800617 	ldw	r22,24(sp)
   1cc78:	dd400517 	ldw	r21,20(sp)
   1cc7c:	dd000417 	ldw	r20,16(sp)
   1cc80:	dcc00317 	ldw	r19,12(sp)
   1cc84:	dc800217 	ldw	r18,8(sp)
   1cc88:	dc400117 	ldw	r17,4(sp)
   1cc8c:	dc000017 	ldw	r16,0(sp)
   1cc90:	dec00804 	addi	sp,sp,32
   1cc94:	f800283a 	ret

0001cc98 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   1cc98:	defff804 	addi	sp,sp,-32
   1cc9c:	dfc00715 	stw	ra,28(sp)
   1cca0:	df000615 	stw	fp,24(sp)
   1cca4:	df000604 	addi	fp,sp,24
   1cca8:	e13ffc15 	stw	r4,-16(fp)
   1ccac:	e17ffd15 	stw	r5,-12(fp)
   1ccb0:	e1bffe15 	stw	r6,-8(fp)
   1ccb4:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   1ccb8:	e0800417 	ldw	r2,16(fp)
   1ccbc:	d8800115 	stw	r2,4(sp)
   1ccc0:	e0800317 	ldw	r2,12(fp)
   1ccc4:	d8800015 	stw	r2,0(sp)
   1ccc8:	e1fffe17 	ldw	r7,-8(fp)
   1cccc:	e1bfff17 	ldw	r6,-4(fp)
   1ccd0:	e17ffd17 	ldw	r5,-12(fp)
   1ccd4:	e13ffc17 	ldw	r4,-16(fp)
   1ccd8:	001c83c0 	call	1c83c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   1ccdc:	e0800417 	ldw	r2,16(fp)
   1cce0:	d8800115 	stw	r2,4(sp)
   1cce4:	e0800317 	ldw	r2,12(fp)
   1cce8:	d8800015 	stw	r2,0(sp)
   1ccec:	e1c00217 	ldw	r7,8(fp)
   1ccf0:	e1bfff17 	ldw	r6,-4(fp)
   1ccf4:	e17ffd17 	ldw	r5,-12(fp)
   1ccf8:	e13ffc17 	ldw	r4,-16(fp)
   1ccfc:	001c83c0 	call	1c83c <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   1cd00:	e0800417 	ldw	r2,16(fp)
   1cd04:	d8800115 	stw	r2,4(sp)
   1cd08:	e0800317 	ldw	r2,12(fp)
   1cd0c:	d8800015 	stw	r2,0(sp)
   1cd10:	e1c00217 	ldw	r7,8(fp)
   1cd14:	e1bffe17 	ldw	r6,-8(fp)
   1cd18:	e17ffd17 	ldw	r5,-12(fp)
   1cd1c:	e13ffc17 	ldw	r4,-16(fp)
   1cd20:	001ca4c0 	call	1ca4c <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   1cd24:	e0800417 	ldw	r2,16(fp)
   1cd28:	d8800115 	stw	r2,4(sp)
   1cd2c:	e0800317 	ldw	r2,12(fp)
   1cd30:	d8800015 	stw	r2,0(sp)
   1cd34:	e1c00217 	ldw	r7,8(fp)
   1cd38:	e1bffe17 	ldw	r6,-8(fp)
   1cd3c:	e17fff17 	ldw	r5,-4(fp)
   1cd40:	e13ffc17 	ldw	r4,-16(fp)
   1cd44:	001ca4c0 	call	1ca4c <alt_up_pixel_buffer_dma_draw_vline>
}
   1cd48:	0001883a 	nop
   1cd4c:	e037883a 	mov	sp,fp
   1cd50:	dfc00117 	ldw	ra,4(sp)
   1cd54:	df000017 	ldw	fp,0(sp)
   1cd58:	dec00204 	addi	sp,sp,8
   1cd5c:	f800283a 	ret

0001cd60 <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   1cd60:	deffff04 	addi	sp,sp,-4
   1cd64:	df000015 	stw	fp,0(sp)
   1cd68:	d839883a 	mov	fp,sp
   1cd6c:	2005883a 	mov	r2,r4
   1cd70:	3007883a 	mov	r3,r6
   1cd74:	3809883a 	mov	r4,r7
   1cd78:	e1800117 	ldw	r6,4(fp)
   1cd7c:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   1cd80:	3800051e 	bne	r7,zero,1cd98 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   1cd84:	2909383a 	mul	r4,r5,r4
   1cd88:	20c7883a 	add	r3,r4,r3
   1cd8c:	1885883a 	add	r2,r3,r2
   1cd90:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1cd94:	00000e06 	br	1cdd0 <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   1cd98:	39c00058 	cmpnei	r7,r7,1
   1cd9c:	3800061e 	bne	r7,zero,1cdb8 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   1cda0:	2909383a 	mul	r4,r5,r4
   1cda4:	20c7883a 	add	r3,r4,r3
   1cda8:	18c7883a 	add	r3,r3,r3
   1cdac:	1885883a 	add	r2,r3,r2
   1cdb0:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1cdb4:	00000606 	br	1cdd0 <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   1cdb8:	2909383a 	mul	r4,r5,r4
   1cdbc:	20c7883a 	add	r3,r4,r3
   1cdc0:	18c7883a 	add	r3,r3,r3
   1cdc4:	18c7883a 	add	r3,r3,r3
   1cdc8:	1885883a 	add	r2,r3,r2
   1cdcc:	11800035 	stwio	r6,0(r2)
}
   1cdd0:	0001883a 	nop
   1cdd4:	e037883a 	mov	sp,fp
   1cdd8:	df000017 	ldw	fp,0(sp)
   1cddc:	dec00104 	addi	sp,sp,4
   1cde0:	f800283a 	ret

0001cde4 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   1cde4:	deffeb04 	addi	sp,sp,-84
   1cde8:	dfc01415 	stw	ra,80(sp)
   1cdec:	df001315 	stw	fp,76(sp)
   1cdf0:	ddc01215 	stw	r23,72(sp)
   1cdf4:	dd801115 	stw	r22,68(sp)
   1cdf8:	dd401015 	stw	r21,64(sp)
   1cdfc:	dd000f15 	stw	r20,60(sp)
   1ce00:	dcc00e15 	stw	r19,56(sp)
   1ce04:	dc800d15 	stw	r18,52(sp)
   1ce08:	dc400c15 	stw	r17,48(sp)
   1ce0c:	dc000b15 	stw	r16,44(sp)
   1ce10:	df001304 	addi	fp,sp,76
   1ce14:	e13fef15 	stw	r4,-68(fp)
   1ce18:	e17ff015 	stw	r5,-64(fp)
   1ce1c:	e1bff115 	stw	r6,-60(fp)
   1ce20:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   1ce24:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   1ce28:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   1ce2c:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   1ce30:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   1ce34:	a4c5c83a 	sub	r2,r20,r19
   1ce38:	1000010e 	bge	r2,zero,1ce40 <alt_up_pixel_buffer_dma_draw_line+0x5c>
   1ce3c:	0085c83a 	sub	r2,zero,r2
   1ce40:	1007883a 	mov	r3,r2
   1ce44:	9445c83a 	sub	r2,r18,r17
   1ce48:	1000010e 	bge	r2,zero,1ce50 <alt_up_pixel_buffer_dma_draw_line+0x6c>
   1ce4c:	0085c83a 	sub	r2,zero,r2
   1ce50:	10c4803a 	cmplt	r2,r2,r3
   1ce54:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1ce58:	e0bfef17 	ldw	r2,-68(fp)
   1ce5c:	10800e17 	ldw	r2,56(r2)
   1ce60:	10800060 	cmpeqi	r2,r2,1
   1ce64:	1000081e 	bne	r2,zero,1ce88 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   1ce68:	e0bfef17 	ldw	r2,-68(fp)
   1ce6c:	10800e17 	ldw	r2,56(r2)
   1ce70:	10800098 	cmpnei	r2,r2,2
   1ce74:	1000021e 	bne	r2,zero,1ce80 <alt_up_pixel_buffer_dma_draw_line+0x9c>
   1ce78:	00800044 	movi	r2,1
   1ce7c:	00000306 	br	1ce8c <alt_up_pixel_buffer_dma_draw_line+0xa8>
   1ce80:	00800084 	movi	r2,2
   1ce84:	00000106 	br	1ce8c <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1ce88:	0005883a 	mov	r2,zero
   1ce8c:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   1ce90:	e0800317 	ldw	r2,12(fp)
   1ce94:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   1ce98:	e0bfef17 	ldw	r2,-68(fp)
   1ce9c:	10800d17 	ldw	r2,52(r2)
   1cea0:	1000071e 	bne	r2,zero,1cec0 <alt_up_pixel_buffer_dma_draw_line+0xdc>
   1cea4:	e0bfef17 	ldw	r2,-68(fp)
   1cea8:	10801317 	ldw	r2,76(r2)
   1ceac:	e0fff417 	ldw	r3,-48(fp)
   1ceb0:	10c5c83a 	sub	r2,r2,r3
   1ceb4:	00c00044 	movi	r3,1
   1ceb8:	1884983a 	sll	r2,r3,r2
   1cebc:	00000206 	br	1cec8 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   1cec0:	e0bfef17 	ldw	r2,-68(fp)
   1cec4:	10800f17 	ldw	r2,60(r2)
   1cec8:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   1cecc:	e0800417 	ldw	r2,16(fp)
   1ced0:	10800058 	cmpnei	r2,r2,1
   1ced4:	1000031e 	bne	r2,zero,1cee4 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   1ced8:	e0bfef17 	ldw	r2,-68(fp)
   1cedc:	15c00c17 	ldw	r23,48(r2)
   1cee0:	00000206 	br	1ceec <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   1cee4:	e0bfef17 	ldw	r2,-68(fp)
   1cee8:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   1ceec:	e0bff307 	ldb	r2,-52(fp)
   1cef0:	0080060e 	bge	zero,r2,1cf0c <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   1cef4:	8821883a 	mov	r16,r17
		x_0 = y_0;
   1cef8:	9823883a 	mov	r17,r19
		y_0 = error;
   1cefc:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   1cf00:	9021883a 	mov	r16,r18
		x_1 = y_1;
   1cf04:	a025883a 	mov	r18,r20
		y_1 = error;
   1cf08:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   1cf0c:	9440060e 	bge	r18,r17,1cf28 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   1cf10:	8821883a 	mov	r16,r17
		x_0 = x_1;
   1cf14:	9023883a 	mov	r17,r18
		x_1 = error;
   1cf18:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   1cf1c:	9821883a 	mov	r16,r19
		y_0 = y_1;
   1cf20:	a027883a 	mov	r19,r20
		y_1 = error;
   1cf24:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   1cf28:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   1cf2c:	a4c5c83a 	sub	r2,r20,r19
   1cf30:	1000010e 	bge	r2,zero,1cf38 <alt_up_pixel_buffer_dma_draw_line+0x154>
   1cf34:	0085c83a 	sub	r2,zero,r2
   1cf38:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   1cf3c:	a804d7fa 	srli	r2,r21,31
   1cf40:	1545883a 	add	r2,r2,r21
   1cf44:	1005d07a 	srai	r2,r2,1
   1cf48:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   1cf4c:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   1cf50:	9d00020e 	bge	r19,r20,1cf5c <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   1cf54:	04c00044 	movi	r19,1
   1cf58:	00000106 	br	1cf60 <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   1cf5c:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   1cf60:	e0bff307 	ldb	r2,-52(fp)
   1cf64:	10800058 	cmpnei	r2,r2,1
   1cf68:	1000211e 	bne	r2,zero,1cff0 <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   1cf6c:	00000f06 	br	1cfac <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   1cf70:	e0bff417 	ldw	r2,-48(fp)
   1cf74:	d8800115 	stw	r2,4(sp)
   1cf78:	e0bff517 	ldw	r2,-44(fp)
   1cf7c:	d8800015 	stw	r2,0(sp)
   1cf80:	880f883a 	mov	r7,r17
   1cf84:	b00d883a 	mov	r6,r22
   1cf88:	e17ff617 	ldw	r5,-40(fp)
   1cf8c:	b809883a 	mov	r4,r23
   1cf90:	001cd600 	call	1cd60 <helper_plot_pixel>
			error = error + deltay;
   1cf94:	e0bff717 	ldw	r2,-36(fp)
   1cf98:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1cf9c:	0400020e 	bge	zero,r16,1cfa8 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   1cfa0:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1cfa4:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   1cfa8:	8c400044 	addi	r17,r17,1
   1cfac:	947ff00e 	bge	r18,r17,1cf70 <__alt_data_end+0xf001cf70>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1cfb0:	00001006 	br	1cff4 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   1cfb4:	e0bff417 	ldw	r2,-48(fp)
   1cfb8:	d8800115 	stw	r2,4(sp)
   1cfbc:	e0bff517 	ldw	r2,-44(fp)
   1cfc0:	d8800015 	stw	r2,0(sp)
   1cfc4:	b00f883a 	mov	r7,r22
   1cfc8:	880d883a 	mov	r6,r17
   1cfcc:	e17ff617 	ldw	r5,-40(fp)
   1cfd0:	b809883a 	mov	r4,r23
   1cfd4:	001cd600 	call	1cd60 <helper_plot_pixel>
			error = error + deltay;
   1cfd8:	e0bff717 	ldw	r2,-36(fp)
   1cfdc:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1cfe0:	0400020e 	bge	zero,r16,1cfec <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   1cfe4:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1cfe8:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   1cfec:	8c400044 	addi	r17,r17,1
   1cff0:	947ff00e 	bge	r18,r17,1cfb4 <__alt_data_end+0xf001cfb4>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1cff4:	0001883a 	nop
   1cff8:	e6fff804 	addi	sp,fp,-32
   1cffc:	dfc00917 	ldw	ra,36(sp)
   1d000:	df000817 	ldw	fp,32(sp)
   1d004:	ddc00717 	ldw	r23,28(sp)
   1d008:	dd800617 	ldw	r22,24(sp)
   1d00c:	dd400517 	ldw	r21,20(sp)
   1d010:	dd000417 	ldw	r20,16(sp)
   1d014:	dcc00317 	ldw	r19,12(sp)
   1d018:	dc800217 	ldw	r18,8(sp)
   1d01c:	dc400117 	ldw	r17,4(sp)
   1d020:	dc000017 	ldw	r16,0(sp)
   1d024:	dec00a04 	addi	sp,sp,40
   1d028:	f800283a 	ret

0001d02c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   1d02c:	defff504 	addi	sp,sp,-44
   1d030:	df000a15 	stw	fp,40(sp)
   1d034:	df000a04 	addi	fp,sp,40
   1d038:	e13ffc15 	stw	r4,-16(fp)
   1d03c:	e17ffd15 	stw	r5,-12(fp)
   1d040:	e1bffe15 	stw	r6,-8(fp)
   1d044:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   1d048:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1d04c:	d0a04f17 	ldw	r2,-32452(gp)
  
  if (alt_ticks_per_second ())
   1d050:	10003c26 	beq	r2,zero,1d144 <alt_alarm_start+0x118>
  {
    if (alarm)
   1d054:	e0bffc17 	ldw	r2,-16(fp)
   1d058:	10003826 	beq	r2,zero,1d13c <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   1d05c:	e0bffc17 	ldw	r2,-16(fp)
   1d060:	e0fffe17 	ldw	r3,-8(fp)
   1d064:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   1d068:	e0bffc17 	ldw	r2,-16(fp)
   1d06c:	e0ffff17 	ldw	r3,-4(fp)
   1d070:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1d074:	0005303a 	rdctl	r2,status
   1d078:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1d07c:	e0fff917 	ldw	r3,-28(fp)
   1d080:	00bfff84 	movi	r2,-2
   1d084:	1884703a 	and	r2,r3,r2
   1d088:	1001703a 	wrctl	status,r2
  
  return context;
   1d08c:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   1d090:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   1d094:	d0a05017 	ldw	r2,-32448(gp)
      
      current_nticks = alt_nticks();
   1d098:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   1d09c:	e0fffd17 	ldw	r3,-12(fp)
   1d0a0:	e0bff617 	ldw	r2,-40(fp)
   1d0a4:	1885883a 	add	r2,r3,r2
   1d0a8:	10c00044 	addi	r3,r2,1
   1d0ac:	e0bffc17 	ldw	r2,-16(fp)
   1d0b0:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   1d0b4:	e0bffc17 	ldw	r2,-16(fp)
   1d0b8:	10c00217 	ldw	r3,8(r2)
   1d0bc:	e0bff617 	ldw	r2,-40(fp)
   1d0c0:	1880042e 	bgeu	r3,r2,1d0d4 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   1d0c4:	e0bffc17 	ldw	r2,-16(fp)
   1d0c8:	00c00044 	movi	r3,1
   1d0cc:	10c00405 	stb	r3,16(r2)
   1d0d0:	00000206 	br	1d0dc <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   1d0d4:	e0bffc17 	ldw	r2,-16(fp)
   1d0d8:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1d0dc:	e0bffc17 	ldw	r2,-16(fp)
   1d0e0:	d0e01504 	addi	r3,gp,-32684
   1d0e4:	e0fffa15 	stw	r3,-24(fp)
   1d0e8:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1d0ec:	e0bffb17 	ldw	r2,-20(fp)
   1d0f0:	e0fffa17 	ldw	r3,-24(fp)
   1d0f4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1d0f8:	e0bffa17 	ldw	r2,-24(fp)
   1d0fc:	10c00017 	ldw	r3,0(r2)
   1d100:	e0bffb17 	ldw	r2,-20(fp)
   1d104:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1d108:	e0bffa17 	ldw	r2,-24(fp)
   1d10c:	10800017 	ldw	r2,0(r2)
   1d110:	e0fffb17 	ldw	r3,-20(fp)
   1d114:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1d118:	e0bffa17 	ldw	r2,-24(fp)
   1d11c:	e0fffb17 	ldw	r3,-20(fp)
   1d120:	10c00015 	stw	r3,0(r2)
   1d124:	e0bff817 	ldw	r2,-32(fp)
   1d128:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1d12c:	e0bff717 	ldw	r2,-36(fp)
   1d130:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1d134:	0005883a 	mov	r2,zero
   1d138:	00000306 	br	1d148 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   1d13c:	00bffa84 	movi	r2,-22
   1d140:	00000106 	br	1d148 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   1d144:	00bfde84 	movi	r2,-134
  }
}
   1d148:	e037883a 	mov	sp,fp
   1d14c:	df000017 	ldw	fp,0(sp)
   1d150:	dec00104 	addi	sp,sp,4
   1d154:	f800283a 	ret

0001d158 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1d158:	defffb04 	addi	sp,sp,-20
   1d15c:	df000415 	stw	fp,16(sp)
   1d160:	df000404 	addi	fp,sp,16
   1d164:	e13ffe15 	stw	r4,-8(fp)
   1d168:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   1d16c:	e0fffe17 	ldw	r3,-8(fp)
   1d170:	e0bfff17 	ldw	r2,-4(fp)
   1d174:	1885883a 	add	r2,r3,r2
   1d178:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1d17c:	e0bffe17 	ldw	r2,-8(fp)
   1d180:	e0bffc15 	stw	r2,-16(fp)
   1d184:	00000506 	br	1d19c <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1d188:	e0bffc17 	ldw	r2,-16(fp)
   1d18c:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1d190:	e0bffc17 	ldw	r2,-16(fp)
   1d194:	10800804 	addi	r2,r2,32
   1d198:	e0bffc15 	stw	r2,-16(fp)
   1d19c:	e0fffc17 	ldw	r3,-16(fp)
   1d1a0:	e0bffd17 	ldw	r2,-12(fp)
   1d1a4:	18bff836 	bltu	r3,r2,1d188 <__alt_data_end+0xf001d188>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1d1a8:	e0bffe17 	ldw	r2,-8(fp)
   1d1ac:	108007cc 	andi	r2,r2,31
   1d1b0:	10000226 	beq	r2,zero,1d1bc <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   1d1b4:	e0bffc17 	ldw	r2,-16(fp)
   1d1b8:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   1d1bc:	0001883a 	nop
   1d1c0:	e037883a 	mov	sp,fp
   1d1c4:	df000017 	ldw	fp,0(sp)
   1d1c8:	dec00104 	addi	sp,sp,4
   1d1cc:	f800283a 	ret

0001d1d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1d1d0:	defffe04 	addi	sp,sp,-8
   1d1d4:	dfc00115 	stw	ra,4(sp)
   1d1d8:	df000015 	stw	fp,0(sp)
   1d1dc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1d1e0:	d0a00f17 	ldw	r2,-32708(gp)
   1d1e4:	10000326 	beq	r2,zero,1d1f4 <alt_get_errno+0x24>
   1d1e8:	d0a00f17 	ldw	r2,-32708(gp)
   1d1ec:	103ee83a 	callr	r2
   1d1f0:	00000106 	br	1d1f8 <alt_get_errno+0x28>
   1d1f4:	d0a04a04 	addi	r2,gp,-32472
}
   1d1f8:	e037883a 	mov	sp,fp
   1d1fc:	dfc00117 	ldw	ra,4(sp)
   1d200:	df000017 	ldw	fp,0(sp)
   1d204:	dec00204 	addi	sp,sp,8
   1d208:	f800283a 	ret

0001d20c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1d20c:	defffa04 	addi	sp,sp,-24
   1d210:	dfc00515 	stw	ra,20(sp)
   1d214:	df000415 	stw	fp,16(sp)
   1d218:	df000404 	addi	fp,sp,16
   1d21c:	e13ffe15 	stw	r4,-8(fp)
   1d220:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1d224:	e0bffe17 	ldw	r2,-8(fp)
   1d228:	10000326 	beq	r2,zero,1d238 <alt_dev_llist_insert+0x2c>
   1d22c:	e0bffe17 	ldw	r2,-8(fp)
   1d230:	10800217 	ldw	r2,8(r2)
   1d234:	1000061e 	bne	r2,zero,1d250 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   1d238:	001d1d00 	call	1d1d0 <alt_get_errno>
   1d23c:	1007883a 	mov	r3,r2
   1d240:	00800584 	movi	r2,22
   1d244:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   1d248:	00bffa84 	movi	r2,-22
   1d24c:	00001306 	br	1d29c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   1d250:	e0bffe17 	ldw	r2,-8(fp)
   1d254:	e0ffff17 	ldw	r3,-4(fp)
   1d258:	e0fffc15 	stw	r3,-16(fp)
   1d25c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1d260:	e0bffd17 	ldw	r2,-12(fp)
   1d264:	e0fffc17 	ldw	r3,-16(fp)
   1d268:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1d26c:	e0bffc17 	ldw	r2,-16(fp)
   1d270:	10c00017 	ldw	r3,0(r2)
   1d274:	e0bffd17 	ldw	r2,-12(fp)
   1d278:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1d27c:	e0bffc17 	ldw	r2,-16(fp)
   1d280:	10800017 	ldw	r2,0(r2)
   1d284:	e0fffd17 	ldw	r3,-12(fp)
   1d288:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1d28c:	e0bffc17 	ldw	r2,-16(fp)
   1d290:	e0fffd17 	ldw	r3,-12(fp)
   1d294:	10c00015 	stw	r3,0(r2)

  return 0;  
   1d298:	0005883a 	mov	r2,zero
}
   1d29c:	e037883a 	mov	sp,fp
   1d2a0:	dfc00117 	ldw	ra,4(sp)
   1d2a4:	df000017 	ldw	fp,0(sp)
   1d2a8:	dec00204 	addi	sp,sp,8
   1d2ac:	f800283a 	ret

0001d2b0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   1d2b0:	defffd04 	addi	sp,sp,-12
   1d2b4:	dfc00215 	stw	ra,8(sp)
   1d2b8:	df000115 	stw	fp,4(sp)
   1d2bc:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1d2c0:	008000b4 	movhi	r2,2
   1d2c4:	10ba3b04 	addi	r2,r2,-5908
   1d2c8:	e0bfff15 	stw	r2,-4(fp)
   1d2cc:	00000606 	br	1d2e8 <_do_ctors+0x38>
        (*ctor) (); 
   1d2d0:	e0bfff17 	ldw	r2,-4(fp)
   1d2d4:	10800017 	ldw	r2,0(r2)
   1d2d8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1d2dc:	e0bfff17 	ldw	r2,-4(fp)
   1d2e0:	10bfff04 	addi	r2,r2,-4
   1d2e4:	e0bfff15 	stw	r2,-4(fp)
   1d2e8:	e0ffff17 	ldw	r3,-4(fp)
   1d2ec:	008000b4 	movhi	r2,2
   1d2f0:	10ba3c04 	addi	r2,r2,-5904
   1d2f4:	18bff62e 	bgeu	r3,r2,1d2d0 <__alt_data_end+0xf001d2d0>
        (*ctor) (); 
}
   1d2f8:	0001883a 	nop
   1d2fc:	e037883a 	mov	sp,fp
   1d300:	dfc00117 	ldw	ra,4(sp)
   1d304:	df000017 	ldw	fp,0(sp)
   1d308:	dec00204 	addi	sp,sp,8
   1d30c:	f800283a 	ret

0001d310 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1d310:	defffd04 	addi	sp,sp,-12
   1d314:	dfc00215 	stw	ra,8(sp)
   1d318:	df000115 	stw	fp,4(sp)
   1d31c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1d320:	008000b4 	movhi	r2,2
   1d324:	10ba3b04 	addi	r2,r2,-5908
   1d328:	e0bfff15 	stw	r2,-4(fp)
   1d32c:	00000606 	br	1d348 <_do_dtors+0x38>
        (*dtor) (); 
   1d330:	e0bfff17 	ldw	r2,-4(fp)
   1d334:	10800017 	ldw	r2,0(r2)
   1d338:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1d33c:	e0bfff17 	ldw	r2,-4(fp)
   1d340:	10bfff04 	addi	r2,r2,-4
   1d344:	e0bfff15 	stw	r2,-4(fp)
   1d348:	e0ffff17 	ldw	r3,-4(fp)
   1d34c:	008000b4 	movhi	r2,2
   1d350:	10ba3c04 	addi	r2,r2,-5904
   1d354:	18bff62e 	bgeu	r3,r2,1d330 <__alt_data_end+0xf001d330>
        (*dtor) (); 
}
   1d358:	0001883a 	nop
   1d35c:	e037883a 	mov	sp,fp
   1d360:	dfc00117 	ldw	ra,4(sp)
   1d364:	df000017 	ldw	fp,0(sp)
   1d368:	dec00204 	addi	sp,sp,8
   1d36c:	f800283a 	ret

0001d370 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   1d370:	defffa04 	addi	sp,sp,-24
   1d374:	dfc00515 	stw	ra,20(sp)
   1d378:	df000415 	stw	fp,16(sp)
   1d37c:	df000404 	addi	fp,sp,16
   1d380:	e13ffe15 	stw	r4,-8(fp)
   1d384:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1d388:	e0bfff17 	ldw	r2,-4(fp)
   1d38c:	10800017 	ldw	r2,0(r2)
   1d390:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1d394:	e13ffe17 	ldw	r4,-8(fp)
   1d398:	0008e800 	call	8e80 <strlen>
   1d39c:	10800044 	addi	r2,r2,1
   1d3a0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1d3a4:	00000d06 	br	1d3dc <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1d3a8:	e0bffc17 	ldw	r2,-16(fp)
   1d3ac:	10800217 	ldw	r2,8(r2)
   1d3b0:	e0fffd17 	ldw	r3,-12(fp)
   1d3b4:	180d883a 	mov	r6,r3
   1d3b8:	e17ffe17 	ldw	r5,-8(fp)
   1d3bc:	1009883a 	mov	r4,r2
   1d3c0:	00089140 	call	8914 <memcmp>
   1d3c4:	1000021e 	bne	r2,zero,1d3d0 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1d3c8:	e0bffc17 	ldw	r2,-16(fp)
   1d3cc:	00000706 	br	1d3ec <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   1d3d0:	e0bffc17 	ldw	r2,-16(fp)
   1d3d4:	10800017 	ldw	r2,0(r2)
   1d3d8:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1d3dc:	e0fffc17 	ldw	r3,-16(fp)
   1d3e0:	e0bfff17 	ldw	r2,-4(fp)
   1d3e4:	18bff01e 	bne	r3,r2,1d3a8 <__alt_data_end+0xf001d3a8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1d3e8:	0005883a 	mov	r2,zero
}
   1d3ec:	e037883a 	mov	sp,fp
   1d3f0:	dfc00117 	ldw	ra,4(sp)
   1d3f4:	df000017 	ldw	fp,0(sp)
   1d3f8:	dec00204 	addi	sp,sp,8
   1d3fc:	f800283a 	ret

0001d400 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   1d400:	defffc04 	addi	sp,sp,-16
   1d404:	dfc00315 	stw	ra,12(sp)
   1d408:	df000215 	stw	fp,8(sp)
   1d40c:	df000204 	addi	fp,sp,8
   1d410:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   1d414:	d1601304 	addi	r5,gp,-32692
   1d418:	e13fff17 	ldw	r4,-4(fp)
   1d41c:	001d3700 	call	1d370 <alt_find_dev>
   1d420:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   1d424:	e0bffe17 	ldw	r2,-8(fp)
   1d428:	10000926 	beq	r2,zero,1d450 <alt_flash_open_dev+0x50>
   1d42c:	e0bffe17 	ldw	r2,-8(fp)
   1d430:	10800317 	ldw	r2,12(r2)
   1d434:	10000626 	beq	r2,zero,1d450 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   1d438:	e0bffe17 	ldw	r2,-8(fp)
   1d43c:	10800317 	ldw	r2,12(r2)
   1d440:	e17fff17 	ldw	r5,-4(fp)
   1d444:	e13ffe17 	ldw	r4,-8(fp)
   1d448:	103ee83a 	callr	r2
   1d44c:	00000106 	br	1d454 <alt_flash_open_dev+0x54>
  }

  return dev;
   1d450:	e0bffe17 	ldw	r2,-8(fp)
}
   1d454:	e037883a 	mov	sp,fp
   1d458:	dfc00117 	ldw	ra,4(sp)
   1d45c:	df000017 	ldw	fp,0(sp)
   1d460:	dec00204 	addi	sp,sp,8
   1d464:	f800283a 	ret

0001d468 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1d468:	defffd04 	addi	sp,sp,-12
   1d46c:	dfc00215 	stw	ra,8(sp)
   1d470:	df000115 	stw	fp,4(sp)
   1d474:	df000104 	addi	fp,sp,4
   1d478:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   1d47c:	e0bfff17 	ldw	r2,-4(fp)
   1d480:	10000826 	beq	r2,zero,1d4a4 <alt_flash_close_dev+0x3c>
   1d484:	e0bfff17 	ldw	r2,-4(fp)
   1d488:	10800417 	ldw	r2,16(r2)
   1d48c:	10000526 	beq	r2,zero,1d4a4 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   1d490:	e0bfff17 	ldw	r2,-4(fp)
   1d494:	10800417 	ldw	r2,16(r2)
   1d498:	e13fff17 	ldw	r4,-4(fp)
   1d49c:	103ee83a 	callr	r2
  }
  return;
   1d4a0:	0001883a 	nop
   1d4a4:	0001883a 	nop
}
   1d4a8:	e037883a 	mov	sp,fp
   1d4ac:	dfc00117 	ldw	ra,4(sp)
   1d4b0:	df000017 	ldw	fp,0(sp)
   1d4b4:	dec00204 	addi	sp,sp,8
   1d4b8:	f800283a 	ret

0001d4bc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   1d4bc:	defff904 	addi	sp,sp,-28
   1d4c0:	dfc00615 	stw	ra,24(sp)
   1d4c4:	df000515 	stw	fp,20(sp)
   1d4c8:	df000504 	addi	fp,sp,20
   1d4cc:	e13ffc15 	stw	r4,-16(fp)
   1d4d0:	e17ffd15 	stw	r5,-12(fp)
   1d4d4:	e1bffe15 	stw	r6,-8(fp)
   1d4d8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   1d4dc:	e1bfff17 	ldw	r6,-4(fp)
   1d4e0:	e17ffe17 	ldw	r5,-8(fp)
   1d4e4:	e13ffd17 	ldw	r4,-12(fp)
   1d4e8:	001d6fc0 	call	1d6fc <open>
   1d4ec:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   1d4f0:	e0bffb17 	ldw	r2,-20(fp)
   1d4f4:	10001c16 	blt	r2,zero,1d568 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   1d4f8:	00820034 	movhi	r2,2048
   1d4fc:	10849204 	addi	r2,r2,4680
   1d500:	e0fffb17 	ldw	r3,-20(fp)
   1d504:	18c00324 	muli	r3,r3,12
   1d508:	10c5883a 	add	r2,r2,r3
   1d50c:	10c00017 	ldw	r3,0(r2)
   1d510:	e0bffc17 	ldw	r2,-16(fp)
   1d514:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1d518:	00820034 	movhi	r2,2048
   1d51c:	10849204 	addi	r2,r2,4680
   1d520:	e0fffb17 	ldw	r3,-20(fp)
   1d524:	18c00324 	muli	r3,r3,12
   1d528:	10c5883a 	add	r2,r2,r3
   1d52c:	10800104 	addi	r2,r2,4
   1d530:	10c00017 	ldw	r3,0(r2)
   1d534:	e0bffc17 	ldw	r2,-16(fp)
   1d538:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   1d53c:	00820034 	movhi	r2,2048
   1d540:	10849204 	addi	r2,r2,4680
   1d544:	e0fffb17 	ldw	r3,-20(fp)
   1d548:	18c00324 	muli	r3,r3,12
   1d54c:	10c5883a 	add	r2,r2,r3
   1d550:	10800204 	addi	r2,r2,8
   1d554:	10c00017 	ldw	r3,0(r2)
   1d558:	e0bffc17 	ldw	r2,-16(fp)
   1d55c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   1d560:	e13ffb17 	ldw	r4,-20(fp)
   1d564:	00172040 	call	17204 <alt_release_fd>
  }
} 
   1d568:	0001883a 	nop
   1d56c:	e037883a 	mov	sp,fp
   1d570:	dfc00117 	ldw	ra,4(sp)
   1d574:	df000017 	ldw	fp,0(sp)
   1d578:	dec00204 	addi	sp,sp,8
   1d57c:	f800283a 	ret

0001d580 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   1d580:	defffb04 	addi	sp,sp,-20
   1d584:	dfc00415 	stw	ra,16(sp)
   1d588:	df000315 	stw	fp,12(sp)
   1d58c:	df000304 	addi	fp,sp,12
   1d590:	e13ffd15 	stw	r4,-12(fp)
   1d594:	e17ffe15 	stw	r5,-8(fp)
   1d598:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   1d59c:	01c07fc4 	movi	r7,511
   1d5a0:	01800044 	movi	r6,1
   1d5a4:	e17ffd17 	ldw	r5,-12(fp)
   1d5a8:	01020034 	movhi	r4,2048
   1d5ac:	21049504 	addi	r4,r4,4692
   1d5b0:	001d4bc0 	call	1d4bc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1d5b4:	01c07fc4 	movi	r7,511
   1d5b8:	000d883a 	mov	r6,zero
   1d5bc:	e17ffe17 	ldw	r5,-8(fp)
   1d5c0:	01020034 	movhi	r4,2048
   1d5c4:	21049204 	addi	r4,r4,4680
   1d5c8:	001d4bc0 	call	1d4bc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   1d5cc:	01c07fc4 	movi	r7,511
   1d5d0:	01800044 	movi	r6,1
   1d5d4:	e17fff17 	ldw	r5,-4(fp)
   1d5d8:	01020034 	movhi	r4,2048
   1d5dc:	21049804 	addi	r4,r4,4704
   1d5e0:	001d4bc0 	call	1d4bc <alt_open_fd>
}  
   1d5e4:	0001883a 	nop
   1d5e8:	e037883a 	mov	sp,fp
   1d5ec:	dfc00117 	ldw	ra,4(sp)
   1d5f0:	df000017 	ldw	fp,0(sp)
   1d5f4:	dec00204 	addi	sp,sp,8
   1d5f8:	f800283a 	ret

0001d5fc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1d5fc:	defffe04 	addi	sp,sp,-8
   1d600:	dfc00115 	stw	ra,4(sp)
   1d604:	df000015 	stw	fp,0(sp)
   1d608:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1d60c:	d0a00f17 	ldw	r2,-32708(gp)
   1d610:	10000326 	beq	r2,zero,1d620 <alt_get_errno+0x24>
   1d614:	d0a00f17 	ldw	r2,-32708(gp)
   1d618:	103ee83a 	callr	r2
   1d61c:	00000106 	br	1d624 <alt_get_errno+0x28>
   1d620:	d0a04a04 	addi	r2,gp,-32472
}
   1d624:	e037883a 	mov	sp,fp
   1d628:	dfc00117 	ldw	ra,4(sp)
   1d62c:	df000017 	ldw	fp,0(sp)
   1d630:	dec00204 	addi	sp,sp,8
   1d634:	f800283a 	ret

0001d638 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   1d638:	defffd04 	addi	sp,sp,-12
   1d63c:	df000215 	stw	fp,8(sp)
   1d640:	df000204 	addi	fp,sp,8
   1d644:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   1d648:	e0bfff17 	ldw	r2,-4(fp)
   1d64c:	10800217 	ldw	r2,8(r2)
   1d650:	10d00034 	orhi	r3,r2,16384
   1d654:	e0bfff17 	ldw	r2,-4(fp)
   1d658:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1d65c:	e03ffe15 	stw	zero,-8(fp)
   1d660:	00001d06 	br	1d6d8 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1d664:	00820034 	movhi	r2,2048
   1d668:	10849204 	addi	r2,r2,4680
   1d66c:	e0fffe17 	ldw	r3,-8(fp)
   1d670:	18c00324 	muli	r3,r3,12
   1d674:	10c5883a 	add	r2,r2,r3
   1d678:	10c00017 	ldw	r3,0(r2)
   1d67c:	e0bfff17 	ldw	r2,-4(fp)
   1d680:	10800017 	ldw	r2,0(r2)
   1d684:	1880111e 	bne	r3,r2,1d6cc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1d688:	00820034 	movhi	r2,2048
   1d68c:	10849204 	addi	r2,r2,4680
   1d690:	e0fffe17 	ldw	r3,-8(fp)
   1d694:	18c00324 	muli	r3,r3,12
   1d698:	10c5883a 	add	r2,r2,r3
   1d69c:	10800204 	addi	r2,r2,8
   1d6a0:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1d6a4:	1000090e 	bge	r2,zero,1d6cc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   1d6a8:	e0bffe17 	ldw	r2,-8(fp)
   1d6ac:	10c00324 	muli	r3,r2,12
   1d6b0:	00820034 	movhi	r2,2048
   1d6b4:	10849204 	addi	r2,r2,4680
   1d6b8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   1d6bc:	e0bfff17 	ldw	r2,-4(fp)
   1d6c0:	18800226 	beq	r3,r2,1d6cc <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1d6c4:	00bffcc4 	movi	r2,-13
   1d6c8:	00000806 	br	1d6ec <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   1d6cc:	e0bffe17 	ldw	r2,-8(fp)
   1d6d0:	10800044 	addi	r2,r2,1
   1d6d4:	e0bffe15 	stw	r2,-8(fp)
   1d6d8:	d0a00e17 	ldw	r2,-32712(gp)
   1d6dc:	1007883a 	mov	r3,r2
   1d6e0:	e0bffe17 	ldw	r2,-8(fp)
   1d6e4:	18bfdf2e 	bgeu	r3,r2,1d664 <__alt_data_end+0xf001d664>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   1d6e8:	0005883a 	mov	r2,zero
}
   1d6ec:	e037883a 	mov	sp,fp
   1d6f0:	df000017 	ldw	fp,0(sp)
   1d6f4:	dec00104 	addi	sp,sp,4
   1d6f8:	f800283a 	ret

0001d6fc <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   1d6fc:	defff604 	addi	sp,sp,-40
   1d700:	dfc00915 	stw	ra,36(sp)
   1d704:	df000815 	stw	fp,32(sp)
   1d708:	df000804 	addi	fp,sp,32
   1d70c:	e13ffd15 	stw	r4,-12(fp)
   1d710:	e17ffe15 	stw	r5,-8(fp)
   1d714:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   1d718:	00bfffc4 	movi	r2,-1
   1d71c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   1d720:	00bffb44 	movi	r2,-19
   1d724:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   1d728:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   1d72c:	d1600c04 	addi	r5,gp,-32720
   1d730:	e13ffd17 	ldw	r4,-12(fp)
   1d734:	001d3700 	call	1d370 <alt_find_dev>
   1d738:	e0bff815 	stw	r2,-32(fp)
   1d73c:	e0bff817 	ldw	r2,-32(fp)
   1d740:	1000051e 	bne	r2,zero,1d758 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   1d744:	e13ffd17 	ldw	r4,-12(fp)
   1d748:	001e42c0 	call	1e42c <alt_find_file>
   1d74c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   1d750:	00800044 	movi	r2,1
   1d754:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   1d758:	e0bff817 	ldw	r2,-32(fp)
   1d75c:	10002926 	beq	r2,zero,1d804 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   1d760:	e13ff817 	ldw	r4,-32(fp)
   1d764:	001e5340 	call	1e534 <alt_get_fd>
   1d768:	e0bff915 	stw	r2,-28(fp)
   1d76c:	e0bff917 	ldw	r2,-28(fp)
   1d770:	1000030e 	bge	r2,zero,1d780 <open+0x84>
    {
      status = index;
   1d774:	e0bff917 	ldw	r2,-28(fp)
   1d778:	e0bffa15 	stw	r2,-24(fp)
   1d77c:	00002306 	br	1d80c <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   1d780:	e0bff917 	ldw	r2,-28(fp)
   1d784:	10c00324 	muli	r3,r2,12
   1d788:	00820034 	movhi	r2,2048
   1d78c:	10849204 	addi	r2,r2,4680
   1d790:	1885883a 	add	r2,r3,r2
   1d794:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   1d798:	e0fffe17 	ldw	r3,-8(fp)
   1d79c:	00900034 	movhi	r2,16384
   1d7a0:	10bfffc4 	addi	r2,r2,-1
   1d7a4:	1886703a 	and	r3,r3,r2
   1d7a8:	e0bffc17 	ldw	r2,-16(fp)
   1d7ac:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   1d7b0:	e0bffb17 	ldw	r2,-20(fp)
   1d7b4:	1000051e 	bne	r2,zero,1d7cc <open+0xd0>
   1d7b8:	e13ffc17 	ldw	r4,-16(fp)
   1d7bc:	001d6380 	call	1d638 <alt_file_locked>
   1d7c0:	e0bffa15 	stw	r2,-24(fp)
   1d7c4:	e0bffa17 	ldw	r2,-24(fp)
   1d7c8:	10001016 	blt	r2,zero,1d80c <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   1d7cc:	e0bff817 	ldw	r2,-32(fp)
   1d7d0:	10800317 	ldw	r2,12(r2)
   1d7d4:	10000826 	beq	r2,zero,1d7f8 <open+0xfc>
   1d7d8:	e0bff817 	ldw	r2,-32(fp)
   1d7dc:	10800317 	ldw	r2,12(r2)
   1d7e0:	e1ffff17 	ldw	r7,-4(fp)
   1d7e4:	e1bffe17 	ldw	r6,-8(fp)
   1d7e8:	e17ffd17 	ldw	r5,-12(fp)
   1d7ec:	e13ffc17 	ldw	r4,-16(fp)
   1d7f0:	103ee83a 	callr	r2
   1d7f4:	00000106 	br	1d7fc <open+0x100>
   1d7f8:	0005883a 	mov	r2,zero
   1d7fc:	e0bffa15 	stw	r2,-24(fp)
   1d800:	00000206 	br	1d80c <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1d804:	00bffb44 	movi	r2,-19
   1d808:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   1d80c:	e0bffa17 	ldw	r2,-24(fp)
   1d810:	1000090e 	bge	r2,zero,1d838 <open+0x13c>
  {
    alt_release_fd (index);  
   1d814:	e13ff917 	ldw	r4,-28(fp)
   1d818:	00172040 	call	17204 <alt_release_fd>
    ALT_ERRNO = -status;
   1d81c:	001d5fc0 	call	1d5fc <alt_get_errno>
   1d820:	1007883a 	mov	r3,r2
   1d824:	e0bffa17 	ldw	r2,-24(fp)
   1d828:	0085c83a 	sub	r2,zero,r2
   1d82c:	18800015 	stw	r2,0(r3)
    return -1;
   1d830:	00bfffc4 	movi	r2,-1
   1d834:	00000106 	br	1d83c <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   1d838:	e0bff917 	ldw	r2,-28(fp)
}
   1d83c:	e037883a 	mov	sp,fp
   1d840:	dfc00117 	ldw	ra,4(sp)
   1d844:	df000017 	ldw	fp,0(sp)
   1d848:	dec00204 	addi	sp,sp,8
   1d84c:	f800283a 	ret

0001d850 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1d850:	defffa04 	addi	sp,sp,-24
   1d854:	df000515 	stw	fp,20(sp)
   1d858:	df000504 	addi	fp,sp,20
   1d85c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1d860:	0005303a 	rdctl	r2,status
   1d864:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1d868:	e0fffc17 	ldw	r3,-16(fp)
   1d86c:	00bfff84 	movi	r2,-2
   1d870:	1884703a 	and	r2,r3,r2
   1d874:	1001703a 	wrctl	status,r2
  
  return context;
   1d878:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1d87c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1d880:	e0bfff17 	ldw	r2,-4(fp)
   1d884:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1d888:	e0bffd17 	ldw	r2,-12(fp)
   1d88c:	10800017 	ldw	r2,0(r2)
   1d890:	e0fffd17 	ldw	r3,-12(fp)
   1d894:	18c00117 	ldw	r3,4(r3)
   1d898:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1d89c:	e0bffd17 	ldw	r2,-12(fp)
   1d8a0:	10800117 	ldw	r2,4(r2)
   1d8a4:	e0fffd17 	ldw	r3,-12(fp)
   1d8a8:	18c00017 	ldw	r3,0(r3)
   1d8ac:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1d8b0:	e0bffd17 	ldw	r2,-12(fp)
   1d8b4:	e0fffd17 	ldw	r3,-12(fp)
   1d8b8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1d8bc:	e0bffd17 	ldw	r2,-12(fp)
   1d8c0:	e0fffd17 	ldw	r3,-12(fp)
   1d8c4:	10c00015 	stw	r3,0(r2)
   1d8c8:	e0bffb17 	ldw	r2,-20(fp)
   1d8cc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1d8d0:	e0bffe17 	ldw	r2,-8(fp)
   1d8d4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1d8d8:	0001883a 	nop
   1d8dc:	e037883a 	mov	sp,fp
   1d8e0:	df000017 	ldw	fp,0(sp)
   1d8e4:	dec00104 	addi	sp,sp,4
   1d8e8:	f800283a 	ret

0001d8ec <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1d8ec:	defffb04 	addi	sp,sp,-20
   1d8f0:	dfc00415 	stw	ra,16(sp)
   1d8f4:	df000315 	stw	fp,12(sp)
   1d8f8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1d8fc:	d0a01517 	ldw	r2,-32684(gp)
   1d900:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1d904:	d0a05017 	ldw	r2,-32448(gp)
   1d908:	10800044 	addi	r2,r2,1
   1d90c:	d0a05015 	stw	r2,-32448(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1d910:	00002e06 	br	1d9cc <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1d914:	e0bffd17 	ldw	r2,-12(fp)
   1d918:	10800017 	ldw	r2,0(r2)
   1d91c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   1d920:	e0bffd17 	ldw	r2,-12(fp)
   1d924:	10800403 	ldbu	r2,16(r2)
   1d928:	10803fcc 	andi	r2,r2,255
   1d92c:	10000426 	beq	r2,zero,1d940 <alt_tick+0x54>
   1d930:	d0a05017 	ldw	r2,-32448(gp)
   1d934:	1000021e 	bne	r2,zero,1d940 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   1d938:	e0bffd17 	ldw	r2,-12(fp)
   1d93c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   1d940:	e0bffd17 	ldw	r2,-12(fp)
   1d944:	10800217 	ldw	r2,8(r2)
   1d948:	d0e05017 	ldw	r3,-32448(gp)
   1d94c:	18801d36 	bltu	r3,r2,1d9c4 <alt_tick+0xd8>
   1d950:	e0bffd17 	ldw	r2,-12(fp)
   1d954:	10800403 	ldbu	r2,16(r2)
   1d958:	10803fcc 	andi	r2,r2,255
   1d95c:	1000191e 	bne	r2,zero,1d9c4 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   1d960:	e0bffd17 	ldw	r2,-12(fp)
   1d964:	10800317 	ldw	r2,12(r2)
   1d968:	e0fffd17 	ldw	r3,-12(fp)
   1d96c:	18c00517 	ldw	r3,20(r3)
   1d970:	1809883a 	mov	r4,r3
   1d974:	103ee83a 	callr	r2
   1d978:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1d97c:	e0bfff17 	ldw	r2,-4(fp)
   1d980:	1000031e 	bne	r2,zero,1d990 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1d984:	e13ffd17 	ldw	r4,-12(fp)
   1d988:	001d8500 	call	1d850 <alt_alarm_stop>
   1d98c:	00000d06 	br	1d9c4 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   1d990:	e0bffd17 	ldw	r2,-12(fp)
   1d994:	10c00217 	ldw	r3,8(r2)
   1d998:	e0bfff17 	ldw	r2,-4(fp)
   1d99c:	1887883a 	add	r3,r3,r2
   1d9a0:	e0bffd17 	ldw	r2,-12(fp)
   1d9a4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1d9a8:	e0bffd17 	ldw	r2,-12(fp)
   1d9ac:	10c00217 	ldw	r3,8(r2)
   1d9b0:	d0a05017 	ldw	r2,-32448(gp)
   1d9b4:	1880032e 	bgeu	r3,r2,1d9c4 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1d9b8:	e0bffd17 	ldw	r2,-12(fp)
   1d9bc:	00c00044 	movi	r3,1
   1d9c0:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   1d9c4:	e0bffe17 	ldw	r2,-8(fp)
   1d9c8:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1d9cc:	e0fffd17 	ldw	r3,-12(fp)
   1d9d0:	d0a01504 	addi	r2,gp,-32684
   1d9d4:	18bfcf1e 	bne	r3,r2,1d914 <__alt_data_end+0xf001d914>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1d9d8:	0001883a 	nop
}
   1d9dc:	0001883a 	nop
   1d9e0:	e037883a 	mov	sp,fp
   1d9e4:	dfc00117 	ldw	ra,4(sp)
   1d9e8:	df000017 	ldw	fp,0(sp)
   1d9ec:	dec00204 	addi	sp,sp,8
   1d9f0:	f800283a 	ret

0001d9f4 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   1d9f4:	defffd04 	addi	sp,sp,-12
   1d9f8:	dfc00215 	stw	ra,8(sp)
   1d9fc:	df000115 	stw	fp,4(sp)
   1da00:	df000104 	addi	fp,sp,4
   1da04:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   1da08:	e13fff17 	ldw	r4,-4(fp)
   1da0c:	001e3040 	call	1e304 <alt_busy_sleep>
}
   1da10:	e037883a 	mov	sp,fp
   1da14:	dfc00117 	ldw	ra,4(sp)
   1da18:	df000017 	ldw	fp,0(sp)
   1da1c:	dec00204 	addi	sp,sp,8
   1da20:	f800283a 	ret

0001da24 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1da24:	deffff04 	addi	sp,sp,-4
   1da28:	df000015 	stw	fp,0(sp)
   1da2c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   1da30:	000170fa 	wrctl	ienable,zero
}
   1da34:	0001883a 	nop
   1da38:	e037883a 	mov	sp,fp
   1da3c:	df000017 	ldw	fp,0(sp)
   1da40:	dec00104 	addi	sp,sp,4
   1da44:	f800283a 	ret

0001da48 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1da48:	defff704 	addi	sp,sp,-36
   1da4c:	dfc00815 	stw	ra,32(sp)
   1da50:	df000715 	stw	fp,28(sp)
   1da54:	df000704 	addi	fp,sp,28
   1da58:	e13ffc15 	stw	r4,-16(fp)
   1da5c:	e17ffd15 	stw	r5,-12(fp)
   1da60:	e1bffe15 	stw	r6,-8(fp)
   1da64:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1da68:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1da6c:	e0bffc17 	ldw	r2,-16(fp)
   1da70:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1da74:	008000b4 	movhi	r2,2
   1da78:	10b77704 	addi	r2,r2,-8740
   1da7c:	d8800015 	stw	r2,0(sp)
   1da80:	e1c00217 	ldw	r7,8(fp)
   1da84:	e1bfff17 	ldw	r6,-4(fp)
   1da88:	e17ffe17 	ldw	r5,-8(fp)
   1da8c:	e13ffb17 	ldw	r4,-20(fp)
   1da90:	0017dc40 	call	17dc4 <alt_flash_program_block>
   1da94:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   1da98:	e0bffa17 	ldw	r2,-24(fp)
}
   1da9c:	e037883a 	mov	sp,fp
   1daa0:	dfc00117 	ldw	ra,4(sp)
   1daa4:	df000017 	ldw	fp,0(sp)
   1daa8:	dec00204 	addi	sp,sp,8
   1daac:	f800283a 	ret

0001dab0 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   1dab0:	defff804 	addi	sp,sp,-32
   1dab4:	dfc00715 	stw	ra,28(sp)
   1dab8:	df000615 	stw	fp,24(sp)
   1dabc:	df000604 	addi	fp,sp,24
   1dac0:	e13ffe15 	stw	r4,-8(fp)
   1dac4:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1dac8:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1dacc:	e0bffe17 	ldw	r2,-8(fp)
   1dad0:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1dad4:	e0bffc17 	ldw	r2,-16(fp)
   1dad8:	10803417 	ldw	r2,208(r2)
   1dadc:	e0fffc17 	ldw	r3,-16(fp)
   1dae0:	18c00a17 	ldw	r3,40(r3)
   1dae4:	01802a84 	movi	r6,170
   1dae8:	01415544 	movi	r5,1365
   1daec:	1809883a 	mov	r4,r3
   1daf0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1daf4:	e0bffc17 	ldw	r2,-16(fp)
   1daf8:	10803417 	ldw	r2,208(r2)
   1dafc:	e0fffc17 	ldw	r3,-16(fp)
   1db00:	18c00a17 	ldw	r3,40(r3)
   1db04:	01801544 	movi	r6,85
   1db08:	0140aa84 	movi	r5,682
   1db0c:	1809883a 	mov	r4,r3
   1db10:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   1db14:	e0bffc17 	ldw	r2,-16(fp)
   1db18:	10803417 	ldw	r2,208(r2)
   1db1c:	e0fffc17 	ldw	r3,-16(fp)
   1db20:	18c00a17 	ldw	r3,40(r3)
   1db24:	01802004 	movi	r6,128
   1db28:	01415544 	movi	r5,1365
   1db2c:	1809883a 	mov	r4,r3
   1db30:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1db34:	e0bffc17 	ldw	r2,-16(fp)
   1db38:	10803417 	ldw	r2,208(r2)
   1db3c:	e0fffc17 	ldw	r3,-16(fp)
   1db40:	18c00a17 	ldw	r3,40(r3)
   1db44:	01802a84 	movi	r6,170
   1db48:	01415544 	movi	r5,1365
   1db4c:	1809883a 	mov	r4,r3
   1db50:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1db54:	e0bffc17 	ldw	r2,-16(fp)
   1db58:	10803417 	ldw	r2,208(r2)
   1db5c:	e0fffc17 	ldw	r3,-16(fp)
   1db60:	18c00a17 	ldw	r3,40(r3)
   1db64:	01801544 	movi	r6,85
   1db68:	0140aa84 	movi	r5,682
   1db6c:	1809883a 	mov	r4,r3
   1db70:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1db74:	e0bffc17 	ldw	r2,-16(fp)
   1db78:	10803617 	ldw	r2,216(r2)
   1db7c:	e0fffc17 	ldw	r3,-16(fp)
   1db80:	19000a17 	ldw	r4,40(r3)
   1db84:	e0ffff17 	ldw	r3,-4(fp)
   1db88:	20c7883a 	add	r3,r4,r3
   1db8c:	01400c04 	movi	r5,48
   1db90:	1809883a 	mov	r4,r3
   1db94:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   1db98:	0109c404 	movi	r4,10000
   1db9c:	001d9f40 	call	1d9f4 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   1dba0:	00800c84 	movi	r2,50
   1dba4:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1dba8:	e0bffc17 	ldw	r2,-16(fp)
   1dbac:	10c00a17 	ldw	r3,40(r2)
   1dbb0:	e0bfff17 	ldw	r2,-4(fp)
   1dbb4:	1885883a 	add	r2,r3,r2
   1dbb8:	10800023 	ldbuio	r2,0(r2)
   1dbbc:	10803fcc 	andi	r2,r2,255
   1dbc0:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   1dbc4:	0100fa04 	movi	r4,1000
   1dbc8:	001d9f40 	call	1d9f4 <usleep>
    timeout--;
   1dbcc:	e0bffb17 	ldw	r2,-20(fp)
   1dbd0:	10bfffc4 	addi	r2,r2,-1
   1dbd4:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   1dbd8:	e0bffd03 	ldbu	r2,-12(fp)
   1dbdc:	10803fcc 	andi	r2,r2,255
   1dbe0:	1080020c 	andi	r2,r2,8
   1dbe4:	1000021e 	bne	r2,zero,1dbf0 <alt_erase_block_amd+0x140>
   1dbe8:	e0bffb17 	ldw	r2,-20(fp)
   1dbec:	00bfee16 	blt	zero,r2,1dba8 <__alt_data_end+0xf001dba8>


  timeout = flash->erase_timeout;
   1dbf0:	e0bffc17 	ldw	r2,-16(fp)
   1dbf4:	10803217 	ldw	r2,200(r2)
   1dbf8:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1dbfc:	00001506 	br	1dc54 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1dc00:	e0bffc17 	ldw	r2,-16(fp)
   1dc04:	10c00a17 	ldw	r3,40(r2)
   1dc08:	e0bfff17 	ldw	r2,-4(fp)
   1dc0c:	1885883a 	add	r2,r3,r2
   1dc10:	10800023 	ldbuio	r2,0(r2)
   1dc14:	10803fcc 	andi	r2,r2,255
   1dc18:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   1dc1c:	e0bffd03 	ldbu	r2,-12(fp)
   1dc20:	10803fcc 	andi	r2,r2,255
   1dc24:	1080201c 	xori	r2,r2,128
   1dc28:	10bfe004 	addi	r2,r2,-128
   1dc2c:	10000b16 	blt	r2,zero,1dc5c <alt_erase_block_amd+0x1ac>
   1dc30:	e0bffd03 	ldbu	r2,-12(fp)
   1dc34:	10803fcc 	andi	r2,r2,255
   1dc38:	1080080c 	andi	r2,r2,32
   1dc3c:	1000071e 	bne	r2,zero,1dc5c <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   1dc40:	0100fa04 	movi	r4,1000
   1dc44:	001d9f40 	call	1d9f4 <usleep>
    timeout -= 1000;
   1dc48:	e0bffb17 	ldw	r2,-20(fp)
   1dc4c:	10bf0604 	addi	r2,r2,-1000
   1dc50:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1dc54:	e0bffb17 	ldw	r2,-20(fp)
   1dc58:	00bfe916 	blt	zero,r2,1dc00 <__alt_data_end+0xf001dc00>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1dc5c:	e0bffb17 	ldw	r2,-20(fp)
   1dc60:	00800316 	blt	zero,r2,1dc70 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   1dc64:	00bfe304 	movi	r2,-116
   1dc68:	e0bffa15 	stw	r2,-24(fp)
   1dc6c:	00000e06 	br	1dca8 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1dc70:	e0bffc17 	ldw	r2,-16(fp)
   1dc74:	10c00a17 	ldw	r3,40(r2)
   1dc78:	e0bfff17 	ldw	r2,-4(fp)
   1dc7c:	1885883a 	add	r2,r3,r2
   1dc80:	10800023 	ldbuio	r2,0(r2)
   1dc84:	10803fcc 	andi	r2,r2,255
   1dc88:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   1dc8c:	e0bffd03 	ldbu	r2,-12(fp)
   1dc90:	10803fcc 	andi	r2,r2,255
   1dc94:	1080201c 	xori	r2,r2,128
   1dc98:	10bfe004 	addi	r2,r2,-128
   1dc9c:	10000216 	blt	r2,zero,1dca8 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   1dca0:	00bffec4 	movi	r2,-5
   1dca4:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   1dca8:	e0bffa17 	ldw	r2,-24(fp)
}
   1dcac:	e037883a 	mov	sp,fp
   1dcb0:	dfc00117 	ldw	ra,4(sp)
   1dcb4:	df000017 	ldw	fp,0(sp)
   1dcb8:	dec00204 	addi	sp,sp,8
   1dcbc:	f800283a 	ret

0001dcc0 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1dcc0:	defff804 	addi	sp,sp,-32
   1dcc4:	dfc00715 	stw	ra,28(sp)
   1dcc8:	df000615 	stw	fp,24(sp)
   1dccc:	df000604 	addi	fp,sp,24
   1dcd0:	e13ffd15 	stw	r4,-12(fp)
   1dcd4:	e17ffe15 	stw	r5,-8(fp)
   1dcd8:	3005883a 	mov	r2,r6
   1dcdc:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1dce0:	e0bffd17 	ldw	r2,-12(fp)
   1dce4:	10803117 	ldw	r2,196(r2)
   1dce8:	10801924 	muli	r2,r2,100
   1dcec:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   1dcf0:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1dcf4:	e0bffd17 	ldw	r2,-12(fp)
   1dcf8:	10c00a17 	ldw	r3,40(r2)
   1dcfc:	e0bffe17 	ldw	r2,-8(fp)
   1dd00:	1885883a 	add	r2,r3,r2
   1dd04:	10800023 	ldbuio	r2,0(r2)
   1dd08:	10803fcc 	andi	r2,r2,255
   1dd0c:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1dd10:	00001606 	br	1dd6c <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1dd14:	e0bffc03 	ldbu	r2,-16(fp)
   1dd18:	10c03fcc 	andi	r3,r2,255
   1dd1c:	e0bfff03 	ldbu	r2,-4(fp)
   1dd20:	1884f03a 	xor	r2,r3,r2
   1dd24:	1080200c 	andi	r2,r2,128
   1dd28:	10001226 	beq	r2,zero,1dd74 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   1dd2c:	e0bffc03 	ldbu	r2,-16(fp)
   1dd30:	10803fcc 	andi	r2,r2,255
   1dd34:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1dd38:	10000e1e 	bne	r2,zero,1dd74 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   1dd3c:	01000044 	movi	r4,1
   1dd40:	001d9f40 	call	1d9f4 <usleep>
    timeout--;
   1dd44:	e0bffa17 	ldw	r2,-24(fp)
   1dd48:	10bfffc4 	addi	r2,r2,-1
   1dd4c:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1dd50:	e0bffd17 	ldw	r2,-12(fp)
   1dd54:	10c00a17 	ldw	r3,40(r2)
   1dd58:	e0bffe17 	ldw	r2,-8(fp)
   1dd5c:	1885883a 	add	r2,r3,r2
   1dd60:	10800023 	ldbuio	r2,0(r2)
   1dd64:	10803fcc 	andi	r2,r2,255
   1dd68:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   1dd6c:	e0bffa17 	ldw	r2,-24(fp)
   1dd70:	00bfe816 	blt	zero,r2,1dd14 <__alt_data_end+0xf001dd14>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1dd74:	e0bffa17 	ldw	r2,-24(fp)
   1dd78:	1000031e 	bne	r2,zero,1dd88 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   1dd7c:	00bfe304 	movi	r2,-116
   1dd80:	e0bffb15 	stw	r2,-20(fp)
   1dd84:	00000f06 	br	1ddc4 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1dd88:	e0bffd17 	ldw	r2,-12(fp)
   1dd8c:	10c00a17 	ldw	r3,40(r2)
   1dd90:	e0bffe17 	ldw	r2,-8(fp)
   1dd94:	1885883a 	add	r2,r3,r2
   1dd98:	10800023 	ldbuio	r2,0(r2)
   1dd9c:	10803fcc 	andi	r2,r2,255
   1dda0:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1dda4:	e0bffc03 	ldbu	r2,-16(fp)
   1dda8:	10c03fcc 	andi	r3,r2,255
   1ddac:	e0bfff03 	ldbu	r2,-4(fp)
   1ddb0:	1884f03a 	xor	r2,r3,r2
   1ddb4:	1080200c 	andi	r2,r2,128
   1ddb8:	10000226 	beq	r2,zero,1ddc4 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1ddbc:	00bffec4 	movi	r2,-5
   1ddc0:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1ddc4:	e0bffb17 	ldw	r2,-20(fp)
}
   1ddc8:	e037883a 	mov	sp,fp
   1ddcc:	dfc00117 	ldw	ra,4(sp)
   1ddd0:	df000017 	ldw	fp,0(sp)
   1ddd4:	dec00204 	addi	sp,sp,8
   1ddd8:	f800283a 	ret

0001dddc <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1dddc:	defff904 	addi	sp,sp,-28
   1dde0:	dfc00615 	stw	ra,24(sp)
   1dde4:	df000515 	stw	fp,20(sp)
   1dde8:	df000504 	addi	fp,sp,20
   1ddec:	e13ffd15 	stw	r4,-12(fp)
   1ddf0:	e17ffe15 	stw	r5,-8(fp)
   1ddf4:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1ddf8:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1ddfc:	e0bffd17 	ldw	r2,-12(fp)
   1de00:	10803417 	ldw	r2,208(r2)
   1de04:	e0fffd17 	ldw	r3,-12(fp)
   1de08:	18c00a17 	ldw	r3,40(r3)
   1de0c:	01802a84 	movi	r6,170
   1de10:	01415544 	movi	r5,1365
   1de14:	1809883a 	mov	r4,r3
   1de18:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1de1c:	e0bffd17 	ldw	r2,-12(fp)
   1de20:	10803417 	ldw	r2,208(r2)
   1de24:	e0fffd17 	ldw	r3,-12(fp)
   1de28:	18c00a17 	ldw	r3,40(r3)
   1de2c:	01801544 	movi	r6,85
   1de30:	0140aa84 	movi	r5,682
   1de34:	1809883a 	mov	r4,r3
   1de38:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1de3c:	e0bffd17 	ldw	r2,-12(fp)
   1de40:	10803417 	ldw	r2,208(r2)
   1de44:	e0fffd17 	ldw	r3,-12(fp)
   1de48:	18c00a17 	ldw	r3,40(r3)
   1de4c:	01802804 	movi	r6,160
   1de50:	01415544 	movi	r5,1365
   1de54:	1809883a 	mov	r4,r3
   1de58:	103ee83a 	callr	r2
  
  value = *src_addr;
   1de5c:	e0bfff17 	ldw	r2,-4(fp)
   1de60:	10800003 	ldbu	r2,0(r2)
   1de64:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1de68:	e1bfff17 	ldw	r6,-4(fp)
   1de6c:	e17ffe17 	ldw	r5,-8(fp)
   1de70:	e13ffd17 	ldw	r4,-12(fp)
   1de74:	0017c680 	call	17c68 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1de78:	e0bffc03 	ldbu	r2,-16(fp)
   1de7c:	100d883a 	mov	r6,r2
   1de80:	e17ffe17 	ldw	r5,-8(fp)
   1de84:	e13ffd17 	ldw	r4,-12(fp)
   1de88:	001dcc00 	call	1dcc0 <alt_wait_for_command_to_complete_amd>
   1de8c:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1de90:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1de94:	e037883a 	mov	sp,fp
   1de98:	dfc00117 	ldw	ra,4(sp)
   1de9c:	df000017 	ldw	fp,0(sp)
   1dea0:	dec00204 	addi	sp,sp,8
   1dea4:	f800283a 	ret

0001dea8 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1dea8:	defff704 	addi	sp,sp,-36
   1deac:	dfc00815 	stw	ra,32(sp)
   1deb0:	df000715 	stw	fp,28(sp)
   1deb4:	df000704 	addi	fp,sp,28
   1deb8:	e13ffc15 	stw	r4,-16(fp)
   1debc:	e17ffd15 	stw	r5,-12(fp)
   1dec0:	e1bffe15 	stw	r6,-8(fp)
   1dec4:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1dec8:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1decc:	e0bffc17 	ldw	r2,-16(fp)
   1ded0:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1ded4:	e17ffd17 	ldw	r5,-12(fp)
   1ded8:	e13ffb17 	ldw	r4,-20(fp)
   1dedc:	001e0b40 	call	1e0b4 <alt_unlock_block_intel>
   1dee0:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1dee4:	e0bffa17 	ldw	r2,-24(fp)
   1dee8:	1000091e 	bne	r2,zero,1df10 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1deec:	008000b4 	movhi	r2,2
   1def0:	10b88c04 	addi	r2,r2,-7632
   1def4:	d8800015 	stw	r2,0(sp)
   1def8:	e1c00217 	ldw	r7,8(fp)
   1defc:	e1bfff17 	ldw	r6,-4(fp)
   1df00:	e17ffe17 	ldw	r5,-8(fp)
   1df04:	e13ffb17 	ldw	r4,-20(fp)
   1df08:	0017dc40 	call	17dc4 <alt_flash_program_block>
   1df0c:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1df10:	e0bffa17 	ldw	r2,-24(fp)
}
   1df14:	e037883a 	mov	sp,fp
   1df18:	dfc00117 	ldw	ra,4(sp)
   1df1c:	df000017 	ldw	fp,0(sp)
   1df20:	dec00204 	addi	sp,sp,8
   1df24:	f800283a 	ret

0001df28 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1df28:	defff804 	addi	sp,sp,-32
   1df2c:	dfc00715 	stw	ra,28(sp)
   1df30:	df000615 	stw	fp,24(sp)
   1df34:	df000604 	addi	fp,sp,24
   1df38:	e13ffe15 	stw	r4,-8(fp)
   1df3c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1df40:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1df44:	e0bffe17 	ldw	r2,-8(fp)
   1df48:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1df4c:	e0bffc17 	ldw	r2,-16(fp)
   1df50:	10803217 	ldw	r2,200(r2)
   1df54:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1df58:	e17fff17 	ldw	r5,-4(fp)
   1df5c:	e13ffc17 	ldw	r4,-16(fp)
   1df60:	001e0b40 	call	1e0b4 <alt_unlock_block_intel>
   1df64:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1df68:	e0bffa17 	ldw	r2,-24(fp)
   1df6c:	10004b1e 	bne	r2,zero,1e09c <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1df70:	e0bffc17 	ldw	r2,-16(fp)
   1df74:	10803617 	ldw	r2,216(r2)
   1df78:	e0fffc17 	ldw	r3,-16(fp)
   1df7c:	19000a17 	ldw	r4,40(r3)
   1df80:	e0ffff17 	ldw	r3,-4(fp)
   1df84:	20c7883a 	add	r3,r4,r3
   1df88:	01401404 	movi	r5,80
   1df8c:	1809883a 	mov	r4,r3
   1df90:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1df94:	e0bffc17 	ldw	r2,-16(fp)
   1df98:	10803617 	ldw	r2,216(r2)
   1df9c:	e0fffc17 	ldw	r3,-16(fp)
   1dfa0:	19000a17 	ldw	r4,40(r3)
   1dfa4:	e0ffff17 	ldw	r3,-4(fp)
   1dfa8:	20c7883a 	add	r3,r4,r3
   1dfac:	01400804 	movi	r5,32
   1dfb0:	1809883a 	mov	r4,r3
   1dfb4:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1dfb8:	e0bffc17 	ldw	r2,-16(fp)
   1dfbc:	10803617 	ldw	r2,216(r2)
   1dfc0:	e0fffc17 	ldw	r3,-16(fp)
   1dfc4:	19000a17 	ldw	r4,40(r3)
   1dfc8:	e0ffff17 	ldw	r3,-4(fp)
   1dfcc:	20c7883a 	add	r3,r4,r3
   1dfd0:	01403404 	movi	r5,208
   1dfd4:	1809883a 	mov	r4,r3
   1dfd8:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1dfdc:	e0bffc17 	ldw	r2,-16(fp)
   1dfe0:	10c00a17 	ldw	r3,40(r2)
   1dfe4:	e0bfff17 	ldw	r2,-4(fp)
   1dfe8:	1885883a 	add	r2,r3,r2
   1dfec:	10800023 	ldbuio	r2,0(r2)
   1dff0:	10803fcc 	andi	r2,r2,255
   1dff4:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1dff8:	e0bffd03 	ldbu	r2,-12(fp)
   1dffc:	10803fcc 	andi	r2,r2,255
   1e000:	1080201c 	xori	r2,r2,128
   1e004:	10bfe004 	addi	r2,r2,-128
   1e008:	10000816 	blt	r2,zero,1e02c <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1e00c:	0100fa04 	movi	r4,1000
   1e010:	001d9f40 	call	1d9f4 <usleep>
      timeout -= 1000;
   1e014:	e0bffb17 	ldw	r2,-20(fp)
   1e018:	10bf0604 	addi	r2,r2,-1000
   1e01c:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1e020:	e0bffb17 	ldw	r2,-20(fp)
   1e024:	00bfed16 	blt	zero,r2,1dfdc <__alt_data_end+0xf001dfdc>
   1e028:	00000106 	br	1e030 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1e02c:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1e030:	e0bffb17 	ldw	r2,-20(fp)
   1e034:	00800316 	blt	zero,r2,1e044 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1e038:	00bfe304 	movi	r2,-116
   1e03c:	e0bffa15 	stw	r2,-24(fp)
   1e040:	00000d06 	br	1e078 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1e044:	e0bffd03 	ldbu	r2,-12(fp)
   1e048:	10803fcc 	andi	r2,r2,255
   1e04c:	10801fcc 	andi	r2,r2,127
   1e050:	10000926 	beq	r2,zero,1e078 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1e054:	00bffec4 	movi	r2,-5
   1e058:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1e05c:	e0bffc17 	ldw	r2,-16(fp)
   1e060:	10c00a17 	ldw	r3,40(r2)
   1e064:	e0bfff17 	ldw	r2,-4(fp)
   1e068:	1885883a 	add	r2,r3,r2
   1e06c:	10800023 	ldbuio	r2,0(r2)
   1e070:	10803fcc 	andi	r2,r2,255
   1e074:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1e078:	e0bffc17 	ldw	r2,-16(fp)
   1e07c:	10803617 	ldw	r2,216(r2)
   1e080:	e0fffc17 	ldw	r3,-16(fp)
   1e084:	19000a17 	ldw	r4,40(r3)
   1e088:	e0ffff17 	ldw	r3,-4(fp)
   1e08c:	20c7883a 	add	r3,r4,r3
   1e090:	01403fc4 	movi	r5,255
   1e094:	1809883a 	mov	r4,r3
   1e098:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1e09c:	e0bffa17 	ldw	r2,-24(fp)
}
   1e0a0:	e037883a 	mov	sp,fp
   1e0a4:	dfc00117 	ldw	ra,4(sp)
   1e0a8:	df000017 	ldw	fp,0(sp)
   1e0ac:	dec00204 	addi	sp,sp,8
   1e0b0:	f800283a 	ret

0001e0b4 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1e0b4:	defff904 	addi	sp,sp,-28
   1e0b8:	dfc00615 	stw	ra,24(sp)
   1e0bc:	df000515 	stw	fp,20(sp)
   1e0c0:	df000504 	addi	fp,sp,20
   1e0c4:	e13ffe15 	stw	r4,-8(fp)
   1e0c8:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1e0cc:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1e0d0:	e0bffe17 	ldw	r2,-8(fp)
   1e0d4:	10803117 	ldw	r2,196(r2)
   1e0d8:	10801924 	muli	r2,r2,100
   1e0dc:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1e0e0:	e0bffe17 	ldw	r2,-8(fp)
   1e0e4:	10803617 	ldw	r2,216(r2)
   1e0e8:	e0fffe17 	ldw	r3,-8(fp)
   1e0ec:	19000a17 	ldw	r4,40(r3)
   1e0f0:	e0ffff17 	ldw	r3,-4(fp)
   1e0f4:	20c7883a 	add	r3,r4,r3
   1e0f8:	01402404 	movi	r5,144
   1e0fc:	1809883a 	mov	r4,r3
   1e100:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1e104:	e0bffe17 	ldw	r2,-8(fp)
   1e108:	10c00a17 	ldw	r3,40(r2)
   1e10c:	e0bfff17 	ldw	r2,-4(fp)
   1e110:	10800104 	addi	r2,r2,4
   1e114:	1885883a 	add	r2,r3,r2
   1e118:	10800023 	ldbuio	r2,0(r2)
   1e11c:	10803fcc 	andi	r2,r2,255
   1e120:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1e124:	e0bffd03 	ldbu	r2,-12(fp)
   1e128:	1080004c 	andi	r2,r2,1
   1e12c:	10003126 	beq	r2,zero,1e1f4 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1e130:	e0bffe17 	ldw	r2,-8(fp)
   1e134:	10803617 	ldw	r2,216(r2)
   1e138:	e0fffe17 	ldw	r3,-8(fp)
   1e13c:	19000a17 	ldw	r4,40(r3)
   1e140:	e0ffff17 	ldw	r3,-4(fp)
   1e144:	20c7883a 	add	r3,r4,r3
   1e148:	01401804 	movi	r5,96
   1e14c:	1809883a 	mov	r4,r3
   1e150:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1e154:	e0bffe17 	ldw	r2,-8(fp)
   1e158:	10803617 	ldw	r2,216(r2)
   1e15c:	e0fffe17 	ldw	r3,-8(fp)
   1e160:	19000a17 	ldw	r4,40(r3)
   1e164:	e0ffff17 	ldw	r3,-4(fp)
   1e168:	20c7883a 	add	r3,r4,r3
   1e16c:	01403404 	movi	r5,208
   1e170:	1809883a 	mov	r4,r3
   1e174:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1e178:	e0bffe17 	ldw	r2,-8(fp)
   1e17c:	10c00a17 	ldw	r3,40(r2)
   1e180:	e0bfff17 	ldw	r2,-4(fp)
   1e184:	1885883a 	add	r2,r3,r2
   1e188:	10800023 	ldbuio	r2,0(r2)
   1e18c:	10803fcc 	andi	r2,r2,255
   1e190:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1e194:	e0bffd43 	ldbu	r2,-11(fp)
   1e198:	10803fcc 	andi	r2,r2,255
   1e19c:	1080201c 	xori	r2,r2,128
   1e1a0:	10bfe004 	addi	r2,r2,-128
   1e1a4:	10000816 	blt	r2,zero,1e1c8 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1e1a8:	e0bffc17 	ldw	r2,-16(fp)
   1e1ac:	10bfffc4 	addi	r2,r2,-1
   1e1b0:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1e1b4:	01000044 	movi	r4,1
   1e1b8:	001d9f40 	call	1d9f4 <usleep>
    }while(timeout > 0);
   1e1bc:	e0bffc17 	ldw	r2,-16(fp)
   1e1c0:	00bfed16 	blt	zero,r2,1e178 <__alt_data_end+0xf001e178>
   1e1c4:	00000106 	br	1e1cc <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1e1c8:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1e1cc:	e0bffc17 	ldw	r2,-16(fp)
   1e1d0:	1000031e 	bne	r2,zero,1e1e0 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1e1d4:	00bfe304 	movi	r2,-116
   1e1d8:	e0bffb15 	stw	r2,-20(fp)
   1e1dc:	00000506 	br	1e1f4 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1e1e0:	e0bffd43 	ldbu	r2,-11(fp)
   1e1e4:	10801fcc 	andi	r2,r2,127
   1e1e8:	10000226 	beq	r2,zero,1e1f4 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1e1ec:	00bffec4 	movi	r2,-5
   1e1f0:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1e1f4:	e0bffe17 	ldw	r2,-8(fp)
   1e1f8:	10803617 	ldw	r2,216(r2)
   1e1fc:	e0fffe17 	ldw	r3,-8(fp)
   1e200:	19000a17 	ldw	r4,40(r3)
   1e204:	e0ffff17 	ldw	r3,-4(fp)
   1e208:	20c7883a 	add	r3,r4,r3
   1e20c:	01403fc4 	movi	r5,255
   1e210:	1809883a 	mov	r4,r3
   1e214:	103ee83a 	callr	r2

  return ret_code;
   1e218:	e0bffb17 	ldw	r2,-20(fp)
}
   1e21c:	e037883a 	mov	sp,fp
   1e220:	dfc00117 	ldw	ra,4(sp)
   1e224:	df000017 	ldw	fp,0(sp)
   1e228:	dec00204 	addi	sp,sp,8
   1e22c:	f800283a 	ret

0001e230 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1e230:	defff904 	addi	sp,sp,-28
   1e234:	dfc00615 	stw	ra,24(sp)
   1e238:	df000515 	stw	fp,20(sp)
   1e23c:	df000504 	addi	fp,sp,20
   1e240:	e13ffd15 	stw	r4,-12(fp)
   1e244:	e17ffe15 	stw	r5,-8(fp)
   1e248:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1e24c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1e250:	e0bffd17 	ldw	r2,-12(fp)
   1e254:	10803617 	ldw	r2,216(r2)
   1e258:	e0fffd17 	ldw	r3,-12(fp)
   1e25c:	19000a17 	ldw	r4,40(r3)
   1e260:	e0fffe17 	ldw	r3,-8(fp)
   1e264:	20c7883a 	add	r3,r4,r3
   1e268:	01401004 	movi	r5,64
   1e26c:	1809883a 	mov	r4,r3
   1e270:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1e274:	e1bfff17 	ldw	r6,-4(fp)
   1e278:	e17ffe17 	ldw	r5,-8(fp)
   1e27c:	e13ffd17 	ldw	r4,-12(fp)
   1e280:	0017c680 	call	17c68 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1e284:	e0bffd17 	ldw	r2,-12(fp)
   1e288:	10c00a17 	ldw	r3,40(r2)
   1e28c:	e0bffe17 	ldw	r2,-8(fp)
   1e290:	1885883a 	add	r2,r3,r2
   1e294:	10800023 	ldbuio	r2,0(r2)
   1e298:	10803fcc 	andi	r2,r2,255
   1e29c:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1e2a0:	e0bffc03 	ldbu	r2,-16(fp)
   1e2a4:	10803fcc 	andi	r2,r2,255
   1e2a8:	1080201c 	xori	r2,r2,128
   1e2ac:	10bfe004 	addi	r2,r2,-128
   1e2b0:	103ff40e 	bge	r2,zero,1e284 <__alt_data_end+0xf001e284>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1e2b4:	e0bffc03 	ldbu	r2,-16(fp)
   1e2b8:	10801fcc 	andi	r2,r2,127
   1e2bc:	10000226 	beq	r2,zero,1e2c8 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1e2c0:	00bffec4 	movi	r2,-5
   1e2c4:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1e2c8:	e0bffd17 	ldw	r2,-12(fp)
   1e2cc:	10803617 	ldw	r2,216(r2)
   1e2d0:	e0fffd17 	ldw	r3,-12(fp)
   1e2d4:	19000a17 	ldw	r4,40(r3)
   1e2d8:	e0fffe17 	ldw	r3,-8(fp)
   1e2dc:	20c7883a 	add	r3,r4,r3
   1e2e0:	01403fc4 	movi	r5,255
   1e2e4:	1809883a 	mov	r4,r3
   1e2e8:	103ee83a 	callr	r2
  
  return ret_code;
   1e2ec:	e0bffb17 	ldw	r2,-20(fp)
}
   1e2f0:	e037883a 	mov	sp,fp
   1e2f4:	dfc00117 	ldw	ra,4(sp)
   1e2f8:	df000017 	ldw	fp,0(sp)
   1e2fc:	dec00204 	addi	sp,sp,8
   1e300:	f800283a 	ret

0001e304 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1e304:	defffb04 	addi	sp,sp,-20
   1e308:	df000415 	stw	fp,16(sp)
   1e30c:	df000404 	addi	fp,sp,16
   1e310:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1e314:	008000c4 	movi	r2,3
   1e318:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1e31c:	e0fffd17 	ldw	r3,-12(fp)
   1e320:	008003f4 	movhi	r2,15
   1e324:	10909004 	addi	r2,r2,16960
   1e328:	1887383a 	mul	r3,r3,r2
   1e32c:	00817db4 	movhi	r2,1526
   1e330:	10b84004 	addi	r2,r2,-7936
   1e334:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1e338:	00a00034 	movhi	r2,32768
   1e33c:	10bfffc4 	addi	r2,r2,-1
   1e340:	10c5203a 	divu	r2,r2,r3
   1e344:	e0ffff17 	ldw	r3,-4(fp)
   1e348:	1885203a 	divu	r2,r3,r2
   1e34c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1e350:	e0bffe17 	ldw	r2,-8(fp)
   1e354:	10002526 	beq	r2,zero,1e3ec <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1e358:	e03ffc15 	stw	zero,-16(fp)
   1e35c:	00001406 	br	1e3b0 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1e360:	00a00034 	movhi	r2,32768
   1e364:	10bfffc4 	addi	r2,r2,-1
   1e368:	10bfffc4 	addi	r2,r2,-1
   1e36c:	103ffe1e 	bne	r2,zero,1e368 <__alt_data_end+0xf001e368>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1e370:	e0fffd17 	ldw	r3,-12(fp)
   1e374:	008003f4 	movhi	r2,15
   1e378:	10909004 	addi	r2,r2,16960
   1e37c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1e380:	00817db4 	movhi	r2,1526
   1e384:	10b84004 	addi	r2,r2,-7936
   1e388:	10c7203a 	divu	r3,r2,r3
   1e38c:	00a00034 	movhi	r2,32768
   1e390:	10bfffc4 	addi	r2,r2,-1
   1e394:	10c5203a 	divu	r2,r2,r3
   1e398:	e0ffff17 	ldw	r3,-4(fp)
   1e39c:	1885c83a 	sub	r2,r3,r2
   1e3a0:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1e3a4:	e0bffc17 	ldw	r2,-16(fp)
   1e3a8:	10800044 	addi	r2,r2,1
   1e3ac:	e0bffc15 	stw	r2,-16(fp)
   1e3b0:	e0fffc17 	ldw	r3,-16(fp)
   1e3b4:	e0bffe17 	ldw	r2,-8(fp)
   1e3b8:	18bfe916 	blt	r3,r2,1e360 <__alt_data_end+0xf001e360>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1e3bc:	e0fffd17 	ldw	r3,-12(fp)
   1e3c0:	008003f4 	movhi	r2,15
   1e3c4:	10909004 	addi	r2,r2,16960
   1e3c8:	1887383a 	mul	r3,r3,r2
   1e3cc:	00817db4 	movhi	r2,1526
   1e3d0:	10b84004 	addi	r2,r2,-7936
   1e3d4:	10c7203a 	divu	r3,r2,r3
   1e3d8:	e0bfff17 	ldw	r2,-4(fp)
   1e3dc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1e3e0:	10bfffc4 	addi	r2,r2,-1
   1e3e4:	103ffe1e 	bne	r2,zero,1e3e0 <__alt_data_end+0xf001e3e0>
   1e3e8:	00000b06 	br	1e418 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1e3ec:	e0fffd17 	ldw	r3,-12(fp)
   1e3f0:	008003f4 	movhi	r2,15
   1e3f4:	10909004 	addi	r2,r2,16960
   1e3f8:	1887383a 	mul	r3,r3,r2
   1e3fc:	00817db4 	movhi	r2,1526
   1e400:	10b84004 	addi	r2,r2,-7936
   1e404:	10c7203a 	divu	r3,r2,r3
   1e408:	e0bfff17 	ldw	r2,-4(fp)
   1e40c:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1e410:	10bfffc4 	addi	r2,r2,-1
   1e414:	00bffe16 	blt	zero,r2,1e410 <__alt_data_end+0xf001e410>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1e418:	0005883a 	mov	r2,zero
}
   1e41c:	e037883a 	mov	sp,fp
   1e420:	df000017 	ldw	fp,0(sp)
   1e424:	dec00104 	addi	sp,sp,4
   1e428:	f800283a 	ret

0001e42c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1e42c:	defffb04 	addi	sp,sp,-20
   1e430:	dfc00415 	stw	ra,16(sp)
   1e434:	df000315 	stw	fp,12(sp)
   1e438:	df000304 	addi	fp,sp,12
   1e43c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1e440:	d0a00a17 	ldw	r2,-32728(gp)
   1e444:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1e448:	00003106 	br	1e510 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1e44c:	e0bffd17 	ldw	r2,-12(fp)
   1e450:	10800217 	ldw	r2,8(r2)
   1e454:	1009883a 	mov	r4,r2
   1e458:	0008e800 	call	8e80 <strlen>
   1e45c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1e460:	e0bffd17 	ldw	r2,-12(fp)
   1e464:	10c00217 	ldw	r3,8(r2)
   1e468:	e0bffe17 	ldw	r2,-8(fp)
   1e46c:	10bfffc4 	addi	r2,r2,-1
   1e470:	1885883a 	add	r2,r3,r2
   1e474:	10800003 	ldbu	r2,0(r2)
   1e478:	10803fcc 	andi	r2,r2,255
   1e47c:	1080201c 	xori	r2,r2,128
   1e480:	10bfe004 	addi	r2,r2,-128
   1e484:	10800bd8 	cmpnei	r2,r2,47
   1e488:	1000031e 	bne	r2,zero,1e498 <alt_find_file+0x6c>
    {
      len -= 1;
   1e48c:	e0bffe17 	ldw	r2,-8(fp)
   1e490:	10bfffc4 	addi	r2,r2,-1
   1e494:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1e498:	e0bffe17 	ldw	r2,-8(fp)
   1e49c:	e0ffff17 	ldw	r3,-4(fp)
   1e4a0:	1885883a 	add	r2,r3,r2
   1e4a4:	10800003 	ldbu	r2,0(r2)
   1e4a8:	10803fcc 	andi	r2,r2,255
   1e4ac:	1080201c 	xori	r2,r2,128
   1e4b0:	10bfe004 	addi	r2,r2,-128
   1e4b4:	10800be0 	cmpeqi	r2,r2,47
   1e4b8:	1000081e 	bne	r2,zero,1e4dc <alt_find_file+0xb0>
   1e4bc:	e0bffe17 	ldw	r2,-8(fp)
   1e4c0:	e0ffff17 	ldw	r3,-4(fp)
   1e4c4:	1885883a 	add	r2,r3,r2
   1e4c8:	10800003 	ldbu	r2,0(r2)
   1e4cc:	10803fcc 	andi	r2,r2,255
   1e4d0:	1080201c 	xori	r2,r2,128
   1e4d4:	10bfe004 	addi	r2,r2,-128
   1e4d8:	10000a1e 	bne	r2,zero,1e504 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1e4dc:	e0bffd17 	ldw	r2,-12(fp)
   1e4e0:	10800217 	ldw	r2,8(r2)
   1e4e4:	e0fffe17 	ldw	r3,-8(fp)
   1e4e8:	180d883a 	mov	r6,r3
   1e4ec:	e17fff17 	ldw	r5,-4(fp)
   1e4f0:	1009883a 	mov	r4,r2
   1e4f4:	00089140 	call	8914 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1e4f8:	1000021e 	bne	r2,zero,1e504 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1e4fc:	e0bffd17 	ldw	r2,-12(fp)
   1e500:	00000706 	br	1e520 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1e504:	e0bffd17 	ldw	r2,-12(fp)
   1e508:	10800017 	ldw	r2,0(r2)
   1e50c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1e510:	e0fffd17 	ldw	r3,-12(fp)
   1e514:	d0a00a04 	addi	r2,gp,-32728
   1e518:	18bfcc1e 	bne	r3,r2,1e44c <__alt_data_end+0xf001e44c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1e51c:	0005883a 	mov	r2,zero
}
   1e520:	e037883a 	mov	sp,fp
   1e524:	dfc00117 	ldw	ra,4(sp)
   1e528:	df000017 	ldw	fp,0(sp)
   1e52c:	dec00204 	addi	sp,sp,8
   1e530:	f800283a 	ret

0001e534 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1e534:	defffc04 	addi	sp,sp,-16
   1e538:	df000315 	stw	fp,12(sp)
   1e53c:	df000304 	addi	fp,sp,12
   1e540:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1e544:	00bffa04 	movi	r2,-24
   1e548:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1e54c:	e03ffd15 	stw	zero,-12(fp)
   1e550:	00001906 	br	1e5b8 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1e554:	00820034 	movhi	r2,2048
   1e558:	10849204 	addi	r2,r2,4680
   1e55c:	e0fffd17 	ldw	r3,-12(fp)
   1e560:	18c00324 	muli	r3,r3,12
   1e564:	10c5883a 	add	r2,r2,r3
   1e568:	10800017 	ldw	r2,0(r2)
   1e56c:	10000f1e 	bne	r2,zero,1e5ac <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1e570:	00820034 	movhi	r2,2048
   1e574:	10849204 	addi	r2,r2,4680
   1e578:	e0fffd17 	ldw	r3,-12(fp)
   1e57c:	18c00324 	muli	r3,r3,12
   1e580:	10c5883a 	add	r2,r2,r3
   1e584:	e0ffff17 	ldw	r3,-4(fp)
   1e588:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1e58c:	d0e00e17 	ldw	r3,-32712(gp)
   1e590:	e0bffd17 	ldw	r2,-12(fp)
   1e594:	1880020e 	bge	r3,r2,1e5a0 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1e598:	e0bffd17 	ldw	r2,-12(fp)
   1e59c:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
   1e5a0:	e0bffd17 	ldw	r2,-12(fp)
   1e5a4:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1e5a8:	00000606 	br	1e5c4 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1e5ac:	e0bffd17 	ldw	r2,-12(fp)
   1e5b0:	10800044 	addi	r2,r2,1
   1e5b4:	e0bffd15 	stw	r2,-12(fp)
   1e5b8:	e0bffd17 	ldw	r2,-12(fp)
   1e5bc:	10800810 	cmplti	r2,r2,32
   1e5c0:	103fe41e 	bne	r2,zero,1e554 <__alt_data_end+0xf001e554>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1e5c4:	e0bffe17 	ldw	r2,-8(fp)
}
   1e5c8:	e037883a 	mov	sp,fp
   1e5cc:	df000017 	ldw	fp,0(sp)
   1e5d0:	dec00104 	addi	sp,sp,4
   1e5d4:	f800283a 	ret

0001e5d8 <atexit>:
   1e5d8:	200b883a 	mov	r5,r4
   1e5dc:	000f883a 	mov	r7,zero
   1e5e0:	000d883a 	mov	r6,zero
   1e5e4:	0009883a 	mov	r4,zero
   1e5e8:	001e6241 	jmpi	1e624 <__register_exitproc>

0001e5ec <exit>:
   1e5ec:	defffe04 	addi	sp,sp,-8
   1e5f0:	000b883a 	mov	r5,zero
   1e5f4:	dc000015 	stw	r16,0(sp)
   1e5f8:	dfc00115 	stw	ra,4(sp)
   1e5fc:	2021883a 	mov	r16,r4
   1e600:	001e73c0 	call	1e73c <__call_exitprocs>
   1e604:	00820034 	movhi	r2,2048
   1e608:	1089f304 	addi	r2,r2,10188
   1e60c:	11000017 	ldw	r4,0(r2)
   1e610:	20800f17 	ldw	r2,60(r4)
   1e614:	10000126 	beq	r2,zero,1e61c <exit+0x30>
   1e618:	103ee83a 	callr	r2
   1e61c:	8009883a 	mov	r4,r16
   1e620:	001e8bc0 	call	1e8bc <_exit>

0001e624 <__register_exitproc>:
   1e624:	defffa04 	addi	sp,sp,-24
   1e628:	dc000315 	stw	r16,12(sp)
   1e62c:	04020034 	movhi	r16,2048
   1e630:	8409f304 	addi	r16,r16,10188
   1e634:	80c00017 	ldw	r3,0(r16)
   1e638:	dc400415 	stw	r17,16(sp)
   1e63c:	dfc00515 	stw	ra,20(sp)
   1e640:	18805217 	ldw	r2,328(r3)
   1e644:	2023883a 	mov	r17,r4
   1e648:	10003726 	beq	r2,zero,1e728 <__register_exitproc+0x104>
   1e64c:	10c00117 	ldw	r3,4(r2)
   1e650:	010007c4 	movi	r4,31
   1e654:	20c00e16 	blt	r4,r3,1e690 <__register_exitproc+0x6c>
   1e658:	1a000044 	addi	r8,r3,1
   1e65c:	8800221e 	bne	r17,zero,1e6e8 <__register_exitproc+0xc4>
   1e660:	18c00084 	addi	r3,r3,2
   1e664:	18c7883a 	add	r3,r3,r3
   1e668:	18c7883a 	add	r3,r3,r3
   1e66c:	12000115 	stw	r8,4(r2)
   1e670:	10c7883a 	add	r3,r2,r3
   1e674:	19400015 	stw	r5,0(r3)
   1e678:	0005883a 	mov	r2,zero
   1e67c:	dfc00517 	ldw	ra,20(sp)
   1e680:	dc400417 	ldw	r17,16(sp)
   1e684:	dc000317 	ldw	r16,12(sp)
   1e688:	dec00604 	addi	sp,sp,24
   1e68c:	f800283a 	ret
   1e690:	00800034 	movhi	r2,0
   1e694:	10800004 	addi	r2,r2,0
   1e698:	10002626 	beq	r2,zero,1e734 <__register_exitproc+0x110>
   1e69c:	01006404 	movi	r4,400
   1e6a0:	d9400015 	stw	r5,0(sp)
   1e6a4:	d9800115 	stw	r6,4(sp)
   1e6a8:	d9c00215 	stw	r7,8(sp)
   1e6ac:	00000000 	call	0 <__alt_mem_onchip_memory>
   1e6b0:	d9400017 	ldw	r5,0(sp)
   1e6b4:	d9800117 	ldw	r6,4(sp)
   1e6b8:	d9c00217 	ldw	r7,8(sp)
   1e6bc:	10001d26 	beq	r2,zero,1e734 <__register_exitproc+0x110>
   1e6c0:	81000017 	ldw	r4,0(r16)
   1e6c4:	10000115 	stw	zero,4(r2)
   1e6c8:	02000044 	movi	r8,1
   1e6cc:	22405217 	ldw	r9,328(r4)
   1e6d0:	0007883a 	mov	r3,zero
   1e6d4:	12400015 	stw	r9,0(r2)
   1e6d8:	20805215 	stw	r2,328(r4)
   1e6dc:	10006215 	stw	zero,392(r2)
   1e6e0:	10006315 	stw	zero,396(r2)
   1e6e4:	883fde26 	beq	r17,zero,1e660 <__alt_data_end+0xf001e660>
   1e6e8:	18c9883a 	add	r4,r3,r3
   1e6ec:	2109883a 	add	r4,r4,r4
   1e6f0:	1109883a 	add	r4,r2,r4
   1e6f4:	21802215 	stw	r6,136(r4)
   1e6f8:	01800044 	movi	r6,1
   1e6fc:	12406217 	ldw	r9,392(r2)
   1e700:	30cc983a 	sll	r6,r6,r3
   1e704:	4992b03a 	or	r9,r9,r6
   1e708:	12406215 	stw	r9,392(r2)
   1e70c:	21c04215 	stw	r7,264(r4)
   1e710:	01000084 	movi	r4,2
   1e714:	893fd21e 	bne	r17,r4,1e660 <__alt_data_end+0xf001e660>
   1e718:	11006317 	ldw	r4,396(r2)
   1e71c:	218cb03a 	or	r6,r4,r6
   1e720:	11806315 	stw	r6,396(r2)
   1e724:	003fce06 	br	1e660 <__alt_data_end+0xf001e660>
   1e728:	18805304 	addi	r2,r3,332
   1e72c:	18805215 	stw	r2,328(r3)
   1e730:	003fc606 	br	1e64c <__alt_data_end+0xf001e64c>
   1e734:	00bfffc4 	movi	r2,-1
   1e738:	003fd006 	br	1e67c <__alt_data_end+0xf001e67c>

0001e73c <__call_exitprocs>:
   1e73c:	defff504 	addi	sp,sp,-44
   1e740:	df000915 	stw	fp,36(sp)
   1e744:	dd400615 	stw	r21,24(sp)
   1e748:	dc800315 	stw	r18,12(sp)
   1e74c:	dfc00a15 	stw	ra,40(sp)
   1e750:	ddc00815 	stw	r23,32(sp)
   1e754:	dd800715 	stw	r22,28(sp)
   1e758:	dd000515 	stw	r20,20(sp)
   1e75c:	dcc00415 	stw	r19,16(sp)
   1e760:	dc400215 	stw	r17,8(sp)
   1e764:	dc000115 	stw	r16,4(sp)
   1e768:	d9000015 	stw	r4,0(sp)
   1e76c:	2839883a 	mov	fp,r5
   1e770:	04800044 	movi	r18,1
   1e774:	057fffc4 	movi	r21,-1
   1e778:	00820034 	movhi	r2,2048
   1e77c:	1089f304 	addi	r2,r2,10188
   1e780:	12000017 	ldw	r8,0(r2)
   1e784:	45005217 	ldw	r20,328(r8)
   1e788:	44c05204 	addi	r19,r8,328
   1e78c:	a0001c26 	beq	r20,zero,1e800 <__call_exitprocs+0xc4>
   1e790:	a0800117 	ldw	r2,4(r20)
   1e794:	15ffffc4 	addi	r23,r2,-1
   1e798:	b8000d16 	blt	r23,zero,1e7d0 <__call_exitprocs+0x94>
   1e79c:	14000044 	addi	r16,r2,1
   1e7a0:	8421883a 	add	r16,r16,r16
   1e7a4:	8421883a 	add	r16,r16,r16
   1e7a8:	84402004 	addi	r17,r16,128
   1e7ac:	a463883a 	add	r17,r20,r17
   1e7b0:	a421883a 	add	r16,r20,r16
   1e7b4:	e0001e26 	beq	fp,zero,1e830 <__call_exitprocs+0xf4>
   1e7b8:	80804017 	ldw	r2,256(r16)
   1e7bc:	e0801c26 	beq	fp,r2,1e830 <__call_exitprocs+0xf4>
   1e7c0:	bdffffc4 	addi	r23,r23,-1
   1e7c4:	843fff04 	addi	r16,r16,-4
   1e7c8:	8c7fff04 	addi	r17,r17,-4
   1e7cc:	bd7ff91e 	bne	r23,r21,1e7b4 <__alt_data_end+0xf001e7b4>
   1e7d0:	00800034 	movhi	r2,0
   1e7d4:	10800004 	addi	r2,r2,0
   1e7d8:	10000926 	beq	r2,zero,1e800 <__call_exitprocs+0xc4>
   1e7dc:	a0800117 	ldw	r2,4(r20)
   1e7e0:	1000301e 	bne	r2,zero,1e8a4 <__call_exitprocs+0x168>
   1e7e4:	a0800017 	ldw	r2,0(r20)
   1e7e8:	10003226 	beq	r2,zero,1e8b4 <__call_exitprocs+0x178>
   1e7ec:	a009883a 	mov	r4,r20
   1e7f0:	98800015 	stw	r2,0(r19)
   1e7f4:	00000000 	call	0 <__alt_mem_onchip_memory>
   1e7f8:	9d000017 	ldw	r20,0(r19)
   1e7fc:	a03fe41e 	bne	r20,zero,1e790 <__alt_data_end+0xf001e790>
   1e800:	dfc00a17 	ldw	ra,40(sp)
   1e804:	df000917 	ldw	fp,36(sp)
   1e808:	ddc00817 	ldw	r23,32(sp)
   1e80c:	dd800717 	ldw	r22,28(sp)
   1e810:	dd400617 	ldw	r21,24(sp)
   1e814:	dd000517 	ldw	r20,20(sp)
   1e818:	dcc00417 	ldw	r19,16(sp)
   1e81c:	dc800317 	ldw	r18,12(sp)
   1e820:	dc400217 	ldw	r17,8(sp)
   1e824:	dc000117 	ldw	r16,4(sp)
   1e828:	dec00b04 	addi	sp,sp,44
   1e82c:	f800283a 	ret
   1e830:	a0800117 	ldw	r2,4(r20)
   1e834:	80c00017 	ldw	r3,0(r16)
   1e838:	10bfffc4 	addi	r2,r2,-1
   1e83c:	15c01426 	beq	r2,r23,1e890 <__call_exitprocs+0x154>
   1e840:	80000015 	stw	zero,0(r16)
   1e844:	183fde26 	beq	r3,zero,1e7c0 <__alt_data_end+0xf001e7c0>
   1e848:	95c8983a 	sll	r4,r18,r23
   1e84c:	a0806217 	ldw	r2,392(r20)
   1e850:	a5800117 	ldw	r22,4(r20)
   1e854:	2084703a 	and	r2,r4,r2
   1e858:	10000b26 	beq	r2,zero,1e888 <__call_exitprocs+0x14c>
   1e85c:	a0806317 	ldw	r2,396(r20)
   1e860:	2088703a 	and	r4,r4,r2
   1e864:	20000c1e 	bne	r4,zero,1e898 <__call_exitprocs+0x15c>
   1e868:	89400017 	ldw	r5,0(r17)
   1e86c:	d9000017 	ldw	r4,0(sp)
   1e870:	183ee83a 	callr	r3
   1e874:	a0800117 	ldw	r2,4(r20)
   1e878:	15bfbf1e 	bne	r2,r22,1e778 <__alt_data_end+0xf001e778>
   1e87c:	98800017 	ldw	r2,0(r19)
   1e880:	153fcf26 	beq	r2,r20,1e7c0 <__alt_data_end+0xf001e7c0>
   1e884:	003fbc06 	br	1e778 <__alt_data_end+0xf001e778>
   1e888:	183ee83a 	callr	r3
   1e88c:	003ff906 	br	1e874 <__alt_data_end+0xf001e874>
   1e890:	a5c00115 	stw	r23,4(r20)
   1e894:	003feb06 	br	1e844 <__alt_data_end+0xf001e844>
   1e898:	89000017 	ldw	r4,0(r17)
   1e89c:	183ee83a 	callr	r3
   1e8a0:	003ff406 	br	1e874 <__alt_data_end+0xf001e874>
   1e8a4:	a0800017 	ldw	r2,0(r20)
   1e8a8:	a027883a 	mov	r19,r20
   1e8ac:	1029883a 	mov	r20,r2
   1e8b0:	003fb606 	br	1e78c <__alt_data_end+0xf001e78c>
   1e8b4:	0005883a 	mov	r2,zero
   1e8b8:	003ffb06 	br	1e8a8 <__alt_data_end+0xf001e8a8>

0001e8bc <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1e8bc:	defffd04 	addi	sp,sp,-12
   1e8c0:	df000215 	stw	fp,8(sp)
   1e8c4:	df000204 	addi	fp,sp,8
   1e8c8:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1e8cc:	0001883a 	nop
   1e8d0:	e0bfff17 	ldw	r2,-4(fp)
   1e8d4:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1e8d8:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1e8dc:	10000226 	beq	r2,zero,1e8e8 <_exit+0x2c>
    ALT_SIM_FAIL();
   1e8e0:	002af070 	cmpltui	zero,zero,43969
   1e8e4:	00000106 	br	1e8ec <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1e8e8:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1e8ec:	003fff06 	br	1e8ec <__alt_data_end+0xf001e8ec>
