
*** Running vivado
    with args -log main_design_xbar_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_xbar_4.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Jul 30 16:03:10 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_design_xbar_4.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1352.531 ; gain = 2.996 ; free physical = 483 ; free virtual = 10802
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_design_xbar_4
Command: synth_design -top main_design_xbar_4 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 399818
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2143.434 ; gain = 411.715 ; free physical = 189 ; free virtual = 9410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_design_xbar_4' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_4/synth/main_design_xbar_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axis_switch' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axisc_decoder' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axisc_decoder' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:475]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axisc_transfer_mux' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axisc_arb_responder' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axisc_arb_responder' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1117]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_mux_enc__parameterized0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_31_axisc_register_slice' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/ca8d/hdl/axis_register_slice_v1_1_vl_rfs.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axisc_transfer_mux' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:814]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_axis_switch_arbiter' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_arb_rr' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_dynamic_priority_encoder' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6157] synthesizing module 'axis_switch_v1_1_31_dynamic_priority_encoder__parameterized0' [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_dynamic_priority_encoder__parameterized0' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_dynamic_priority_encoder' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1528]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_arb_rr' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axis_switch_arbiter' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:1352]
INFO: [Synth 8-6155] done synthesizing module 'axis_switch_v1_1_31_axis_switch' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ipshared/e0e4/hdl/axis_switch_v1_1_vl_rfs.v:3078]
INFO: [Synth 8-6155] done synthesizing module 'main_design_xbar_4' (0#1) [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_4/synth/main_design_xbar_4.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axis_register_slice_v1_1_31_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_31_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axis_register_slice_v1_1_31_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLKEN in module axis_register_slice_v1_1_31_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port AXIS_TLAST in module axis_switch_v1_1_31_axisc_arb_responder is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_enable in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[3] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[2] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[1] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port mi_mux[0] in module axis_switch_v1_1_31_axisc_transfer_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TDEST[0] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[3] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[2] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[1] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_mux[0] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port si_enable[0] in module axis_switch_v1_1_31_axisc_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_1_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aclk in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aresetn in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[31] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[30] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[29] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[28] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[27] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[26] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[25] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[24] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[23] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[22] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[21] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[20] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[19] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[18] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[17] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[16] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[15] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[14] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[13] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[12] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[11] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[10] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[9] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[8] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[7] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_wdata[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_bready in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_arvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_araddr[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_rready in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2228.371 ; gain = 496.652 ; free physical = 221 ; free virtual = 9246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2243.215 ; gain = 511.496 ; free physical = 227 ; free virtual = 9257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2243.215 ; gain = 511.496 ; free physical = 227 ; free virtual = 9257
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2243.215 ; gain = 0.000 ; free physical = 225 ; free virtual = 9258
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_4/main_design_xbar_4_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_4/main_design_xbar_4_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.965 ; gain = 0.000 ; free physical = 220 ; free virtual = 9234
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2358.965 ; gain = 0.000 ; free physical = 219 ; free virtual = 9233
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2358.965 ; gain = 627.246 ; free physical = 242 ; free virtual = 9262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 242 ; free virtual = 9262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 245 ; free virtual = 9266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 227 ; free virtual = 9271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[1] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_gnt[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port arb_sel[0] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aclk in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_aresetn in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awvalid in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_ctrl_awaddr[6] in module axis_switch_v1_1_31_axis_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 191 ; free virtual = 9256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 244 ; free virtual = 9248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 247 ; free virtual = 9250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 246 ; free virtual = 9250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 521 ; free virtual = 9567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 521 ; free virtual = 9567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 525 ; free virtual = 9571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 525 ; free virtual = 9571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 523 ; free virtual = 9570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 521 ; free virtual = 9571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |    40|
|4     |LUT4 |     9|
|5     |LUT5 |     5|
|6     |LUT6 |     2|
|7     |FDRE |    11|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2366.969 ; gain = 635.250 ; free physical = 521 ; free virtual = 9571
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2366.969 ; gain = 519.500 ; free physical = 498 ; free virtual = 9568
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2366.977 ; gain = 635.250 ; free physical = 498 ; free virtual = 9568
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.977 ; gain = 0.000 ; free physical = 596 ; free virtual = 9670
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2422.996 ; gain = 0.000 ; free physical = 838 ; free virtual = 9920
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5ccc5b4c
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:51 . Memory (MB): peak = 2422.996 ; gain = 1048.684 ; free physical = 836 ; free virtual = 9922
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1520.471; main = 1168.728; forked = 389.979
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3463.809; main = 2423.000; forked = 1096.836
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.008 ; gain = 0.000 ; free physical = 831 ; free virtual = 9923
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_4_synth_1/main_design_xbar_4.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_design_xbar_4, cache-ID = 3c2f3e330758da64
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.008 ; gain = 0.000 ; free physical = 807 ; free virtual = 9905
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_xbar_4_synth_1/main_design_xbar_4.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_xbar_4_utilization_synth.rpt -pb main_design_xbar_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 16:04:17 2024...
