LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Full_Adder_tb is
end Full_Adder_tb;

architecture Testbench of Full_Adder_tb is 

component Full_Adder	Port ( a, b, cin: in std_logic;
								sum, cout : out std_logic
							  );
end component;

	signal a, b, cin, ans, cout		: STD_LOGIC;
	
	
	begin
	U1: Full_Adder port map (a,b, cin, ans,cout);
	
		process
		begin

			a <= '0';
			b <= '0';
			cin <= '0';
			wait for 10 ns;

			a <= '1';
			b <= '0';
			cin <= '1';
            wait for 10 ns;
			
		end process;
END Testbench;