#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 25 16:18:44 2024
# Process ID: 15704
# Current directory: E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5716 E:\29917\Documents\CPU-ON-FPGA\8bitALU_orig01\8bitALU_orig01.xpr
# Log file: E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/vivado.log
# Journal file: E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/huyan/Documents/8bitALU_orig01' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 916.551 ; gain = 180.844
update_compile_order -fileset sources_1
add_files -norecurse {E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Carry_Flag.v E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Sign_Flag.v E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Parity_Flag.v E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Zero_Flag.v E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.srcs/sources_1/new/Overflow_Flag.v}
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Thu Jan 25 16:20:32 2024] Launched synth_2...
Run output will be captured here: E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.runs/synth_2/runme.log
[Thu Jan 25 16:20:32 2024] Launched impl_2...
Run output will be captured here: E:/29917/Documents/CPU-ON-FPGA/8bitALU_orig01/8bitALU_orig01.runs/impl_2/runme.log
