# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: Preethi Jagan
RegisterNumber:  23008364
*/
## Program

![image](https://github.com/Preethijgan/Experiment--02-Implementation-of-combinational-logic-/assets/144870652/96495aad-0c3b-4ee2-8b12-b46cbd2cc660)

## Truth Table

![image](https://github.com/Preethijgan/Experiment--02-Implementation-of-combinational-logic-/assets/144870652/d59d96c1-6a84-4e25-9f4e-fb519aeeaf0c)

## RTL Diagram

![image](https://github.com/Preethijgan/Experiment--02-Implementation-of-combinational-logic-/assets/144870652/2b2bce16-7fb9-43e1-9b71-1be30d2080c7)

## Timing Diagram

![image](https://github.com/Preethijgan/Experiment--02-Implementation-of-combinational-logic-/assets/144870652/af540ead-23af-4e6f-9181-04edc27199cf)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
