<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="UTF-8">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <title>Chandra Kiran Narala | Hardware Design Engineer</title>
        <link rel="stylesheet" href="styles.css">
    </head>
    <body>
        <header>
            <h1><b>Chandra Kiran Narala</b></h1>
            <p>Hardware Design Engineer / ASIC/ FPGA</p>
            <a href="myresume.pdf" class="resume-button" download="Chandra_Kiran_Narala_Resume.pdf">Download Resume</a>
        </header>

    <div class="container">
        <section id="about">
            <h2><b>About Me</b></h2>
            <p>Experienced engineer specializing in ASIC design, Verilog, and robust coding skills. Actively seeking a full-time position as an ASIC Design Engineer to apply in-depth knowledge of semiconductor technologies. Aiming to contribute to cutting-edge projects, optimize ASIC architectures, and play a key role in the development of high-performance integrated circuits.</p>
        </section>
        
        <section id="experience">
            <h2><b>Professional Experience</b></h2>
        
            <div class="experience-tile" onclick="toggleDescription('experience1Desc')">
                <div class="experience-header">
                    <h3><b>Programmer Analyst - Cognizant Technology Solutions</b></h3>
                    <p class="experience-duration"><b>Duration:</b> November 2020 - December 2021</p>
                </div>
                <div id="experience1Desc" class="experience-description" style="display:none;">
                    <ul>
                        <li>Enhanced and optimized Python modules, incorporating iterative processes to execute UNIX queries and commands. Triggered job start-ups for regression, and actively monitored and analyzed outcomes.</li>
                        <li>Revitalized selenium automation suites for a web application, implementing a data-driven framework with Maven dependencies. Spearheaded the development of design test cases for rigorous testing of deployed builds.</li>
                    </ul>
                </div>
            </div>
        </section>
        
        
        <section id="projects">
            <h2><b>Projects</b></h2>
            
            <!-- Project 1 -->
            <div class="project-tile" onclick="toggleDescription('project1Desc')">
                <div class="project-header">
                    <h3>MBIST engine with 256x4b SRAM Memory array using 7nm Technology</h3>
                </div>
            </div>
            <div id="project1Desc" class="project-description" style="display:none;">
                <ul>
                    <p>This project involves the design and development of a hardware system for Built-In Self-Test (BIST) algorithms focused on a 256x4 bit Static Random Access Memory (SRAM) using advanced 7nm technology. The key components of this project include:</p>

                    <li>Algorithm Implementation: The hardware is tailored to execute BIST algorithms on the specified SRAM, ensuring efficient and accurate self-testing capabilities.</li>
                    <li>Verilog Description: A detailed behavioral description in Verilog has been developed for each component of the 256x4 bit SRAM. This description is vital for simulating the SRAMâ€™s behavior and its interaction with the BIST engine.</li>
                    <li>Integration of BIST Engine: The BIST engine is integrated at the operating speed of the SRAM. This integration is crucial for testing the memory array effectively.</li>
                    <li>Testing with Various Patterns: The system is capable of testing the SRAM using multiple test patterns. These include Blanket 0 and 1 (testing all cells for 0 and 1 values), Checkerboard and reverse Checkerboard patterns (for alternating value testing), March C, and March LR (advanced memory testing algorithms).</li>
                    <li>Simulation and Verification: The project extensively uses VIVADO simulations to verify the Register Transfer Level (RTL) design. This simulation ensures that the functionality and performance of the SRAM and BIST engine are accurate and meet the desired specifications.</li>
                    
                </ul>
            </div>

            <div class="project-tile" onclick="toggleDescription('project2Desc')">
                <div class="project-header">
                    <h3><b>8b ALU using 7nm Technology</b></h3>
                </div>
            </div>
            <div id="project2Desc" class="project-description" style="display:none;">
                <ul>
                    <li>Fabricated hardware of 8b ALU to synthesize and build a physical layout using Genus and Cadence Innovus using ASAP 7nm library and programmed a behavioral Verilog description of 8b ALU and conducted synthesis to determine component dependencies on area power and cycle time and finalized the physical layout.</li>
                </ul>
            </div>

            <div class="project-tile" onclick="toggleDescription('project3Desc')">
                <div class="project-header">
                    <h3><b>RISC-V RV32I 32-bit Processor</b></h3>
                </div>
            </div>
            <div id="project3Desc" class="project-description" style="display:none;">
                <ul>
                    <li>Architected a 32-bit a processor which executes a subset of the open-source RISC-V RV32I instruction set.</li>
                    <li>Interfaced this design on an FPGA basys3 board, conducted power, area, and timing analysis, with the design operating at 100MHz, reporting negative slack in timing constraints, allowing operation at even higher frequencies.</li>
                </ul>
            </div>

            <div class="project-tile" onclick="toggleDescription('project4Desc')">
                <div class="project-header">
                    <h3><b>256x32 SRAM Memory Array using 7nm Technology</b></h3>
                </div>
            </div>
            <div id="project4Desc" class="project-description" style="display:none;">
                <ul>
                    <li>Designed and simulated 8Kbits 6T SRAM memory cell, comprising essential peripherals such as row and column decoders, sense amplifiers, pre-charge circuits, and write drivers to support non-destructive read and reliable write operations.</li>
                    <li>Used the Cadence simulator, HSPICE, to simulate the memory array circuit and performed simulations to evaluate functionality, timing, and performance for read and write operations.</li>
                </ul>
            </div>

            <div class="project-tile" onclick="toggleDescription('project5Desc')">
                <div class="project-header">
                    <h3><b>Folded Cascode Operational Transconductance Amplifier using 45nm Technology</b></h3>
                </div>
            </div>
            <div id="project5Desc" class="project-description" style="display:none;">
                <ul>
                    <li>Architected a folded cascode operational transconductance amplifier with a voltage biasing circuit, meeting design specifications with a 71dB gain, 180uW power consumption, and a 65o phase margin using a 45nm CMOS design.</li>
                    <li>Evaluated transistor sizing in OTA circuitry, leveraging overdrive voltage estimations to optimize voltage biasing and examined different transistor scales. Optimized phase margin and bandwidth performance through analysis and testing.</li>
                </ul>
            </div>

            <div class="project-tile" onclick="toggleDescription('project6Desc')">
                <div class="project-header">
                    <h3><b>Fingerprint Matcher with GUI</b></h3>
                </div>
            </div>
            <div id="project6Desc" class="project-description" style="display:none;">
                <ul>
                    <li>Developed a Python-based fingerprint matching application using OpenCV and tkinter, achieving a 95% accuracy rate through the implementation of the Scale-Invariant Feature Transform (SIFT) algorithm.</li>
                    <li>Improved matching efficiency by 30% by integrating advanced preprocessing techniques, resulting in faster results for users, and reduced false positives by 20% through a refined matching process, ensuring more accurate fingerprint identification</li>
                </ul>
            </div>

            <div class="project-tile" onclick="toggleDescription('project7Desc')">
                <div class="project-header">
                    <h3><b>Blood Pressure and Heart Rate Monitor</b>  <a href="https://drive.google.com/file/d/1FnNS_9x8xcqcGr9SYKEpyminnfo84BnU/view?usp=drive_link">demo-video</a></h3>
                </div>
            </div>
            <div id="project7Desc" class="project-description" style="display:none;">
                <ul>
                    <li>Utilized a STM32f429I discovery board interfaced to micro pressure sensor with SPI protocol to plot systolic and diastolic pressure readings using Maximum Amplitude Algorithm.</li>
                    <li>Developed Oscillometric Waveform Envelope graph from the peak values of pressure oscillations and Systolic and diastolic pressures were articulated from MAP with almost 98% accuracy.</li>
                </ul>
            </div>
        
        </section>
        
        <section id="skills">
            <h2><b>Skills</b></h2>
            <ul>
                <li>Verilog/ VHDL</li>
                <li>Python</li>
                <li>Microprocessor/ Microcontrollers Architecture</li>
            </ul>
        </section>
        
        <section id="contact">
            <h2><b>Contact</b></h2>
            <p>Email: chandrakirannarala@gmail.com</p>
            <p>LinkedIn: <a href="https://www.linkedin.com/in/chandrakirannarala/">chandrakirannarala</a></p>
        </section>
    </div>

    <footer>
        <p>Â© Chandra Kiran. All rights reserved.</p>
    </footer>

    <script>
        function toggleDescription(descId) {
            var element = document.getElementById(descId);
            if (element.style.display === "none") {
                element.style.display = "block";
            } else {
                element.style.display = "none";
            }   
        }
    </script>
    
</body>
</html>

