#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5bcf00608300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5bcf00605e70 .scope module, "tb" "tb" 3 2;
 .timescale -9 -12;
v0x5bcf0064c450_0 .var "clk", 0 0;
v0x5bcf0064c4f0_0 .var "rst", 0 0;
S_0x5bcf006062a0 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 15, 3 15 0, S_0x5bcf00605e70;
 .timescale -9 -12;
v0x5bcf006153c0_0 .var/i "cycles", 31 0;
v0x5bcf006157a0_0 .var/real "ideal_pipeline_cpi", 0 0;
v0x5bcf00616730_0 .var/i "instrs", 31 0;
v0x5bcf00616b10_0 .var/real "measured_cpi", 0 0;
v0x5bcf00623a70_0 .var/real "single_cycle_cpi", 0 0;
E_0x5bcf005c2530 .event posedge, v0x5bcf00641650_0;
S_0x5bcf006066d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 39, 3 39 0, S_0x5bcf006062a0;
 .timescale -9 -12;
v0x5bcf00610980_0 .var/i "i", 31 0;
S_0x5bcf00606b00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 45, 3 45 0, S_0x5bcf006062a0;
 .timescale -9 -12;
v0x5bcf00610d60_0 .var/i "i", 31 0;
S_0x5bcf00606f30 .scope module, "uut" "riscvpipeline" 3 7, 4 2 0, S_0x5bcf00605e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x5bcf0063e850 .param/l "DEBUG" 1 4 8, +C4<00000000000000000000000000000000>;
L_0x5bcf00610860 .functor BUFZ 32, L_0x5bcf0064c600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5bcf00649b80_0 .net *"_ivl_0", 31 0, L_0x5bcf0064c600;  1 drivers
v0x5bcf00649c80_0 .net *"_ivl_2", 31 0, L_0x5bcf0064c790;  1 drivers
v0x5bcf00649d60_0 .net *"_ivl_4", 29 0, L_0x5bcf0064c6a0;  1 drivers
L_0x7f53bef86018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bcf00649e50_0 .net *"_ivl_6", 1 0, L_0x7f53bef86018;  1 drivers
v0x5bcf00649f30_0 .net "branch_taken", 0 0, v0x5bcf00641460_0;  1 drivers
v0x5bcf0064a020_0 .net "clk", 0 0, v0x5bcf0064c450_0;  1 drivers
v0x5bcf0064a110_0 .net "ctrl_aluctrl", 3 0, v0x5bcf0063eb80_0;  1 drivers
v0x5bcf0064a220_0 .net "ctrl_alusrc", 0 0, v0x5bcf0063eaa0_0;  1 drivers
v0x5bcf0064a310_0 .net "ctrl_branch", 0 0, v0x5bcf0063ec60_0;  1 drivers
v0x5bcf0064a3b0_0 .net "ctrl_memread", 0 0, v0x5bcf0063ed00_0;  1 drivers
v0x5bcf0064a4a0_0 .net "ctrl_memtoreg", 0 0, v0x5bcf0063edc0_0;  1 drivers
v0x5bcf0064a590_0 .net "ctrl_memwrite", 0 0, v0x5bcf0063eed0_0;  1 drivers
v0x5bcf0064a680_0 .net "ctrl_regwrite", 0 0, v0x5bcf0063ef90_0;  1 drivers
v0x5bcf0064a770_0 .var "cycle_count", 31 0;
v0x5bcf0064a850_0 .net "dmem_addr", 31 0, L_0x5bcf0064dfa0;  1 drivers
v0x5bcf0064a960_0 .net "dmem_rdata", 31 0, v0x5bcf00648150_0;  1 drivers
v0x5bcf0064aa70_0 .net "dmem_ren", 0 0, L_0x5bcf0064e220;  1 drivers
v0x5bcf0064ab60_0 .net "dmem_wdata", 31 0, L_0x5bcf0064e010;  1 drivers
v0x5bcf0064ac70_0 .net "dmem_wen", 0 0, L_0x5bcf0064e180;  1 drivers
v0x5bcf0064ad60_0 .net "exmem_rd", 4 0, L_0x5bcf0064e710;  1 drivers
v0x5bcf0064ae70_0 .net "exmem_regwrite", 0 0, L_0x5bcf0064e880;  1 drivers
v0x5bcf0064af60_0 .net "fwd_forwardA", 1 0, v0x5bcf00648a70_0;  1 drivers
v0x5bcf0064b070_0 .net "fwd_forwardB", 1 0, v0x5bcf00648b70_0;  1 drivers
v0x5bcf0064b180_0 .net "hz_id_ex_flush", 0 0, v0x5bcf00649400_0;  1 drivers
v0x5bcf0064b270_0 .net "hz_if_id_write", 0 0, v0x5bcf00649690_0;  1 drivers
v0x5bcf0064b360_0 .net "hz_pc_write", 0 0, v0x5bcf006498f0_0;  1 drivers
v0x5bcf0064b450_0 .net "idex_aluctrl_out", 3 0, L_0x5bcf0064d980;  1 drivers
v0x5bcf0064b510_0 .net "idex_alusrc_out", 0 0, L_0x5bcf0064d8c0;  1 drivers
v0x5bcf0064b5b0_0 .net "idex_branch_out", 0 0, L_0x5bcf0064daf0;  1 drivers
v0x5bcf0064b650_0 .net "idex_funct3", 2 0, L_0x5bcf0064d370;  1 drivers
v0x5bcf0064b6f0_0 .net "idex_funct7", 6 0, L_0x5bcf0064d3e0;  1 drivers
v0x5bcf0064b790_0 .net "idex_memread_out", 0 0, L_0x5bcf0064d570;  1 drivers
v0x5bcf0064b880_0 .net "idex_memtoreg_out", 0 0, L_0x5bcf0064d760;  1 drivers
v0x5bcf0064b920_0 .net "idex_memwrite_out", 0 0, L_0x5bcf0064d6a0;  1 drivers
v0x5bcf0064b9c0_0 .net "idex_opcode", 6 0, L_0x5bcf0064d290;  1 drivers
v0x5bcf0064ba60_0 .net "idex_rd", 4 0, L_0x5bcf0064d1f0;  1 drivers
v0x5bcf0064bb50_0 .net "idex_regwrite_out", 0 0, L_0x5bcf0064d300;  1 drivers
v0x5bcf0064bbf0_0 .net "idex_rs1", 4 0, L_0x5bcf0064d050;  1 drivers
v0x5bcf0064bce0_0 .net "idex_rs2", 4 0, L_0x5bcf0064d0f0;  1 drivers
v0x5bcf0064bdd0_0 .net "ifid_instr", 31 0, L_0x5bcf00616610;  1 drivers
v0x5bcf0064be70 .array "imem", 511 0, 31 0;
v0x5bcf0064bf10_0 .net "imem_addr", 31 0, L_0x5bcf00615220;  1 drivers
v0x5bcf0064bfb0_0 .net "imem_rdata", 31 0, L_0x5bcf00610860;  1 drivers
v0x5bcf0064c050_0 .var "instr_retired", 31 0;
v0x5bcf0064c0f0_0 .net "memwb_memtoreg", 0 0, L_0x5bcf0064f590;  1 drivers
v0x5bcf0064c190_0 .net "memwb_rd", 4 0, L_0x5bcf0064f330;  1 drivers
v0x5bcf0064c280_0 .net "memwb_regwrite", 0 0, L_0x5bcf0064f4f0;  1 drivers
v0x5bcf0064c370_0 .net "rst", 0 0, v0x5bcf0064c4f0_0;  1 drivers
L_0x5bcf0064c600 .array/port v0x5bcf0064be70, L_0x5bcf0064c790;
L_0x5bcf0064c6a0 .part L_0x5bcf00615220, 2, 30;
L_0x5bcf0064c790 .concat [ 30 2 0 0], L_0x5bcf0064c6a0, L_0x7f53bef86018;
L_0x5bcf0064f800 .part L_0x5bcf00616610, 0, 7;
L_0x5bcf0064f8d0 .part L_0x5bcf00616610, 12, 3;
L_0x5bcf0064f970 .part L_0x5bcf00616610, 25, 7;
L_0x5bcf0064fa80 .part L_0x5bcf00616610, 15, 5;
L_0x5bcf0064fb20 .part L_0x5bcf00616610, 20, 5;
S_0x5bcf00607300 .scope module, "controller_inst" "controller" 4 133, 5 1 0, S_0x5bcf00606f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 4 "ALUctrl";
v0x5bcf0063eaa0_0 .var "ALUSrc", 0 0;
v0x5bcf0063eb80_0 .var "ALUctrl", 3 0;
v0x5bcf0063ec60_0 .var "Branch", 0 0;
v0x5bcf0063ed00_0 .var "MemRead", 0 0;
v0x5bcf0063edc0_0 .var "MemToReg", 0 0;
v0x5bcf0063eed0_0 .var "MemWrite", 0 0;
v0x5bcf0063ef90_0 .var "RegWrite", 0 0;
v0x5bcf0063f050_0 .var "alu_op_r_type", 3 0;
v0x5bcf0063f130_0 .net "funct3", 2 0, L_0x5bcf0064f8d0;  1 drivers
v0x5bcf0063f210_0 .net "funct7", 6 0, L_0x5bcf0064f970;  1 drivers
v0x5bcf0063f2f0_0 .net "opcode", 6 0, L_0x5bcf0064f800;  1 drivers
E_0x5bcf0062a1c0 .event anyedge, v0x5bcf0063f2f0_0, v0x5bcf0063f210_0, v0x5bcf0063f130_0;
S_0x5bcf006076d0 .scope module, "datapath_inst" "datapath" 4 76, 6 1 0, S_0x5bcf00606f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_rdata";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /OUTPUT 1 "dmem_wen";
    .port_info 7 /OUTPUT 1 "dmem_ren";
    .port_info 8 /INPUT 32 "dmem_rdata";
    .port_info 9 /OUTPUT 32 "pc";
    .port_info 10 /OUTPUT 32 "ifid_pc";
    .port_info 11 /OUTPUT 32 "ifid_instr";
    .port_info 12 /OUTPUT 32 "idex_pc";
    .port_info 13 /OUTPUT 32 "idex_rs1_data";
    .port_info 14 /OUTPUT 32 "idex_rs2_data";
    .port_info 15 /OUTPUT 32 "idex_imm";
    .port_info 16 /OUTPUT 5 "idex_rs1";
    .port_info 17 /OUTPUT 5 "idex_rs2";
    .port_info 18 /OUTPUT 5 "idex_rd";
    .port_info 19 /OUTPUT 7 "idex_opcode";
    .port_info 20 /OUTPUT 3 "idex_funct3";
    .port_info 21 /OUTPUT 7 "idex_funct7";
    .port_info 22 /OUTPUT 1 "idex_regwrite_out";
    .port_info 23 /OUTPUT 1 "idex_memread_out";
    .port_info 24 /OUTPUT 1 "idex_memwrite_out";
    .port_info 25 /OUTPUT 1 "idex_memtoreg_out";
    .port_info 26 /OUTPUT 1 "idex_alusrc_out";
    .port_info 27 /OUTPUT 4 "idex_aluctrl_out";
    .port_info 28 /OUTPUT 1 "idex_branch_out";
    .port_info 29 /INPUT 1 "idex_regwrite";
    .port_info 30 /INPUT 1 "idex_memread";
    .port_info 31 /INPUT 1 "idex_memwrite";
    .port_info 32 /INPUT 1 "idex_memtoreg";
    .port_info 33 /INPUT 1 "idex_alusrc";
    .port_info 34 /INPUT 4 "idex_aluctrl";
    .port_info 35 /INPUT 1 "idex_branch";
    .port_info 36 /OUTPUT 32 "exmem_pc";
    .port_info 37 /OUTPUT 32 "exmem_alu_out";
    .port_info 38 /OUTPUT 32 "exmem_rs2_data";
    .port_info 39 /OUTPUT 5 "exmem_rd";
    .port_info 40 /OUTPUT 1 "exmem_regwrite";
    .port_info 41 /OUTPUT 1 "exmem_memread";
    .port_info 42 /OUTPUT 1 "exmem_memwrite";
    .port_info 43 /OUTPUT 1 "exmem_memtoreg";
    .port_info 44 /OUTPUT 1 "exmem_branch";
    .port_info 45 /OUTPUT 1 "exmem_zero";
    .port_info 46 /OUTPUT 32 "memwb_pc";
    .port_info 47 /OUTPUT 32 "memwb_alu_out";
    .port_info 48 /OUTPUT 32 "memwb_mem_data";
    .port_info 49 /OUTPUT 5 "memwb_rd";
    .port_info 50 /OUTPUT 1 "memwb_regwrite";
    .port_info 51 /OUTPUT 1 "memwb_memtoreg";
    .port_info 52 /INPUT 2 "forwardA";
    .port_info 53 /INPUT 2 "forwardB";
    .port_info 54 /INPUT 1 "if_id_write";
    .port_info 55 /INPUT 1 "pc_write";
    .port_info 56 /INPUT 1 "id_ex_flush";
    .port_info 57 /INPUT 1 "if_id_flush";
    .port_info 58 /OUTPUT 32 "branch_target";
    .port_info 59 /OUTPUT 1 "branch_taken";
P_0x5bcf0063f590 .param/l "DEBUG" 1 6 86, +C4<00000000000000000000000000000000>;
L_0x5bcf00610c40 .functor BUFZ 32, v0x5bcf006410e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf00615220 .functor BUFZ 32, v0x5bcf006410e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf00615680 .functor BUFZ 32, v0x5bcf00645b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf00616610 .functor BUFZ 32, v0x5bcf00645a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf006169f0 .functor BUFZ 32, v0x5bcf00644d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf006238d0 .functor BUFZ 32, v0x5bcf006453c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064cef0 .functor BUFZ 32, v0x5bcf00645740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064cf60 .functor BUFZ 32, v0x5bcf00643f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064d050 .functor BUFZ 5, v0x5bcf006454a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5bcf0064d0f0 .functor BUFZ 5, v0x5bcf00645820_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5bcf0064d1f0 .functor BUFZ 5, v0x5bcf00644ef0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5bcf0064d290 .functor BUFZ 7, v0x5bcf00644b70_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x5bcf0064d370 .functor BUFZ 3, v0x5bcf00643b90_0, C4<000>, C4<000>, C4<000>;
L_0x5bcf0064d3e0 .functor BUFZ 7, v0x5bcf00643d50_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x5bcf0064d300 .functor BUFZ 1, v0x5bcf00645140_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064d570 .functor BUFZ 1, v0x5bcf00644160_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064d6a0 .functor BUFZ 1, v0x5bcf006445c0_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064d760 .functor BUFZ 1, v0x5bcf00644390_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064d8c0 .functor BUFZ 1, v0x5bcf006437c0_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064d980 .functor BUFZ 4, v0x5bcf006435a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5bcf0064daf0 .functor BUFZ 1, v0x5bcf006439f0_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064dc70 .functor BUFZ 32, v0x5bcf00642f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064dfa0 .functor BUFZ 32, v0x5bcf00641c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064e010 .functor BUFZ 32, v0x5bcf006428d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064e180 .functor BUFZ 1, v0x5bcf00642230_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064e220 .functor BUFZ 1, v0x5bcf00641f30_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064e3a0 .functor BUFZ 32, v0x5bcf006423d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064e470 .functor BUFZ 32, v0x5bcf00641c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064e650 .functor BUFZ 32, v0x5bcf006428d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064e710 .functor BUFZ 5, v0x5bcf00642590_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5bcf0064e880 .functor BUFZ 1, v0x5bcf00642730_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064e920 .functor BUFZ 1, v0x5bcf00641f30_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064eb20 .functor BUFZ 1, v0x5bcf00642230_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064ebe0 .functor BUFZ 1, v0x5bcf006420b0_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064eda0 .functor BUFZ 1, v0x5bcf00641db0_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064ee70 .functor BUFZ 1, v0x5bcf00642a70_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064ec80 .functor BUFZ 32, v0x5bcf00646910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064f070 .functor BUFZ 32, v0x5bcf00646330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064f270 .functor BUFZ 32, v0x5bcf006465d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bcf0064f330 .functor BUFZ 5, v0x5bcf00646ad0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5bcf0064f4f0 .functor BUFZ 1, v0x5bcf00646c70_0, C4<0>, C4<0>, C4<0>;
L_0x5bcf0064f590 .functor BUFZ 1, v0x5bcf00646770_0, C4<0>, C4<0>, C4<0>;
v0x5bcf006410e0_0 .var "PC", 31 0;
v0x5bcf006411e0_0 .net "alu_in1", 31 0, L_0x5bcf0064dc70;  1 drivers
v0x5bcf006412c0_0 .net "alu_in2", 31 0, L_0x5bcf0064de00;  1 drivers
v0x5bcf00641380_0 .var "alu_result", 31 0;
v0x5bcf00641460_0 .var "branch_taken", 0 0;
v0x5bcf00641570_0 .var "branch_target", 31 0;
v0x5bcf00641650_0 .net "clk", 0 0, v0x5bcf0064c450_0;  alias, 1 drivers
v0x5bcf00641710_0 .net "dmem_addr", 31 0, L_0x5bcf0064dfa0;  alias, 1 drivers
v0x5bcf006417f0_0 .net "dmem_rdata", 31 0, v0x5bcf00648150_0;  alias, 1 drivers
v0x5bcf006418d0_0 .net "dmem_ren", 0 0, L_0x5bcf0064e220;  alias, 1 drivers
v0x5bcf00641990_0 .net "dmem_wdata", 31 0, L_0x5bcf0064e010;  alias, 1 drivers
v0x5bcf00641a70_0 .net "dmem_wen", 0 0, L_0x5bcf0064e180;  alias, 1 drivers
v0x5bcf00641b30_0 .net "exmem_alu_out", 31 0, L_0x5bcf0064e470;  1 drivers
v0x5bcf00641c10_0 .var "exmem_alu_r", 31 0;
v0x5bcf00641cf0_0 .net "exmem_branch", 0 0, L_0x5bcf0064eda0;  1 drivers
v0x5bcf00641db0_0 .var "exmem_branch_r", 0 0;
v0x5bcf00641e70_0 .net "exmem_memread", 0 0, L_0x5bcf0064e920;  1 drivers
v0x5bcf00641f30_0 .var "exmem_memread_r", 0 0;
v0x5bcf00641ff0_0 .net "exmem_memtoreg", 0 0, L_0x5bcf0064ebe0;  1 drivers
v0x5bcf006420b0_0 .var "exmem_memtoreg_r", 0 0;
v0x5bcf00642170_0 .net "exmem_memwrite", 0 0, L_0x5bcf0064eb20;  1 drivers
v0x5bcf00642230_0 .var "exmem_memwrite_r", 0 0;
v0x5bcf006422f0_0 .net "exmem_pc", 31 0, L_0x5bcf0064e3a0;  1 drivers
v0x5bcf006423d0_0 .var "exmem_pc_r", 31 0;
v0x5bcf006424b0_0 .net "exmem_rd", 4 0, L_0x5bcf0064e710;  alias, 1 drivers
v0x5bcf00642590_0 .var "exmem_rd_r", 4 0;
v0x5bcf00642670_0 .net "exmem_regwrite", 0 0, L_0x5bcf0064e880;  alias, 1 drivers
v0x5bcf00642730_0 .var "exmem_regwrite_r", 0 0;
v0x5bcf006427f0_0 .net "exmem_rs2_data", 31 0, L_0x5bcf0064e650;  1 drivers
v0x5bcf006428d0_0 .var "exmem_rs2_r", 31 0;
v0x5bcf006429b0_0 .net "exmem_zero", 0 0, L_0x5bcf0064ee70;  1 drivers
v0x5bcf00642a70_0 .var "exmem_zero_r", 0 0;
v0x5bcf00642b30_0 .net "forwardA", 1 0, v0x5bcf00648a70_0;  alias, 1 drivers
v0x5bcf00642e20_0 .net "forwardB", 1 0, v0x5bcf00648b70_0;  alias, 1 drivers
v0x5bcf00642f00_0 .var "forwarded_a", 31 0;
v0x5bcf00642fe0_0 .var "forwarded_b", 31 0;
v0x5bcf006430c0_0 .net "funct3", 2 0, L_0x5bcf0064cbf0;  1 drivers
v0x5bcf006431a0_0 .net "funct7", 6 0, L_0x5bcf0064cdd0;  1 drivers
v0x5bcf00643280_0 .var/i "i", 31 0;
v0x5bcf00643360_0 .net "id_ex_flush", 0 0, v0x5bcf00649400_0;  alias, 1 drivers
v0x5bcf00643420_0 .net "idex_aluctrl", 3 0, v0x5bcf0063eb80_0;  alias, 1 drivers
v0x5bcf006434e0_0 .net "idex_aluctrl_out", 3 0, L_0x5bcf0064d980;  alias, 1 drivers
v0x5bcf006435a0_0 .var "idex_aluctrl_r", 3 0;
v0x5bcf00643680_0 .net "idex_alusrc", 0 0, v0x5bcf0063eaa0_0;  alias, 1 drivers
v0x5bcf00643720_0 .net "idex_alusrc_out", 0 0, L_0x5bcf0064d8c0;  alias, 1 drivers
v0x5bcf006437c0_0 .var "idex_alusrc_r", 0 0;
v0x5bcf00643880_0 .net "idex_branch", 0 0, v0x5bcf0063ec60_0;  alias, 1 drivers
v0x5bcf00643950_0 .net "idex_branch_out", 0 0, L_0x5bcf0064daf0;  alias, 1 drivers
v0x5bcf006439f0_0 .var "idex_branch_r", 0 0;
v0x5bcf00643ab0_0 .net "idex_funct3", 2 0, L_0x5bcf0064d370;  alias, 1 drivers
v0x5bcf00643b90_0 .var "idex_funct3_r", 2 0;
v0x5bcf00643c70_0 .net "idex_funct7", 6 0, L_0x5bcf0064d3e0;  alias, 1 drivers
v0x5bcf00643d50_0 .var "idex_funct7_r", 6 0;
v0x5bcf00643e30_0 .net "idex_imm", 31 0, L_0x5bcf0064cf60;  1 drivers
v0x5bcf00643f10_0 .var "idex_imm_r", 31 0;
v0x5bcf00643ff0_0 .net "idex_memread", 0 0, v0x5bcf0063ed00_0;  alias, 1 drivers
v0x5bcf006440c0_0 .net "idex_memread_out", 0 0, L_0x5bcf0064d570;  alias, 1 drivers
v0x5bcf00644160_0 .var "idex_memread_r", 0 0;
v0x5bcf00644220_0 .net "idex_memtoreg", 0 0, v0x5bcf0063edc0_0;  alias, 1 drivers
v0x5bcf006442f0_0 .net "idex_memtoreg_out", 0 0, L_0x5bcf0064d760;  alias, 1 drivers
v0x5bcf00644390_0 .var "idex_memtoreg_r", 0 0;
v0x5bcf00644450_0 .net "idex_memwrite", 0 0, v0x5bcf0063eed0_0;  alias, 1 drivers
v0x5bcf00644520_0 .net "idex_memwrite_out", 0 0, L_0x5bcf0064d6a0;  alias, 1 drivers
v0x5bcf006445c0_0 .var "idex_memwrite_r", 0 0;
v0x5bcf00644680_0 .net "idex_opcode", 6 0, L_0x5bcf0064d290;  alias, 1 drivers
v0x5bcf00644b70_0 .var "idex_opcode_r", 6 0;
v0x5bcf00644c50_0 .net "idex_pc", 31 0, L_0x5bcf006169f0;  1 drivers
v0x5bcf00644d30_0 .var "idex_pc_r", 31 0;
v0x5bcf00644e10_0 .net "idex_rd", 4 0, L_0x5bcf0064d1f0;  alias, 1 drivers
v0x5bcf00644ef0_0 .var "idex_rd_rn", 4 0;
v0x5bcf00644fd0_0 .net "idex_regwrite", 0 0, v0x5bcf0063ef90_0;  alias, 1 drivers
v0x5bcf006450a0_0 .net "idex_regwrite_out", 0 0, L_0x5bcf0064d300;  alias, 1 drivers
v0x5bcf00645140_0 .var "idex_regwrite_r", 0 0;
v0x5bcf00645200_0 .net "idex_rs1", 4 0, L_0x5bcf0064d050;  alias, 1 drivers
v0x5bcf006452e0_0 .net "idex_rs1_data", 31 0, L_0x5bcf006238d0;  1 drivers
v0x5bcf006453c0_0 .var "idex_rs1_r", 31 0;
v0x5bcf006454a0_0 .var "idex_rs1_rn", 4 0;
v0x5bcf00645580_0 .net "idex_rs2", 4 0, L_0x5bcf0064d0f0;  alias, 1 drivers
v0x5bcf00645660_0 .net "idex_rs2_data", 31 0, L_0x5bcf0064cef0;  1 drivers
v0x5bcf00645740_0 .var "idex_rs2_r", 31 0;
v0x5bcf00645820_0 .var "idex_rs2_rn", 4 0;
v0x5bcf00645900_0 .net "if_id_flush", 0 0, v0x5bcf00641460_0;  alias, 1 drivers
v0x5bcf006459d0_0 .net "if_id_write", 0 0, v0x5bcf00649690_0;  alias, 1 drivers
v0x5bcf00645a70_0 .var "if_instr_reg", 31 0;
v0x5bcf00645b50_0 .var "if_pc_reg", 31 0;
v0x5bcf00645c30_0 .net "ifid_instr", 31 0, L_0x5bcf00616610;  alias, 1 drivers
v0x5bcf00645d10_0 .net "ifid_pc", 31 0, L_0x5bcf00615680;  1 drivers
v0x5bcf00645df0_0 .net "imem_addr", 31 0, L_0x5bcf00615220;  alias, 1 drivers
v0x5bcf00645ed0_0 .net "imem_rdata", 31 0, L_0x5bcf00610860;  alias, 1 drivers
v0x5bcf00645fb0_0 .var "imm_b", 31 0;
v0x5bcf00646090_0 .var "imm_i", 31 0;
v0x5bcf00646170_0 .var "imm_s", 31 0;
v0x5bcf00646250_0 .net "memwb_alu_out", 31 0, L_0x5bcf0064f070;  1 drivers
v0x5bcf00646330_0 .var "memwb_alu_r", 31 0;
v0x5bcf00646410_0 .net "memwb_data_for_fwd", 31 0, L_0x5bcf0064d820;  1 drivers
v0x5bcf006464f0_0 .net "memwb_mem_data", 31 0, L_0x5bcf0064f270;  1 drivers
v0x5bcf006465d0_0 .var "memwb_mem_r", 31 0;
v0x5bcf006466b0_0 .net "memwb_memtoreg", 0 0, L_0x5bcf0064f590;  alias, 1 drivers
v0x5bcf00646770_0 .var "memwb_memtoreg_r", 0 0;
v0x5bcf00646830_0 .net "memwb_pc", 31 0, L_0x5bcf0064ec80;  1 drivers
v0x5bcf00646910_0 .var "memwb_pc_r", 31 0;
v0x5bcf006469f0_0 .net "memwb_rd", 4 0, L_0x5bcf0064f330;  alias, 1 drivers
v0x5bcf00646ad0_0 .var "memwb_rd_r", 4 0;
v0x5bcf00646bb0_0 .net "memwb_regwrite", 0 0, L_0x5bcf0064f4f0;  alias, 1 drivers
v0x5bcf00646c70_0 .var "memwb_regwrite_r", 0 0;
v0x5bcf00646d30_0 .net "opcode", 6 0, L_0x5bcf0064ca60;  1 drivers
v0x5bcf00646e10_0 .net "pc", 31 0, L_0x5bcf00610c40;  1 drivers
v0x5bcf00646ef0_0 .net "pc_write", 0 0, v0x5bcf006498f0_0;  alias, 1 drivers
v0x5bcf00646fb0_0 .net "rd", 4 0, L_0x5bcf0064cb50;  1 drivers
v0x5bcf00647090 .array "regfile", 31 0, 31 0;
v0x5bcf00647150_0 .net "rs1", 4 0, L_0x5bcf0064cc90;  1 drivers
v0x5bcf00647230_0 .net "rs2", 4 0, L_0x5bcf0064cd30;  1 drivers
v0x5bcf00647310_0 .net "rst", 0 0, v0x5bcf0064c4f0_0;  alias, 1 drivers
E_0x5bcf00629f10/0 .event anyedge, v0x5bcf0063ec60_0, v0x5bcf00644b70_0, v0x5bcf00643b90_0, v0x5bcf00642f00_0;
E_0x5bcf00629f10/1 .event anyedge, v0x5bcf00642fe0_0, v0x5bcf00644d30_0, v0x5bcf00643f10_0;
E_0x5bcf00629f10 .event/or E_0x5bcf00629f10/0, E_0x5bcf00629f10/1;
E_0x5bcf0062a200/0 .event anyedge, v0x5bcf0063eb80_0, v0x5bcf006411e0_0, v0x5bcf006412c0_0, v0x5bcf00643b90_0;
E_0x5bcf0062a200/1 .event anyedge, v0x5bcf00643d50_0, v0x5bcf00640130_0, v0x5bcf00640050_0;
E_0x5bcf0062a200 .event/or E_0x5bcf0062a200/0, E_0x5bcf0062a200/1;
E_0x5bcf0062a240/0 .event anyedge, v0x5bcf006453c0_0, v0x5bcf00645740_0, v0x5bcf00642b30_0, v0x5bcf00641c10_0;
E_0x5bcf0062a240/1 .event anyedge, v0x5bcf00646410_0, v0x5bcf00642e20_0;
E_0x5bcf0062a240 .event/or E_0x5bcf0062a240/0, E_0x5bcf0062a240/1;
E_0x5bcf0063fca0/0 .event anyedge, v0x5bcf00645a70_0, v0x5bcf00640b60_0, v0x5bcf00645a70_0, v0x5bcf00645a70_0;
E_0x5bcf0063fca0/1 .event anyedge, v0x5bcf00640f00_0, v0x5bcf00645a70_0, v0x5bcf00645a70_0, v0x5bcf00645a70_0;
E_0x5bcf0063fca0/2 .event anyedge, v0x5bcf00645a70_0, v0x5bcf006407c0_0, v0x5bcf006407c0_0;
E_0x5bcf0063fca0 .event/or E_0x5bcf0063fca0/0, E_0x5bcf0063fca0/1, E_0x5bcf0063fca0/2;
L_0x5bcf0064ca60 .part v0x5bcf00645a70_0, 0, 7;
L_0x5bcf0064cb50 .part v0x5bcf00645a70_0, 7, 5;
L_0x5bcf0064cbf0 .part v0x5bcf00645a70_0, 12, 3;
L_0x5bcf0064cc90 .part v0x5bcf00645a70_0, 15, 5;
L_0x5bcf0064cd30 .part v0x5bcf00645a70_0, 20, 5;
L_0x5bcf0064cdd0 .part v0x5bcf00645a70_0, 25, 7;
L_0x5bcf0064d820 .functor MUXZ 32, v0x5bcf00646330_0, v0x5bcf006465d0_0, v0x5bcf00646770_0, C4<>;
L_0x5bcf0064de00 .functor MUXZ 32, v0x5bcf00642fe0_0, v0x5bcf00643f10_0, v0x5bcf0063eaa0_0, C4<>;
S_0x5bcf0063fd70 .scope autofunction.vec4.s32, "ALU" "ALU" 6 373, 6 373 0, S_0x5bcf006076d0;
 .timescale -9 -12;
; Variable ALU is vec4 return value of scope S_0x5bcf0063fd70
v0x5bcf00640050_0 .var "a", 31 0;
v0x5bcf00640130_0 .var "b", 31 0;
v0x5bcf006401f0_0 .var "f3", 2 0;
v0x5bcf006402d0_0 .var "f7", 6 0;
v0x5bcf00640400_0 .var "op", 3 0;
v0x5bcf006404e0_0 .var "res", 31 0;
TD_tb.uut.datapath_inst.ALU ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %load/vec4 v0x5bcf00640400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %add;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %add;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %sub;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %and;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %or;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %xor;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %inv;
    %and;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %inv;
    %or;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %xor;
    %inv;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.18, 8;
    %load/vec4 v0x5bcf00640050_0;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %load/vec4 v0x5bcf00640130_0;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v0x5bcf00640130_0;
    %load/vec4 v0x5bcf00640050_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %load/vec4 v0x5bcf00640050_0;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %load/vec4 v0x5bcf00640130_0;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.22, 8;
    %load/vec4 v0x5bcf00640050_0;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %load/vec4 v0x5bcf00640130_0;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.14 ;
    %load/vec4 v0x5bcf00640130_0;
    %load/vec4 v0x5bcf00640050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.24, 8;
    %load/vec4 v0x5bcf00640050_0;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %load/vec4 v0x5bcf00640130_0;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.17;
T_0.15 ;
    %load/vec4 v0x5bcf006402d0_0;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %load/vec4 v0x5bcf00640050_0;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.30;
T_0.26 ;
    %load/vec4 v0x5bcf00640050_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.31, 8;
    %load/vec4 v0x5bcf00640050_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_0.32, 8;
T_0.31 ; End of true expr.
    %load/vec4 v0x5bcf00640050_0;
    %jmp/0 T_0.32, 8;
 ; End of false expr.
    %blend;
T_0.32;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.30;
T_0.27 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x5bcf00640050_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5bcf00640130_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.30;
T_0.28 ;
    %load/vec4 v0x5bcf00640050_0;
    %load/vec4 v0x5bcf00640130_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x5bcf00640050_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5bcf00640130_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5bcf006404e0_0, 0, 32;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %load/vec4 v0x5bcf006404e0_0;
    %ret/vec4 0, 0, 32;  Assign to ALU (store_vec4_to_lval)
    %end;
S_0x5bcf006405c0 .scope autofunction.vec4.s32, "signext_imm_b" "signext_imm_b" 6 219, 6 219 0, S_0x5bcf006076d0;
 .timescale -9 -12;
v0x5bcf006407c0_0 .var "imm", 12 0;
; Variable signext_imm_b is vec4 return value of scope S_0x5bcf006405c0
TD_tb.uut.datapath_inst.signext_imm_b ;
    %load/vec4 v0x5bcf006407c0_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v0x5bcf006407c0_0;
    %parti/s 12, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %ret/vec4 0, 0, 32;  Assign to signext_imm_b (store_vec4_to_lval)
    %end;
S_0x5bcf00640980 .scope autofunction.vec4.s32, "signext_imm_i" "signext_imm_i" 6 213, 6 213 0, S_0x5bcf006076d0;
 .timescale -9 -12;
v0x5bcf00640b60_0 .var "imm", 11 0;
; Variable signext_imm_i is vec4 return value of scope S_0x5bcf00640980
TD_tb.uut.datapath_inst.signext_imm_i ;
    %load/vec4 v0x5bcf00640b60_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x5bcf00640b60_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to signext_imm_i (store_vec4_to_lval)
    %end;
S_0x5bcf00640d20 .scope autofunction.vec4.s32, "signext_imm_s" "signext_imm_s" 6 216, 6 216 0, S_0x5bcf006076d0;
 .timescale -9 -12;
v0x5bcf00640f00_0 .var "imm", 11 0;
; Variable signext_imm_s is vec4 return value of scope S_0x5bcf00640d20
TD_tb.uut.datapath_inst.signext_imm_s ;
    %load/vec4 v0x5bcf00640f00_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x5bcf00640f00_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to signext_imm_s (store_vec4_to_lval)
    %end;
S_0x5bcf00647b50 .scope module, "dmem_inst" "simple_ram" 4 65, 7 1 0, S_0x5bcf00606f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
P_0x5bcf00647d10 .param/l "DEBUG" 1 7 10, +C4<00000000000000000000000000000000>;
v0x5bcf00647ec0_0 .net "addr", 31 0, L_0x5bcf0064dfa0;  alias, 1 drivers
v0x5bcf00647fb0_0 .net "clk", 0 0, v0x5bcf0064c450_0;  alias, 1 drivers
v0x5bcf00648080 .array "mem", 1023 0, 31 0;
v0x5bcf00648150_0 .var "rdata", 31 0;
v0x5bcf00648220_0 .net "ren", 0 0, L_0x5bcf0064e220;  alias, 1 drivers
v0x5bcf00648310_0 .net "wdata", 31 0, L_0x5bcf0064e010;  alias, 1 drivers
v0x5bcf006483e0_0 .net "wen", 0 0, L_0x5bcf0064e180;  alias, 1 drivers
S_0x5bcf00648530 .scope module, "forwarding_unit_inst" "forwarding_unit" 4 163, 8 1 0, S_0x5bcf00606f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "exmem_regwrite";
    .port_info 1 /INPUT 5 "exmem_rd";
    .port_info 2 /INPUT 1 "memwb_regwrite";
    .port_info 3 /INPUT 5 "memwb_rd";
    .port_info 4 /INPUT 5 "idex_rs1";
    .port_info 5 /INPUT 5 "idex_rs2";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x5bcf00648890_0 .net "exmem_rd", 4 0, L_0x5bcf0064e710;  alias, 1 drivers
v0x5bcf006489a0_0 .net "exmem_regwrite", 0 0, L_0x5bcf0064e880;  alias, 1 drivers
v0x5bcf00648a70_0 .var "forwardA", 1 0;
v0x5bcf00648b70_0 .var "forwardB", 1 0;
v0x5bcf00648c40_0 .net "idex_rs1", 4 0, L_0x5bcf0064d050;  alias, 1 drivers
v0x5bcf00648d30_0 .net "idex_rs2", 4 0, L_0x5bcf0064d0f0;  alias, 1 drivers
v0x5bcf00648e00_0 .net "memwb_rd", 4 0, L_0x5bcf0064f330;  alias, 1 drivers
v0x5bcf00648ed0_0 .net "memwb_regwrite", 0 0, L_0x5bcf0064f4f0;  alias, 1 drivers
E_0x5bcf00647de0/0 .event anyedge, v0x5bcf00642670_0, v0x5bcf006424b0_0, v0x5bcf00645200_0, v0x5bcf00645580_0;
E_0x5bcf00647de0/1 .event anyedge, v0x5bcf00646bb0_0, v0x5bcf006469f0_0;
E_0x5bcf00647de0 .event/or E_0x5bcf00647de0/0, E_0x5bcf00647de0/1;
S_0x5bcf00649070 .scope module, "hazard_unit_inst" "hazard_unit" 4 149, 9 1 0, S_0x5bcf00606f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idex_memread";
    .port_info 1 /INPUT 5 "idex_rd";
    .port_info 2 /INPUT 5 "ifid_rs1";
    .port_info 3 /INPUT 5 "ifid_rs2";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "if_id_write";
    .port_info 6 /OUTPUT 1 "pc_write";
    .port_info 7 /OUTPUT 1 "id_ex_flush";
v0x5bcf00649400_0 .var "id_ex_flush", 0 0;
v0x5bcf006494c0_0 .net "idex_memread", 0 0, L_0x5bcf0064d570;  alias, 1 drivers
v0x5bcf00649590_0 .net "idex_rd", 4 0, L_0x5bcf0064d1f0;  alias, 1 drivers
v0x5bcf00649690_0 .var "if_id_write", 0 0;
v0x5bcf00649760_0 .net "ifid_rs1", 4 0, L_0x5bcf0064fa80;  1 drivers
v0x5bcf00649850_0 .net "ifid_rs2", 4 0, L_0x5bcf0064fb20;  1 drivers
v0x5bcf006498f0_0 .var "pc_write", 0 0;
v0x5bcf00649990_0 .var "stall", 0 0;
E_0x5bcf00649370 .event anyedge, v0x5bcf006440c0_0, v0x5bcf00644e10_0, v0x5bcf00649760_0, v0x5bcf00649850_0;
    .scope S_0x5bcf00647b50;
T_4 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf006483e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5bcf00648310_0;
    %load/vec4 v0x5bcf00647ec0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcf00648080, 0, 4;
T_4.0 ;
    %load/vec4 v0x5bcf00648220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5bcf00647ec0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5bcf00648080, 4;
    %assign/vec4 v0x5bcf00648150_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5bcf006076d0;
T_5 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcf00643280_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5bcf00643280_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5bcf00643280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcf00647090, 0, 4;
    %load/vec4 v0x5bcf00643280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcf00643280_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5bcf00646c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x5bcf00646ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5bcf00646770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x5bcf006465d0_0;
    %load/vec4 v0x5bcf00646ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcf00647090, 0, 4;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x5bcf00646330_0;
    %load/vec4 v0x5bcf00646ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bcf00647090, 0, 4;
T_5.8 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5bcf006076d0;
T_6 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf006410e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00645b50_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5bcf00645a70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5bcf00646ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5bcf00641460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5bcf00641570_0;
    %assign/vec4 v0x5bcf006410e0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5bcf006410e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5bcf006410e0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5bcf006410e0_0;
    %assign/vec4 v0x5bcf006410e0_0, 0;
T_6.3 ;
    %load/vec4 v0x5bcf006459d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5bcf006410e0_0;
    %assign/vec4 v0x5bcf00645b50_0, 0;
    %load/vec4 v0x5bcf00645ed0_0;
    %assign/vec4 v0x5bcf00645a70_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5bcf00645b50_0;
    %assign/vec4 v0x5bcf00645b50_0, 0;
    %load/vec4 v0x5bcf00645a70_0;
    %assign/vec4 v0x5bcf00645a70_0, 0;
T_6.7 ;
    %load/vec4 v0x5bcf00645900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5bcf00645a70_0, 0;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5bcf006076d0;
T_7 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5bcf006076d0;
T_8 ;
Ewait_0 .event/or E_0x5bcf0063fca0, E_0x0;
    %wait Ewait_0;
    %alloc S_0x5bcf00640980;
    %load/vec4 v0x5bcf00645a70_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x5bcf00640b60_0, 0, 12;
    %callf/vec4 TD_tb.uut.datapath_inst.signext_imm_i, S_0x5bcf00640980;
    %free S_0x5bcf00640980;
    %store/vec4 v0x5bcf00646090_0, 0, 32;
    %alloc S_0x5bcf00640d20;
    %load/vec4 v0x5bcf00645a70_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x5bcf00645a70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bcf00640f00_0, 0, 12;
    %callf/vec4 TD_tb.uut.datapath_inst.signext_imm_s, S_0x5bcf00640d20;
    %free S_0x5bcf00640d20;
    %store/vec4 v0x5bcf00646170_0, 0, 32;
    %alloc S_0x5bcf006405c0;
    %load/vec4 v0x5bcf00645a70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5bcf00645a70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcf00645a70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcf00645a70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 13;
    %store/vec4 v0x5bcf006407c0_0, 0, 13;
    %callf/vec4 TD_tb.uut.datapath_inst.signext_imm_b, S_0x5bcf006405c0;
    %free S_0x5bcf006405c0;
    %store/vec4 v0x5bcf00645fb0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5bcf006076d0;
T_9 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00644d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf006453c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00645740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00643f10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf006454a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf00645820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf00644ef0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5bcf00644b70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5bcf00643b90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5bcf00643d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00645140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00644160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf006445c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00644390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf006437c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5bcf006435a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf006439f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5bcf00643360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00644d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf006453c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00645740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00643f10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf006454a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf00645820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf00644ef0_0, 0;
    %pushi/vec4 19, 0, 7;
    %assign/vec4 v0x5bcf00644b70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5bcf00643b90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5bcf00643d50_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5bcf00645b50_0;
    %assign/vec4 v0x5bcf00644d30_0, 0;
    %load/vec4 v0x5bcf00647150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bcf00647090, 4;
    %assign/vec4 v0x5bcf006453c0_0, 0;
    %load/vec4 v0x5bcf00647230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bcf00647090, 4;
    %assign/vec4 v0x5bcf00645740_0, 0;
    %load/vec4 v0x5bcf00646d30_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x5bcf00646090_0;
    %assign/vec4 v0x5bcf00643f10_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5bcf00646d30_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x5bcf00646170_0;
    %assign/vec4 v0x5bcf00643f10_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5bcf00646d30_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x5bcf00645fb0_0;
    %assign/vec4 v0x5bcf00643f10_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x5bcf00646090_0;
    %assign/vec4 v0x5bcf00643f10_0, 0;
T_9.9 ;
T_9.7 ;
T_9.5 ;
    %load/vec4 v0x5bcf00647150_0;
    %assign/vec4 v0x5bcf006454a0_0, 0;
    %load/vec4 v0x5bcf00647230_0;
    %assign/vec4 v0x5bcf00645820_0, 0;
    %load/vec4 v0x5bcf00646fb0_0;
    %assign/vec4 v0x5bcf00644ef0_0, 0;
    %load/vec4 v0x5bcf00646d30_0;
    %assign/vec4 v0x5bcf00644b70_0, 0;
    %load/vec4 v0x5bcf006430c0_0;
    %assign/vec4 v0x5bcf00643b90_0, 0;
    %load/vec4 v0x5bcf006431a0_0;
    %assign/vec4 v0x5bcf00643d50_0, 0;
    %load/vec4 v0x5bcf00644fd0_0;
    %assign/vec4 v0x5bcf00645140_0, 0;
    %load/vec4 v0x5bcf00643ff0_0;
    %assign/vec4 v0x5bcf00644160_0, 0;
    %load/vec4 v0x5bcf00644450_0;
    %assign/vec4 v0x5bcf006445c0_0, 0;
    %load/vec4 v0x5bcf00644220_0;
    %assign/vec4 v0x5bcf00644390_0, 0;
    %load/vec4 v0x5bcf00643680_0;
    %assign/vec4 v0x5bcf006437c0_0, 0;
    %load/vec4 v0x5bcf00643420_0;
    %assign/vec4 v0x5bcf006435a0_0, 0;
    %load/vec4 v0x5bcf00643880_0;
    %assign/vec4 v0x5bcf006439f0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5bcf006076d0;
T_10 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5bcf006076d0;
T_11 ;
Ewait_1 .event/or E_0x5bcf0062a240, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5bcf006453c0_0;
    %store/vec4 v0x5bcf00642f00_0, 0, 32;
    %load/vec4 v0x5bcf00645740_0;
    %store/vec4 v0x5bcf00642fe0_0, 0, 32;
    %load/vec4 v0x5bcf00642b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x5bcf006453c0_0;
    %store/vec4 v0x5bcf00642f00_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5bcf006453c0_0;
    %store/vec4 v0x5bcf00642f00_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5bcf00641c10_0;
    %store/vec4 v0x5bcf00642f00_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5bcf00646410_0;
    %store/vec4 v0x5bcf00642f00_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5bcf00642e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %load/vec4 v0x5bcf00645740_0;
    %store/vec4 v0x5bcf00642fe0_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x5bcf00645740_0;
    %store/vec4 v0x5bcf00642fe0_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x5bcf00641c10_0;
    %store/vec4 v0x5bcf00642fe0_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x5bcf00646410_0;
    %store/vec4 v0x5bcf00642fe0_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5bcf006076d0;
T_12 ;
Ewait_2 .event/or E_0x5bcf0062a200, E_0x0;
    %wait Ewait_2;
    %alloc S_0x5bcf0063fd70;
    %load/vec4 v0x5bcf00643420_0;
    %load/vec4 v0x5bcf006411e0_0;
    %load/vec4 v0x5bcf006412c0_0;
    %load/vec4 v0x5bcf00643b90_0;
    %load/vec4 v0x5bcf00643d50_0;
    %store/vec4 v0x5bcf006402d0_0, 0, 7;
    %store/vec4 v0x5bcf006401f0_0, 0, 3;
    %store/vec4 v0x5bcf00640130_0, 0, 32;
    %store/vec4 v0x5bcf00640050_0, 0, 32;
    %store/vec4 v0x5bcf00640400_0, 0, 4;
    %callf/vec4 TD_tb.uut.datapath_inst.ALU, S_0x5bcf0063fd70;
    %free S_0x5bcf0063fd70;
    %store/vec4 v0x5bcf00641380_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5bcf006076d0;
T_13 ;
Ewait_3 .event/or E_0x5bcf00629f10, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf00641460_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcf00641570_0, 0, 32;
    %load/vec4 v0x5bcf00643880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x5bcf00644b70_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5bcf00643b90_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.3, 4;
    %load/vec4 v0x5bcf00642f00_0;
    %load/vec4 v0x5bcf00642fe0_0;
    %cmp/e;
    %jmp/0xz  T_13.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf00641460_0, 0, 1;
    %load/vec4 v0x5bcf00644d30_0;
    %load/vec4 v0x5bcf00643f10_0;
    %add;
    %store/vec4 v0x5bcf00641570_0, 0, 32;
T_13.5 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5bcf006076d0;
T_14 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf006423d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00641c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf006428d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf00642590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00642730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00641f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00642230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf006420b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00641db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00642a70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5bcf00644d30_0;
    %assign/vec4 v0x5bcf006423d0_0, 0;
    %load/vec4 v0x5bcf00641380_0;
    %assign/vec4 v0x5bcf00641c10_0, 0;
    %load/vec4 v0x5bcf00642fe0_0;
    %assign/vec4 v0x5bcf006428d0_0, 0;
    %load/vec4 v0x5bcf00644ef0_0;
    %assign/vec4 v0x5bcf00642590_0, 0;
    %load/vec4 v0x5bcf00645140_0;
    %assign/vec4 v0x5bcf00642730_0, 0;
    %load/vec4 v0x5bcf00644160_0;
    %assign/vec4 v0x5bcf00641f30_0, 0;
    %load/vec4 v0x5bcf006445c0_0;
    %assign/vec4 v0x5bcf00642230_0, 0;
    %load/vec4 v0x5bcf00644390_0;
    %assign/vec4 v0x5bcf006420b0_0, 0;
    %load/vec4 v0x5bcf006439f0_0;
    %assign/vec4 v0x5bcf00641db0_0, 0;
    %load/vec4 v0x5bcf00641380_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5bcf00642a70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5bcf006076d0;
T_15 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5bcf006076d0;
T_16 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00646910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf00646330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf006465d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5bcf00646ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00646c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcf00646770_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5bcf006423d0_0;
    %assign/vec4 v0x5bcf00646910_0, 0;
    %load/vec4 v0x5bcf00641c10_0;
    %assign/vec4 v0x5bcf00646330_0, 0;
    %load/vec4 v0x5bcf006417f0_0;
    %assign/vec4 v0x5bcf006465d0_0, 0;
    %load/vec4 v0x5bcf00642590_0;
    %assign/vec4 v0x5bcf00646ad0_0, 0;
    %load/vec4 v0x5bcf00642730_0;
    %assign/vec4 v0x5bcf00646c70_0, 0;
    %load/vec4 v0x5bcf006420b0_0;
    %assign/vec4 v0x5bcf00646770_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5bcf006076d0;
T_17 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf00647310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5bcf00607300;
T_18 ;
Ewait_4 .event/or E_0x5bcf0062a1c0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063ed00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063eed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063ec60_0, 0, 1;
    %load/vec4 v0x5bcf0063f2f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.6;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063eaa0_0, 0, 1;
    %jmp T_18.6;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063ef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063eaa0_0, 0, 1;
    %jmp T_18.6;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063ef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063ed00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063edc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063eaa0_0, 0, 1;
    %jmp T_18.6;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063eed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063eaa0_0, 0, 1;
    %jmp T_18.6;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0063ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0063eaa0_0, 0, 1;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5bcf0063f210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.7 ;
    %load/vec4 v0x5bcf0063f130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.28;
T_18.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.28;
T_18.22 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.28;
T_18.23 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.28;
T_18.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.28;
T_18.25 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.28;
T_18.26 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.28;
T_18.28 ;
    %pop/vec4 1;
    %jmp T_18.20;
T_18.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.13 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.14 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.15 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.16 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.17 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5bcf0063f050_0, 0, 4;
    %jmp T_18.20;
T_18.20 ;
    %pop/vec4 1;
    %load/vec4 v0x5bcf0063f2f0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_18.29, 4;
    %load/vec4 v0x5bcf0063f050_0;
    %store/vec4 v0x5bcf0063eb80_0, 0, 4;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v0x5bcf0063f2f0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_18.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bcf0063eb80_0, 0, 4;
    %jmp T_18.32;
T_18.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcf0063eb80_0, 0, 4;
T_18.32 ;
T_18.30 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5bcf00649070;
T_19 ;
Ewait_5 .event/or E_0x5bcf00649370, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5bcf006494c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.3, 10;
    %load/vec4 v0x5bcf00649590_0;
    %load/vec4 v0x5bcf00649760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_19.4, 4;
    %load/vec4 v0x5bcf00649590_0;
    %load/vec4 v0x5bcf00649850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_19.4;
    %and;
T_19.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x5bcf00649590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf00649990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf00649690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf006498f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf00649400_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf00649990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf00649690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf006498f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf00649400_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5bcf00648530;
T_20 ;
Ewait_6 .event/or E_0x5bcf00647de0, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcf00648a70_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bcf00648b70_0, 0, 2;
    %load/vec4 v0x5bcf006489a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.3, 10;
    %load/vec4 v0x5bcf00648890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x5bcf00648890_0;
    %load/vec4 v0x5bcf00648c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcf00648a70_0, 0, 2;
T_20.0 ;
    %load/vec4 v0x5bcf006489a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.7, 10;
    %load/vec4 v0x5bcf00648890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.6, 9;
    %load/vec4 v0x5bcf00648890_0;
    %load/vec4 v0x5bcf00648d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bcf00648b70_0, 0, 2;
T_20.4 ;
    %load/vec4 v0x5bcf00648ed0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.12, 11;
    %load/vec4 v0x5bcf00648e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.11, 10;
    %load/vec4 v0x5bcf006489a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.14, 11;
    %load/vec4 v0x5bcf00648890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.13, 10;
    %load/vec4 v0x5bcf00648890_0;
    %load/vec4 v0x5bcf00648c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.13;
    %nor/r;
    %and;
T_20.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.10, 9;
    %load/vec4 v0x5bcf00648e00_0;
    %load/vec4 v0x5bcf00648c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcf00648a70_0, 0, 2;
T_20.8 ;
    %load/vec4 v0x5bcf00648ed0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.19, 11;
    %load/vec4 v0x5bcf00648e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.18, 10;
    %load/vec4 v0x5bcf006489a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_20.21, 11;
    %load/vec4 v0x5bcf00648890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.20, 10;
    %load/vec4 v0x5bcf00648890_0;
    %load/vec4 v0x5bcf00648d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.20;
    %nor/r;
    %and;
T_20.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.17, 9;
    %load/vec4 v0x5bcf00648e00_0;
    %load/vec4 v0x5bcf00648d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bcf00648b70_0, 0, 2;
T_20.15 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5bcf00606f30;
T_21 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf0064c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf0064a770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bcf0064c050_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5bcf0064a770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5bcf0064a770_0, 0;
    %load/vec4 v0x5bcf0064c280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.4, 9;
    %load/vec4 v0x5bcf0064c190_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5bcf0064c050_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5bcf0064c050_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5bcf00606f30;
T_22 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf0064c370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5bcf00606f30;
T_23 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf0064c370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5bcf00605e70;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0064c450_0, 0, 1;
T_24.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5bcf0064c450_0;
    %inv;
    %store/vec4 v0x5bcf0064c450_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0x5bcf00605e70;
T_25 ;
    %fork t_1, S_0x5bcf006062a0;
    %jmp t_0;
    .scope S_0x5bcf006062a0;
t_1 ;
    %vpi_call/w 3 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5bcf00606f30 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcf0064c4f0_0, 0, 1;
    %vpi_call/w 3 28 "$display", "TB: reset asserted at time=%0t", $time {0 0 0};
    %wait E_0x5bcf005c2530;
    %wait E_0x5bcf005c2530;
    %delay 1000, 0;
    %vpi_call/w 3 36 "$display", "TB: releasing reset at time=%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcf0064c4f0_0, 0, 1;
    %fork t_3, S_0x5bcf006066d0;
    %jmp t_2;
    .scope S_0x5bcf006066d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcf00610980_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x5bcf00610980_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x5bcf00610980_0;
    %store/vec4a v0x5bcf0064be70, 4, 0;
    %load/vec4 v0x5bcf00610980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcf00610980_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_0x5bcf006062a0;
t_2 %join;
    %vpi_call/w 3 42 "$readmemh", "tests/rvx10_pipeline.hex", v0x5bcf0064be70 {0 0 0};
    %fork t_5, S_0x5bcf00606b00;
    %jmp t_4;
    .scope S_0x5bcf00606b00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bcf00610d60_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x5bcf00610d60_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5bcf00610d60_0;
    %store/vec4a v0x5bcf00648080, 4, 0;
    %load/vec4 v0x5bcf00610d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bcf00610d60_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %end;
    .scope S_0x5bcf006062a0;
t_4 %join;
    %delay 1000000, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5bcf00648080, 4;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %vpi_call/w 3 53 "$display", "TEST PASSED: dmem[100] == 25" {0 0 0};
    %jmp T_25.5;
T_25.4 ;
    %vpi_call/w 3 55 "$display", "TEST FAILED: dmem[100] = %0d (expected 25)", &A<v0x5bcf00648080, 25> {0 0 0};
T_25.5 ;
    %load/vec4 v0x5bcf0064a770_0;
    %store/vec4 v0x5bcf006153c0_0, 0, 32;
    %load/vec4 v0x5bcf0064c050_0;
    %store/vec4 v0x5bcf00616730_0, 0, 32;
    %vpi_call/w 3 60 "$display", "cycle_count = %0d", v0x5bcf006153c0_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "instr_retired = %0d", v0x5bcf00616730_0 {0 0 0};
    %load/vec4 v0x5bcf00616730_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %vpi_func/r 3 63 "$itor", v0x5bcf006153c0_0 {0 0 0};
    %vpi_func/r 3 63 "$itor", v0x5bcf00616730_0 {0 0 0};
    %div/wr;
    %store/real v0x5bcf00616b10_0;
    %vpi_call/w 3 65 "$display", "Measured CPI = %0.2f (cycles/instr)", v0x5bcf00616b10_0 {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %store/real v0x5bcf00623a70_0;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0x5bcf006157a0_0;
    %load/real v0x5bcf00623a70_0;
    %vpi_func/r 3 69 "$itor", v0x5bcf00616730_0 {0 0 0};
    %mul/wr;
    %vpi_call/w 3 69 "$display", "Baseline single-cycle CPI = %0.2f => expected cycles = %0.2f", v0x5bcf00623a70_0, W<0,r> {0 1 0};
    %load/real v0x5bcf006157a0_0;
    %vpi_func/r 3 70 "$itor", v0x5bcf00616730_0 {0 0 0};
    %mul/wr;
    %vpi_call/w 3 70 "$display", "Ideal pipelined CPI = %0.2f => expected cycles = %0.2f", v0x5bcf006157a0_0, W<0,r> {0 1 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/real v0x5bcf00616b10_0;
    %load/real v0x5bcf00623a70_0;
    %div/wr;
    %mul/wr;
    %pushi/real 1677721600, 4072; load=100.000
    %load/real v0x5bcf00616b10_0;
    %load/real v0x5bcf006157a0_0;
    %sub/wr;
    %load/real v0x5bcf006157a0_0;
    %div/wr;
    %mul/wr;
    %vpi_call/w 3 71 "$display", "Measured cycles = %0d (%.2f%% of single-cycle expected, %.2f%% over ideal)", v0x5bcf006153c0_0, W<1,r>, W<0,r> {0 2 0};
T_25.6 ;
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .scope S_0x5bcf00605e70;
t_0 %join;
    %end;
    .thread T_25;
    .scope S_0x5bcf00605e70;
T_26 ;
    %wait E_0x5bcf005c2530;
    %load/vec4 v0x5bcf0064c4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 3 82 "$display", "TB_MON: time=%0t cycle=%0d PC=%0h ifid_instr=%h retired=%0d", $time, v0x5bcf0064a770_0, v0x5bcf0064bf10_0, v0x5bcf0064bdd0_0, v0x5bcf0064c050_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_pipeline.sv";
    "src/riscvpipeline.sv";
    "src/controller.sv";
    "src/datapath.sv";
    "src/memory.sv";
    "src/forwarding_unit.sv";
    "src/hazard_unit.sv";
