

================================================================
== Vivado HLS Report for 'correlation_accel_v3_frontEnd'
================================================================
* Date:           Tue Jan 24 16:57:10 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        correlation_accel_v3
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.95|      5.15|        0.74|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+
        |                                     |       Latency      | Iteration|  Initiation Interval  |      Trip      |          |
        |              Loop Name              |  min |     max     |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+
        |- INIT_WEIGHT_ROM                    |  1500|         1500|         6|          -|          -|             250|    no    |
        |- COMP_SUM_OF_WEIGHT                 |     0|  25769803740|        12|          -|          -| 0 ~ 2147483645 |    no    |
        |- ACCUMULATION_LOOP_FIRST_INDEX      |     ?|            ?|        69|          2|          1|               ?|    yes   |
        |- LAST_ACCUM_LOOP_FIRST_INDEX        |    57|           57|        13|          9|          5|               6|    yes   |
        |- Loop 5                             |     ?|            ?|         ?|          -|          -| 0 ~ 2147483646 |    no    |
        | + ACCUMULATION_LOOP_FLOATING_INDEX  |     ?|            ?|        70|          2|          1|               ?|    yes   |
        | + LAST_ACCUM_LOOP                   |    58|           58|        14|          9|          5|               6|    yes   |
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    556|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     26|    5874|   6138|
|Memory           |        3|      -|     256|     12|
|Multiplexer      |        -|      -|       -|   1808|
|Register         |        -|      -|    1579|    183|
+-----------------+---------+-------+--------+-------+
|Total            |        3|     26|    7709|   8697|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     11|       7|     16|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+------+------+
    |                        Instance                       |                       Module                       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+------+------+
    |correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp_U1   |correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp   |        0|      2|   324|   424|
    |correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp_U2   |correlation_accel_v3_fadd_32ns_32ns_32_9_full_dsp   |        0|      2|   324|   424|
    |correlation_accel_v3_fdiv_32ns_32ns_32_30_U6           |correlation_accel_v3_fdiv_32ns_32ns_32_30           |        0|      0|  1436|  1026|
    |correlation_accel_v3_flog_32ns_32ns_32_18_full_dsp_U7  |correlation_accel_v3_flog_32ns_32ns_32_18_full_dsp  |        0|     13|   677|   629|
    |correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp_U3    |correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp    |        0|      3|   151|   325|
    |correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp_U4    |correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp    |        0|      3|   151|   325|
    |correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp_U5    |correlation_accel_v3_fmul_32ns_32ns_32_5_max_dsp    |        0|      3|   151|   325|
    |correlation_accel_v3_urem_32ns_4ns_32_36_U8            |correlation_accel_v3_urem_32ns_4ns_32_36            |        0|      0|  1330|  1330|
    |correlation_accel_v3_urem_32ns_4ns_32_36_U9            |correlation_accel_v3_urem_32ns_4ns_32_36            |        0|      0|  1330|  1330|
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+------+------+
    |Total                                                  |                                                    |        0|     26|  5874|  6138|
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+------+------+

    * Memory: 
    +------------------------------+----------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |            Memory            |                          Module                          | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_return_U                  |correlation_accel_v3_frontEnd_acc_return                  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnSquare_U     |correlation_accel_v3_frontEnd_acc_return                  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_return_U           |correlation_accel_v3_frontEnd_acc_return                  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnA_returnB_U  |correlation_accel_v3_frontEnd_acc_weight_returnA_returnB  |        0|  64|   3|     6|   32|     1|          192|
    |lnReturnA_U                   |correlation_accel_v3_frontEnd_lnReturnA                   |        1|   0|   0|   252|   32|     1|         8064|
    |weight_rom_U                  |correlation_accel_v3_frontEnd_weight_rom                  |        2|   0|   0|   252|   32|     1|         8064|
    +------------------------------+----------------------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                         |                                                          |        3| 256|  12|   528|  192|     6|        16896|
    +------------------------------+----------------------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |column_index_fu_1353_p2               |     +    |      0|  0|  31|          31|           1|
    |i_1_fu_1153_p2                        |     +    |      0|  0|  31|          31|           1|
    |i_2_fu_1236_p2                        |     +    |      0|  0|   3|           3|           1|
    |i_3_fu_1192_p2                        |     +    |      0|  0|  32|          32|           1|
    |i_4_fu_1342_p2                        |     +    |      0|  0|   3|           3|           1|
    |i_5_fu_1292_p2                        |     +    |      0|  0|  32|          32|           1|
    |i_fu_1133_p2                          |     +    |      0|  0|   8|           8|           1|
    |tmp_1_i_fu_1163_p2                    |     +    |      0|  0|  32|          32|           2|
    |tmp_24_i_fu_1220_p2                   |     +    |      0|  0|  31|          31|           2|
    |tmp_64_i_fu_1326_p2                   |     +    |      0|  0|  31|          31|           2|
    |tmp_30_i_shift_reg_load_i_fu_1279_p3  |  Select  |      0|  0|  32|           1|          32|
    |tmp_5_i_tmp_4_i_fu_1179_p3            |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_399                        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_415                        |    and   |      0|  0|   1|           1|           1|
    |exitcond2_i_fu_1230_p2                |   icmp   |      0|  0|   3|           3|           3|
    |exitcond_i_fu_1336_p2                 |   icmp   |      0|  0|   3|           3|           3|
    |exitcond_i_i_fu_1122_p2               |   icmp   |      0|  0|   8|           8|           4|
    |tmp_26_i_fu_1256_p2                   |   icmp   |      0|  0|  40|          32|          32|
    |tmp_31_i_fu_1265_p2                   |   icmp   |      0|  0|  40|          32|          32|
    |tmp_32_i_fu_1273_p2                   |   icmp   |      0|  0|  40|          32|           1|
    |tmp_69_i_i_fu_1143_p2                 |   icmp   |      0|  0|  40|          32|          32|
    |tmp_6_i_fu_1168_p2                    |   icmp   |      0|  0|  40|          32|          32|
    |tmp_7_i_fu_1173_p2                    |   icmp   |      0|  0|  40|          32|           1|
    |ap_sig_bdd_1222                       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_748                        |    or    |      0|  0|   1|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 556|         446|         221|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |acc_return_address0                  |   6|         10|    3|         30|
    |acc_return_address1                  |   6|         10|    3|         30|
    |acc_return_d0                        |  32|          3|   32|         96|
    |acc_return_d1                        |  32|          3|   32|         96|
    |acc_weight_returnA_returnB_address0  |   3|          6|    3|         18|
    |acc_weight_returnA_returnB_address1  |   3|          5|    3|         15|
    |acc_weight_returnA_returnB_d1        |  32|          3|   32|         96|
    |acc_weight_returnSquare_address0     |   6|         10|    3|         30|
    |acc_weight_returnSquare_address1     |   6|         10|    3|         30|
    |acc_weight_returnSquare_d0           |  32|          3|   32|         96|
    |acc_weight_returnSquare_d1           |  32|          3|   32|         96|
    |acc_weight_return_address0           |   6|         10|    3|         30|
    |acc_weight_return_address1           |   6|         10|    3|         30|
    |acc_weight_return_d0                 |  32|          3|   32|         96|
    |acc_weight_return_d1                 |  32|          3|   32|         96|
    |ap_NS_fsm                            |  90|         49|    1|         49|
    |ap_reg_ppiten_pp0_it34               |   1|          2|    1|          2|
    |ap_reg_ppiten_pp2_it34               |   1|          2|    1|          2|
    |column_index_i_reg_849               |  31|          2|   31|         62|
    |grp_fu_946_p0                        |  64|         11|   32|        352|
    |grp_fu_946_p1                        |  64|          8|   32|        256|
    |grp_fu_950_p0                        |  32|          3|   32|         96|
    |grp_fu_950_p1                        |  32|          3|   32|         96|
    |grp_fu_961_p0                        |  32|          4|   32|        128|
    |grp_fu_961_p1                        |  32|          5|   32|        160|
    |grp_fu_967_p0                        |  32|          3|   32|         96|
    |grp_fu_967_p1                        |  32|          4|   32|        128|
    |grp_fu_975_p0                        |  32|          3|   32|         96|
    |grp_fu_975_p1                        |  32|          3|   32|         96|
    |i1_i_i_reg_755                       |  31|          2|   31|         62|
    |i1_i_phi_fu_791_p4                   |  32|          2|   32|         64|
    |i1_i_reg_787                         |  32|          2|   32|         64|
    |i2_i_phi_fu_842_p4                   |   3|          2|    3|          6|
    |i2_i_reg_838                         |   3|          2|    3|          6|
    |i4_i_phi_fu_874_p4                   |  32|          2|   32|         64|
    |i4_i_reg_870                         |  32|          2|   32|         64|
    |i8_i_phi_fu_938_p4                   |   3|          2|    3|          6|
    |i8_i_reg_934                         |   3|          2|    3|          6|
    |i_i_i_reg_743                        |   8|          2|    8|         16|
    |lnReturnA_address0                   |   8|          3|    8|         24|
    |reg_1021                             |  32|          2|   32|         64|
    |reg_1028                             |  32|          2|   32|         64|
    |reg_1060                             |  32|          2|   32|         64|
    |reg_1072                             |  32|          2|   32|         64|
    |reg_1084                             |  32|          2|   32|         64|
    |shift_reg_load1_i_fu_224             |  32|          2|   32|         64|
    |tmp_1_phi_fu_817_p4                  |  32|          2|   32|         64|
    |tmp_1_reg_812                        |  32|          2|   32|         64|
    |tmp_2_phi_fu_830_p4                  |  32|          2|   32|         64|
    |tmp_2_reg_825                        |  32|          2|   32|         64|
    |tmp_30_i_phi_fu_864_p4               |  32|          2|   32|         64|
    |tmp_30_i_reg_861                     |  32|          2|   32|         64|
    |tmp_3_phi_fu_926_p4                  |  32|          2|   32|         64|
    |tmp_3_reg_921                        |  32|          2|   32|         64|
    |tmp_4_i_phi_fu_770_p4                |  32|          2|   32|         64|
    |tmp_5_i_phi_fu_781_p4                |  32|          2|   32|         64|
    |tmp_5_i_reg_778                      |  32|          2|   32|         64|
    |tmp_5_phi_fu_913_p4                  |  32|          2|   32|         64|
    |tmp_5_reg_908                        |  32|          2|   32|         64|
    |tmp_7_phi_fu_900_p4                  |  32|          2|   32|         64|
    |tmp_7_reg_895                        |  32|          2|   32|         64|
    |tmp_8_reg_882                        |  32|          2|   32|         64|
    |tmp_9_reg_799                        |  32|          2|   32|         64|
    |tmp_i_i_reg_731                      |  32|          2|   32|         64|
    |weight_rom_address0                  |   8|          4|    8|         32|
    |weight_rom_address1                  |   8|          5|    8|         40|
    |weight_rom_d0                        |  32|          3|   32|         96|
    |weight_rom_d1                        |  32|          3|   32|         96|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |1808|        280| 1637|       4686|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |acc_return_addr_1_reg_1436                 |   0|   0|    3|          3|
    |acc_return_addr_2_reg_1451                 |   0|   0|    3|          3|
    |acc_return_addr_3_reg_1466                 |   0|   0|    3|          3|
    |acc_return_addr_4_reg_1481                 |   0|   0|    3|          3|
    |acc_return_addr_5_reg_1496                 |   0|   0|    3|          3|
    |acc_return_addr_7_reg_1553                 |   3|   0|    3|          0|
    |acc_return_addr_9_reg_1676                 |   3|   0|    3|          0|
    |acc_return_addr_reg_1421                   |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_1_reg_1613  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_2_reg_1618  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_3_reg_1623  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_4_reg_1628  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_5_reg_1633  |   0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_6_reg_1694  |   3|   0|    3|          0|
    |acc_weight_returnA_returnB_add_reg_1608    |   0|   0|    3|          3|
    |acc_weight_returnSquare_addr_1_reg_1441    |   0|   0|    3|          3|
    |acc_weight_returnSquare_addr_2_reg_1456    |   0|   0|    3|          3|
    |acc_weight_returnSquare_addr_3_reg_1471    |   0|   0|    3|          3|
    |acc_weight_returnSquare_addr_4_reg_1486    |   0|   0|    3|          3|
    |acc_weight_returnSquare_addr_5_reg_1501    |   0|   0|    3|          3|
    |acc_weight_returnSquare_addr_7_reg_1559    |   3|   0|    3|          0|
    |acc_weight_returnSquare_addr_9_reg_1682    |   3|   0|    3|          0|
    |acc_weight_returnSquare_addr_reg_1426      |   0|   0|    3|          3|
    |acc_weight_return_addr_1_reg_1446          |   0|   0|    3|          3|
    |acc_weight_return_addr_2_reg_1461          |   0|   0|    3|          3|
    |acc_weight_return_addr_3_reg_1476          |   0|   0|    3|          3|
    |acc_weight_return_addr_4_reg_1491          |   0|   0|    3|          3|
    |acc_weight_return_addr_5_reg_1506          |   0|   0|    3|          3|
    |acc_weight_return_addr_7_reg_1565          |   3|   0|    3|          0|
    |acc_weight_return_addr_9_reg_1688          |   3|   0|    3|          0|
    |acc_weight_return_addr_reg_1431            |   0|   0|    3|          3|
    |ap_CS_fsm                                  |  48|   0|   48|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it10                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it11                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it12                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it13                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it14                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it15                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it16                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it17                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it18                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it19                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it20                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it21                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it22                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it23                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it24                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it25                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it26                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it27                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it28                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it29                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it3                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it30                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it31                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it32                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it33                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it34                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it4                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it5                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it6                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it7                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it8                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it9                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                      |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_i_reg_1571_pp1_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_i_reg_1720_pp3_it1   |   1|   0|    1|          0|
    |column_index_i_reg_849                     |  31|   0|   31|          0|
    |exitcond2_i_reg_1571                       |   1|   0|    1|          0|
    |exitcond_i_reg_1720                        |   1|   0|    1|          0|
    |i1_i_i_reg_755                             |  31|   0|   31|          0|
    |i1_i_reg_787                               |  32|   0|   32|          0|
    |i2_i_reg_838                               |   3|   0|    3|          0|
    |i4_i_reg_870                               |  32|   0|   32|          0|
    |i8_i_reg_934                               |   3|   0|    3|          0|
    |i_1_reg_1416                               |  31|   0|   31|          0|
    |i_2_reg_1575                               |   3|   0|    3|          0|
    |i_3_reg_1538                               |  32|   0|   32|          0|
    |i_4_reg_1724                               |   3|   0|    3|          0|
    |i_5_reg_1661                               |  32|   0|   32|          0|
    |i_i_i_reg_743                              |   8|   0|    8|          0|
    |lnReturnA_load_reg_1705                    |  32|   0|   32|          0|
    |reg_1014                                   |  32|   0|   32|          0|
    |reg_1021                                   |  32|   0|   32|          0|
    |reg_1028                                   |  32|   0|   32|          0|
    |reg_1036                                   |  32|   0|   32|          0|
    |reg_1045                                   |  32|   0|   32|          0|
    |reg_1050                                   |  32|   0|   32|          0|
    |reg_1060                                   |  32|   0|   32|          0|
    |reg_1067                                   |  32|   0|   32|          0|
    |reg_1072                                   |  32|   0|   32|          0|
    |reg_1079                                   |  32|   0|   32|          0|
    |reg_1084                                   |  32|   0|   32|          0|
    |reg_1091                                   |  32|   0|   32|          0|
    |reg_1098                                   |  32|   0|   32|          0|
    |reg_1104                                   |  32|   0|   32|          0|
    |reg_1110                                   |  32|   0|   32|          0|
    |reg_1116                                   |  32|   0|   32|          0|
    |shift_reg_load1_i_fu_224                   |  32|   0|   32|          0|
    |tmp_11_i_reg_1580                          |   3|   0|   64|         61|
    |tmp_14_i_reg_1532                          |  32|   0|   32|          0|
    |tmp_1_i_reg_1516                           |  32|   0|   32|          0|
    |tmp_1_reg_812                              |  32|   0|   32|          0|
    |tmp_2_reg_825                              |  32|   0|   32|          0|
    |tmp_30_i_reg_861                           |  32|   0|   32|          0|
    |tmp_30_i_shift_reg_load_i_reg_1650         |  32|   0|   32|          0|
    |tmp_31_i_reg_1646                          |   1|   0|    1|          0|
    |tmp_3_reg_921                              |  32|   0|   32|          0|
    |tmp_4_i_reg_766                            |  32|   0|   32|          0|
    |tmp_4_reg_1666                             |  31|   0|   31|          0|
    |tmp_5_i_reg_778                            |  32|   0|   32|          0|
    |tmp_5_i_tmp_4_i_reg_1526                   |  32|   0|   32|          0|
    |tmp_5_reg_908                              |  32|   0|   32|          0|
    |tmp_66_i_reg_1710                          |  32|   0|   32|          0|
    |tmp_67_i_reg_1715                          |  32|   0|   32|          0|
    |tmp_6_i_reg_1522                           |   1|   0|    1|          0|
    |tmp_7_reg_895                              |  32|   0|   32|          0|
    |tmp_8_reg_882                              |  32|   0|   32|          0|
    |tmp_9_reg_799                              |  32|   0|   32|          0|
    |tmp_i_22_reg_1729                          |   3|   0|   64|         61|
    |tmp_i_i_reg_731                            |  32|   0|   32|          0|
    |tmp_reg_1543                               |  31|   0|   31|          0|
    |acc_return_addr_7_reg_1553                 |   0|   3|    3|          0|
    |acc_return_addr_9_reg_1676                 |   0|   3|    3|          0|
    |acc_weight_returnA_returnB_add_6_reg_1694  |   0|   3|    3|          0|
    |acc_weight_returnSquare_addr_7_reg_1559    |   0|   3|    3|          0|
    |acc_weight_returnSquare_addr_9_reg_1682    |   0|   3|    3|          0|
    |acc_weight_return_addr_7_reg_1565          |   0|   3|    3|          0|
    |acc_weight_return_addr_9_reg_1688          |   0|   3|    3|          0|
    |i1_i_reg_787                               |   0|  32|   32|          0|
    |i4_i_reg_870                               |   0|  32|   32|          0|
    |reg_1028                                   |   0|  32|   32|          0|
    |tmp_31_i_reg_1646                          |   0|   2|    1|          0|
    |tmp_4_reg_1666                             |   0|  31|   31|          0|
    |tmp_6_i_reg_1522                           |   0|   2|    1|          0|
    |tmp_reg_1543                               |   0|  31|   31|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1579| 183| 1954|        194|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |  correlation_accel_v3_frontEnd | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |  correlation_accel_v3_frontEnd | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |  correlation_accel_v3_frontEnd | return value |
|ap_done                                | out |    1| ap_ctrl_hs |  correlation_accel_v3_frontEnd | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |  correlation_accel_v3_frontEnd | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |  correlation_accel_v3_frontEnd | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |  correlation_accel_v3_frontEnd | return value |
|NUMBER_OF_DAYS                         |  in |   32|   ap_none  |         NUMBER_OF_DAYS         |    scalar    |
|NUMBER_OF_INDICES                      |  in |   32|   ap_none  |        NUMBER_OF_INDICES       |    scalar    |
|in_indices_TDATA                       |  in |   32|    axis    |        in_indices_data_V       |    pointer   |
|in_indices_TVALID                      |  in |    1|    axis    |        in_indices_dest_V       |    pointer   |
|in_indices_TREADY                      | out |    1|    axis    |        in_indices_dest_V       |    pointer   |
|in_indices_TDEST                       |  in |    1|    axis    |        in_indices_dest_V       |    pointer   |
|in_indices_TKEEP                       |  in |    4|    axis    |        in_indices_keep_V       |    pointer   |
|in_indices_TSTRB                       |  in |    4|    axis    |        in_indices_strb_V       |    pointer   |
|in_indices_TUSER                       |  in |    1|    axis    |        in_indices_user_V       |    pointer   |
|in_indices_TLAST                       |  in |    1|    axis    |        in_indices_last_V       |    pointer   |
|in_indices_TID                         |  in |    1|    axis    |         in_indices_id_V        |    pointer   |
|sum_weight_out_V_din                   | out |   32|   ap_fifo  |        sum_weight_out_V        |    pointer   |
|sum_weight_out_V_full_n                |  in |    1|   ap_fifo  |        sum_weight_out_V        |    pointer   |
|sum_weight_out_V_write                 | out |    1|   ap_fifo  |        sum_weight_out_V        |    pointer   |
|sum_return_out_V_din                   | out |   32|   ap_fifo  |        sum_return_out_V        |    pointer   |
|sum_return_out_V_full_n                |  in |    1|   ap_fifo  |        sum_return_out_V        |    pointer   |
|sum_return_out_V_write                 | out |    1|   ap_fifo  |        sum_return_out_V        |    pointer   |
|sum_weight_returnSquare_out_V_din      | out |   32|   ap_fifo  |  sum_weight_returnSquare_out_V |    pointer   |
|sum_weight_returnSquare_out_V_full_n   |  in |    1|   ap_fifo  |  sum_weight_returnSquare_out_V |    pointer   |
|sum_weight_returnSquare_out_V_write    | out |    1|   ap_fifo  |  sum_weight_returnSquare_out_V |    pointer   |
|sum_weight_return_out_V_din            | out |   32|   ap_fifo  |     sum_weight_return_out_V    |    pointer   |
|sum_weight_return_out_V_full_n         |  in |    1|   ap_fifo  |     sum_weight_return_out_V    |    pointer   |
|sum_weight_return_out_V_write          | out |    1|   ap_fifo  |     sum_weight_return_out_V    |    pointer   |
|sum_weight_returnA_returnB_out_din     | out |   32|   ap_fifo  | sum_weight_returnA_returnB_out |    pointer   |
|sum_weight_returnA_returnB_out_full_n  |  in |    1|   ap_fifo  | sum_weight_returnA_returnB_out |    pointer   |
|sum_weight_returnA_returnB_out_write   | out |    1|   ap_fifo  | sum_weight_returnA_returnB_out |    pointer   |
|sum_returnA_out_V_din                  | out |   32|   ap_fifo  |        sum_returnA_out_V       |    pointer   |
|sum_returnA_out_V_full_n               |  in |    1|   ap_fifo  |        sum_returnA_out_V       |    pointer   |
|sum_returnA_out_V_write                | out |    1|   ap_fifo  |        sum_returnA_out_V       |    pointer   |
|sum_weight_returnSquareA_out_V_din     | out |   32|   ap_fifo  | sum_weight_returnSquareA_out_V |    pointer   |
|sum_weight_returnSquareA_out_V_full_n  |  in |    1|   ap_fifo  | sum_weight_returnSquareA_out_V |    pointer   |
|sum_weight_returnSquareA_out_V_write   | out |    1|   ap_fifo  | sum_weight_returnSquareA_out_V |    pointer   |
|sum_weight_returnA_out_V_din           | out |   32|   ap_fifo  |    sum_weight_returnA_out_V    |    pointer   |
|sum_weight_returnA_out_V_full_n        |  in |    1|   ap_fifo  |    sum_weight_returnA_out_V    |    pointer   |
|sum_weight_returnA_out_V_write         | out |    1|   ap_fifo  |    sum_weight_returnA_out_V    |    pointer   |
|NUMBER_OF_DAYS_out_din                 | out |   32|   ap_fifo  |       NUMBER_OF_DAYS_out       |    pointer   |
|NUMBER_OF_DAYS_out_full_n              |  in |    1|   ap_fifo  |       NUMBER_OF_DAYS_out       |    pointer   |
|NUMBER_OF_DAYS_out_write               | out |    1|   ap_fifo  |       NUMBER_OF_DAYS_out       |    pointer   |
|NUMBER_OF_INDICES_out_din              | out |   32|   ap_fifo  |      NUMBER_OF_INDICES_out     |    pointer   |
|NUMBER_OF_INDICES_out_full_n           |  in |    1|   ap_fifo  |      NUMBER_OF_INDICES_out     |    pointer   |
|NUMBER_OF_INDICES_out_write            | out |    1|   ap_fifo  |      NUMBER_OF_INDICES_out     |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

