// Seed: 1339728200
module module_0;
  always disable id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wire id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    input wor id_14,
    input wor id_15,
    input supply0 id_16,
    input tri id_17,
    input wire id_18,
    input wor id_19,
    output wor id_20,
    input tri0 id_21,
    input tri1 id_22,
    output tri id_23,
    input wor id_24,
    input tri1 id_25
    , id_28,
    input tri0 id_26
);
  wire id_29, id_30;
  module_0 modCall_1 ();
  wire id_31;
endmodule
