# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 40
attribute \top 1
attribute \src "dut.sv:13.1-21.10"
module \latchsr
  attribute \src "dut.sv:14.2-20.11"
  wire $0\q[0:0]
  wire $auto$rtlil.cc:2957:Not$14
  wire $auto$rtlil.cc:2957:Not$16
  wire $auto$rtlil.cc:2957:Not$18
  wire $auto$rtlil.cc:2961:ReduceOr$30
  wire $auto$rtlil.cc:2961:ReduceOr$36
  wire $procmux$8_Y
  attribute \src "dut.sv:13.27-13.30"
  wire input 2 \clk
  attribute \src "dut.sv:13.36-13.39"
  wire input 4 \clr
  attribute \src "dut.sv:13.24-13.25"
  wire input 1 \d
  attribute \src "dut.sv:13.32-13.34"
  wire input 3 \en
  attribute \src "dut.sv:13.41-13.44"
  wire input 5 \pre
  attribute \src "dut.sv:13.57-13.58"
  wire output 6 \q
  attribute \src "dut.sv:14.2-20.11"
  cell $not $auto$proc_dlatch.cc:249:make_hold$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clr
    connect \Y $auto$rtlil.cc:2957:Not$14
  end
  attribute \src "dut.sv:14.2-20.11"
  cell $not $auto$proc_dlatch.cc:249:make_hold$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pre
    connect \Y $auto$rtlil.cc:2957:Not$16
  end
  attribute \src "dut.sv:14.2-20.11"
  cell $not $auto$proc_dlatch.cc:249:make_hold$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en
    connect \Y $auto$rtlil.cc:2957:Not$18
  end
  attribute \src "dut.sv:14.2-20.11"
  cell $and $auto$proc_dlatch.cc:262:make_hold$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$16
    connect \B $auto$rtlil.cc:2957:Not$18
    connect \Y $auto$rtlil.cc:2961:ReduceOr$30
  end
  attribute \src "dut.sv:14.2-20.11"
  cell $and $auto$proc_dlatch.cc:262:make_hold$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$14
    connect \B $auto$rtlil.cc:2961:ReduceOr$30
    connect \Y $auto$rtlil.cc:2961:ReduceOr$36
  end
  attribute \src "dut.sv:14.2-20.11"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$39
    parameter \EN_POLARITY 0
    parameter \WIDTH 1
    connect \D $0\q[0:0]
    connect \EN $auto$rtlil.cc:2961:ReduceOr$36
    connect \Q \q
  end
  attribute \full_case 1
  attribute \src "dut.sv:15.8-15.11|dut.sv:15.3-20.11"
  cell $mux $procmux$11
    parameter \WIDTH 1
    connect \A $procmux$8_Y
    connect \B 1'0
    connect \S \clr
    connect \Y $0\q[0:0]
  end
  attribute \full_case 1
  attribute \src "dut.sv:17.13-17.16|dut.sv:17.8-20.11"
  cell $mux $procmux$8
    parameter \WIDTH 1
    connect \A \d
    connect \B 1'1
    connect \S \pre
    connect \Y $procmux$8_Y
  end
end
