Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Oct 03 21:22:08 2018
| Host         : SERVICE-1SJ9R7O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.849        0.000                      0                  163        0.210        0.000                      0                  163        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               3.849        0.000                      0                  163        0.210        0.000                      0                  163        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.077ns (35.324%)  route 3.803ns (64.676%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          1.000    11.027    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X58Y25         FDPE                                         r  i_counter/s_counter_period_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X58Y25         FDPE                                         r  i_counter/s_counter_period_cnt_reg[0]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDPE (Setup_fdpe_C_CE)      -0.205    14.876    i_counter/s_counter_period_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.077ns (35.526%)  route 3.769ns (64.474%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.967    10.994    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  i_counter/s_counter_period_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.503    14.844    i_counter/clk_i_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  i_counter/s_counter_period_cnt_reg[16]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.878    i_counter/s_counter_period_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.077ns (35.526%)  route 3.769ns (64.474%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.967    10.994    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X58Y26         FDCE                                         r  i_counter/s_counter_period_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.503    14.844    i_counter/clk_i_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  i_counter/s_counter_period_cnt_reg[4]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.878    i_counter/s_counter_period_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.077ns (36.455%)  route 3.620ns (63.545%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.817    10.845    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[14]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.912    i_counter/s_counter_period_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.077ns (36.455%)  route 3.620ns (63.545%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.817    10.845    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[15]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.912    i_counter/s_counter_period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.077ns (36.455%)  route 3.620ns (63.545%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.817    10.845    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[19]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.912    i_counter/s_counter_period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.077ns (36.455%)  route 3.620ns (63.545%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.817    10.845    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.912    i_counter/s_counter_period_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.077ns (36.455%)  route 3.620ns (63.545%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.817    10.845    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[22]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.912    i_counter/s_counter_period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.077ns (36.455%)  route 3.620ns (63.545%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.817    10.845    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.912    i_counter/s_counter_period_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 s_cntr_speed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_period_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.077ns (36.455%)  route 3.620ns (63.545%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_speed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  s_cntr_speed_reg[3]/Q
                         net (fo=34, routed)          1.288     6.855    i_counter/s_cntr_speed_reg[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.325     7.180 r  i_counter/s_counter_en0_carry_i_5/O
                         net (fo=4, routed)           0.864     8.043    i_counter/s_counter_en0_carry_i_5_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.332     8.375 r  i_counter/s_counter_en0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.375    i_counter/s_counter_en0_carry__0_i_2_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.755 r  i_counter/s_counter_en0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    i_counter/s_counter_en0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.009 r  i_counter/s_counter_en0_carry__1/CO[0]
                         net (fo=29, routed)          0.651     9.660    i_counter/s_counter_en0
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.367    10.027 r  i_counter/s_counter_period_cnt[26]_i_1/O
                         net (fo=27, routed)          0.817    10.845    i_counter/s_counter_period_cnt[26]_i_1_n_0
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.501    14.842    i_counter/clk_i_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  i_counter/s_counter_period_cnt_reg[5]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y25         FDCE (Setup_fdce_C_CE)      -0.169    14.912    i_counter/s_counter_period_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sw_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.326%)  route 0.139ns (49.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.582     1.465    clk_i_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  sw_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  sw_o_reg[1]/Q
                         net (fo=1, routed)           0.139     1.745    sw_o[1]
    SLICE_X61Y27         FDRE                                         r  sw_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.851     1.978    clk_i_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sw_db_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.055     1.535    sw_db_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sw_db_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_cntr_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.695%)  route 0.154ns (45.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.588     1.471    clk_i_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sw_db_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  sw_db_reg[15]/Q
                         net (fo=3, routed)           0.154     1.766    p_1_in7_in
    SLICE_X61Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.811 r  s_cntr_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    s_cntr_mode[0]_i_1_n_0
    SLICE_X61Y31         FDCE                                         r  s_cntr_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.855     1.982    clk_i_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  s_cntr_mode_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y31         FDCE (Hold_fdce_C_D)         0.092     1.596    s_cntr_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sw_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_cntr_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.536%)  route 0.183ns (56.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.584     1.467    clk_i_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sw_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sw_db_reg[1]/Q
                         net (fo=1, routed)           0.183     1.791    sw_db_reg_n_0_[1]
    SLICE_X62Y27         FDPE                                         r  s_cntr_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.853     1.980    clk_i_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  s_cntr_reset_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y27         FDPE (Hold_fdpe_C_D)         0.070     1.572    s_cntr_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 i_counter/s_counter_100_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/s_counter_100_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.983%)  route 0.124ns (40.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    i_counter/clk_i_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  i_counter/s_counter_100_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  i_counter/s_counter_100_val_reg[3]/Q
                         net (fo=6, routed)           0.124     1.737    i_counter/s_counter_100_val_reg_n_0_[3]
    SLICE_X61Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  i_counter/s_counter_100_val[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    i_counter/s_counter_100_val[3]_i_1_n_0
    SLICE_X61Y33         FDCE                                         r  i_counter/s_counter_100_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.857     1.984    i_counter/clk_i_IBUF_BUFG
    SLICE_X61Y33         FDCE                                         r  i_counter/s_counter_100_val_reg[3]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDCE (Hold_fdce_C_D)         0.091     1.563    i_counter/s_counter_100_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sw_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.588     1.471    clk_i_IBUF_BUFG
    SLICE_X63Y31         FDCE                                         r  sw_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  sw_o_reg[14]/Q
                         net (fo=1, routed)           0.125     1.724    sw_o[14]
    SLICE_X62Y31         FDRE                                         r  sw_db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.857     1.984    clk_i_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  sw_db_reg[14]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.016     1.500    sw_db_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tmpsw_i_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    clk_i_IBUF_BUFG
    SLICE_X63Y32         FDCE                                         r  tmpsw_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tmpsw_i_reg[13]/Q
                         net (fo=1, routed)           0.177     1.790    tmpsw_i[13]
    SLICE_X63Y30         FDCE                                         r  sw_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.856     1.983    clk_i_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  sw_o_reg[13]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.075     1.559    sw_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sw_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.454%)  route 0.137ns (45.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.587     1.470    clk_i_IBUF_BUFG
    SLICE_X60Y31         FDCE                                         r  sw_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  sw_o_reg[12]/Q
                         net (fo=1, routed)           0.137     1.771    sw_o[12]
    SLICE_X61Y30         FDRE                                         r  sw_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.854     1.981    clk_i_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  sw_db_reg[12]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.055     1.538    sw_db_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tmpbtnd_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.985%)  route 0.195ns (58.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.581     1.464    clk_i_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  tmpbtnd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  tmpbtnd_i_reg/Q
                         net (fo=1, routed)           0.195     1.800    tmpbtnd_i
    SLICE_X59Y25         FDCE                                         r  btnd_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.848     1.975    clk_i_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  btnd_o_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.066     1.563    btnd_o_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sw_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_cntr_hold_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.586     1.469    clk_i_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  sw_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sw_db_reg[0]/Q
                         net (fo=1, routed)           0.170     1.780    sw_db_reg_n_0_[0]
    SLICE_X60Y30         FDPE                                         r  s_cntr_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.854     1.981    clk_i_IBUF_BUFG
    SLICE_X60Y30         FDPE                                         r  s_cntr_hold_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDPE (Hold_fdpe_C_D)         0.059     1.541    s_cntr_hold_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 btnu_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnu_db_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.010%)  route 0.211ns (59.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.581     1.464    clk_i_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  btnu_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  btnu_o_reg/Q
                         net (fo=1, routed)           0.211     1.817    btnu_o
    SLICE_X62Y29         FDRE                                         r  btnu_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.855     1.982    clk_i_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  btnu_db_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.070     1.574    btnu_db_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   btnd_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   btnd_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   btnu_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   btnu_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   counterPrescaleLed_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   counterPrescaleLed_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   counterPrescaleLed_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   counterPrescaleLed_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   counterPrescaleLed_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   i_counter/s_counter_period_cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   i_counter/s_counter_period_cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   i_counter/s_counter_period_cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   i_counter/s_counter_period_cnt_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   s_cntr_hold_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   sw_db_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   sw_db_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   sw_db_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   sw_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   i_counter/s_counter_period_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   btnd_db_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   btnd_o_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   btnd_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   btnu_o_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   btnu_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   counterPrescaleLed_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   counterPrescaleLed_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   counterPrescaleLed_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   counterPrescaleLed_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   counterPrescaleLed_reg[8]/C



