<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>34898</Best-caseLatency>
            <Average-caseLatency>34898</Average-caseLatency>
            <Worst-caseLatency>34898</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.349 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.349 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.349 ms</Worst-caseRealTimeLatency>
            <Interval-min>34899</Interval-min>
            <Interval-max>34899</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:11</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>51</BRAM_18K>
            <DSP>2</DSP>
            <FF>30920</FF>
            <LUT>27950</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WSTRB</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WSTRB</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_657</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>657</ID>
                    <BindInstances>icmp_ln47_fu_295_p2 add_ln47_1_fu_301_p2 add_ln47_fu_331_p2 icmp_ln49_fu_337_p2 select_ln47_fu_343_p3 select_ln47_1_fu_351_p3 select_ln47_2_fu_359_p3 add_ln53_fu_435_p2 add_ln53_1_fu_440_p2 xor_ln53_fu_462_p2 and_ln53_fu_468_p2 xor_ln53_1_fu_474_p2 select_ln53_fu_480_p3 select_ln53_1_fu_488_p3 add_ln49_fu_496_p2 icmp_ln49_1_fu_502_p2 add_ln55_fu_512_p2 xor_ln55_fu_538_p2 and_ln55_fu_544_p2 xor_ln55_1_fu_550_p2 select_ln55_fu_556_p3 select_ln55_1_fu_564_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_682</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>682</ID>
                    <BindInstances>icmp_ln59_fu_1673_p2 add_ln59_1_fu_1679_p2 add_ln59_fu_1691_p2 icmp_ln61_fu_1697_p2 select_ln59_fu_1703_p3 select_ln59_1_fu_1711_p3 add_ln69_fu_1740_p2 sdiv_38ns_24s_38_42_1_U12 icmp_ln69_fu_1929_p2 icmp_ln69_1_fu_1935_p2 or_ln69_fu_1941_p2 xor_ln69_fu_1947_p2 and_ln69_fu_1953_p2 xor_ln69_1_fu_1959_p2 or_ln69_1_fu_1965_p2 and_ln69_1_fu_1971_p2 select_ln69_fu_1977_p3 or_ln69_2_fu_1985_p2 t_1_fu_1991_p3 sparsemux_17_3_24_1_1_U20 col_sum_lane_64_fu_2071_p2 add_ln71_1_fu_2077_p2 icmp_ln71_fu_2083_p2 xor_ln71_fu_2202_p2 and_ln71_fu_2208_p2 xor_ln71_1_fu_2214_p2 and_ln71_1_fu_2220_p2 xor_ln71_2_fu_2226_p2 sdiv_38ns_24s_38_42_1_U13 icmp_ln69_2_fu_2359_p2 icmp_ln69_3_fu_2365_p2 or_ln69_3_fu_2371_p2 xor_ln69_2_fu_2377_p2 and_ln69_2_fu_2383_p2 xor_ln69_3_fu_2389_p2 or_ln69_4_fu_2395_p2 and_ln69_3_fu_2401_p2 select_ln69_2_fu_2407_p3 or_ln69_5_fu_2415_p2 t_3_fu_2421_p3 sparsemux_17_3_24_1_1_U21 col_sum_lane_65_fu_2501_p2 add_ln71_2_fu_2507_p2 icmp_ln71_3_fu_2513_p2 xor_ln71_3_fu_2632_p2 and_ln71_2_fu_2638_p2 xor_ln71_4_fu_2644_p2 and_ln71_3_fu_2650_p2 xor_ln71_5_fu_2656_p2 sdiv_38ns_24s_38_42_1_U14 icmp_ln69_4_fu_2789_p2 icmp_ln69_5_fu_2795_p2 or_ln69_6_fu_2801_p2 xor_ln69_4_fu_2807_p2 and_ln69_4_fu_2813_p2 xor_ln69_5_fu_2819_p2 or_ln69_7_fu_2825_p2 and_ln69_5_fu_2831_p2 select_ln69_4_fu_2837_p3 or_ln69_8_fu_2845_p2 t_5_fu_2851_p3 sparsemux_17_3_24_1_1_U22 col_sum_lane_66_fu_2931_p2 add_ln71_3_fu_2937_p2 icmp_ln71_4_fu_2943_p2 xor_ln71_6_fu_3062_p2 and_ln71_4_fu_3068_p2 xor_ln71_7_fu_3074_p2 and_ln71_5_fu_3080_p2 xor_ln71_8_fu_3086_p2 sdiv_38ns_24s_38_42_1_U15 icmp_ln69_6_fu_3219_p2 icmp_ln69_7_fu_3225_p2 or_ln69_9_fu_3231_p2 xor_ln69_6_fu_3237_p2 and_ln69_6_fu_3243_p2 xor_ln69_7_fu_3249_p2 or_ln69_10_fu_3255_p2 and_ln69_7_fu_3261_p2 select_ln69_6_fu_3267_p3 or_ln69_11_fu_3275_p2 t_7_fu_3281_p3 sparsemux_17_3_24_1_1_U23 col_sum_lane_67_fu_3361_p2 add_ln71_4_fu_3367_p2 icmp_ln71_5_fu_3373_p2 xor_ln71_9_fu_3492_p2 and_ln71_6_fu_3498_p2 xor_ln71_10_fu_3504_p2 and_ln71_7_fu_3510_p2 xor_ln71_11_fu_3516_p2 sdiv_38ns_24s_38_42_1_U16 icmp_ln69_8_fu_3649_p2 icmp_ln69_9_fu_3655_p2 or_ln69_12_fu_3661_p2 xor_ln69_8_fu_3667_p2 and_ln69_8_fu_3673_p2 xor_ln69_9_fu_3679_p2 or_ln69_13_fu_3685_p2 and_ln69_9_fu_3691_p2 select_ln69_8_fu_3697_p3 or_ln69_14_fu_3705_p2 t_9_fu_3711_p3 sparsemux_17_3_24_1_1_U24 col_sum_lane_68_fu_3791_p2 add_ln71_5_fu_3797_p2 icmp_ln71_6_fu_3803_p2 xor_ln71_12_fu_3922_p2 and_ln71_8_fu_3928_p2 xor_ln71_13_fu_3934_p2 and_ln71_9_fu_3940_p2 xor_ln71_14_fu_3946_p2 sdiv_38ns_24s_38_42_1_U17 icmp_ln69_10_fu_4079_p2 icmp_ln69_11_fu_4085_p2 or_ln69_15_fu_4091_p2 xor_ln69_10_fu_4097_p2 and_ln69_10_fu_4103_p2 xor_ln69_11_fu_4109_p2 or_ln69_16_fu_4115_p2 and_ln69_11_fu_4121_p2 select_ln69_10_fu_4127_p3 or_ln69_17_fu_4135_p2 t_11_fu_4141_p3 sparsemux_17_3_24_1_1_U25 col_sum_lane_69_fu_4221_p2 add_ln71_6_fu_4227_p2 icmp_ln71_7_fu_4233_p2 xor_ln71_15_fu_4352_p2 and_ln71_10_fu_4358_p2 xor_ln71_16_fu_4364_p2 and_ln71_11_fu_4370_p2 xor_ln71_17_fu_4376_p2 sdiv_38ns_24s_38_42_1_U18 icmp_ln69_12_fu_4509_p2 icmp_ln69_13_fu_4515_p2 or_ln69_18_fu_4521_p2 xor_ln69_12_fu_4527_p2 and_ln69_12_fu_4533_p2 xor_ln69_13_fu_4539_p2 or_ln69_19_fu_4545_p2 and_ln69_13_fu_4551_p2 select_ln69_12_fu_4557_p3 or_ln69_20_fu_4565_p2 t_13_fu_4571_p3 sparsemux_17_3_24_1_1_U26 col_sum_lane_70_fu_4651_p2 add_ln71_7_fu_4657_p2 icmp_ln71_8_fu_4663_p2 xor_ln71_18_fu_4782_p2 and_ln71_12_fu_4788_p2 xor_ln71_19_fu_4794_p2 and_ln71_13_fu_4800_p2 xor_ln71_20_fu_4806_p2 sdiv_38ns_24s_38_42_1_U19 icmp_ln69_14_fu_4939_p2 icmp_ln69_15_fu_4945_p2 or_ln69_21_fu_4951_p2 xor_ln69_14_fu_4957_p2 and_ln69_14_fu_4963_p2 xor_ln69_15_fu_4969_p2 or_ln69_22_fu_4975_p2 and_ln69_15_fu_4981_p2 select_ln69_14_fu_4987_p3 or_ln69_23_fu_4995_p2 t_15_fu_5001_p3 sparsemux_17_3_24_1_1_U27 col_sum_lane_71_fu_5081_p2 add_ln71_8_fu_5087_p2 icmp_ln71_9_fu_5093_p2 xor_ln71_21_fu_5212_p2 and_ln71_14_fu_5218_p2 xor_ln71_22_fu_5224_p2 and_ln71_15_fu_5230_p2 xor_ln71_23_fu_5236_p2 add_ln61_fu_1762_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_77_8_fu_784</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_77_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>784</ID>
                    <BindInstances>icmp_ln77_fu_1424_p2 add_ln77_fu_1430_p2 sparsemux_17_3_24_1_1_U111 sub_ln81_fu_1496_p2 sub_ln81_1_fu_1516_p2 scale_lane_64_fu_1536_p3 sparsemux_17_3_24_1_1_U112 sub_ln81_2_fu_1604_p2 sub_ln81_3_fu_1624_p2 scale_lane_65_fu_1644_p3 sparsemux_17_3_24_1_1_U113 sub_ln81_4_fu_1712_p2 sub_ln81_5_fu_1732_p2 scale_lane_66_fu_1752_p3 sparsemux_17_3_24_1_1_U114 sub_ln81_6_fu_1820_p2 sub_ln81_7_fu_1840_p2 scale_lane_67_fu_1860_p3 sparsemux_17_3_24_1_1_U115 sub_ln81_8_fu_1928_p2 sub_ln81_9_fu_1948_p2 scale_lane_68_fu_1968_p3 sparsemux_17_3_24_1_1_U116 sub_ln81_10_fu_2036_p2 sub_ln81_11_fu_2056_p2 scale_lane_69_fu_2076_p3 sparsemux_17_3_24_1_1_U117 sub_ln81_12_fu_2144_p2 sub_ln81_13_fu_2164_p2 scale_lane_70_fu_2184_p3 sparsemux_17_3_24_1_1_U118 sub_ln81_14_fu_2252_p2 sub_ln81_15_fu_2272_p2 scale_lane_71_fu_2292_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_fu_916</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>916</ID>
                    <BindInstances>icmp_ln86_fu_869_p2 add_ln86_1_fu_875_p2 add_ln86_fu_890_p2 icmp_ln87_fu_896_p2 select_ln86_fu_902_p3 xor_ln86_fu_910_p2 icmp_ln89_fu_916_p2 and_ln86_fu_922_p2 select_ln86_1_fu_928_p3 add_ln87_fu_940_p2 empty_fu_946_p2 k_mid2_fu_952_p3 select_ln87_fu_960_p3 first_iter_2_fu_968_p2 empty_25_fu_986_p2 sparsemux_17_3_24_1_1_U248 sparsemux_17_3_24_1_1_U249 sparsemux_17_3_24_1_1_U250 sparsemux_17_3_24_1_1_U251 sparsemux_17_3_24_1_1_U252 sparsemux_17_3_24_1_1_U253 sparsemux_17_3_24_1_1_U254 sparsemux_17_3_24_1_1_U255 sparsemux_17_3_24_1_1_U257 sparsemux_17_3_24_1_1_U256 mul_24s_24s_48_1_1_U247 add_ln92_fu_1503_p2 xor_ln92_fu_1517_p2 and_ln92_fu_1523_p2 icmp_ln92_fu_1545_p2 icmp_ln92_1_fu_1559_p2 icmp_ln92_2_fu_1565_p2 select_ln92_fu_1571_p3 xor_ln92_1_fu_1579_p2 and_ln92_1_fu_1585_p2 select_ln92_1_fu_1591_p3 and_ln92_2_fu_1599_p2 xor_ln92_2_fu_1605_p2 or_ln92_fu_1611_p2 xor_ln92_3_fu_1617_p2 and_ln92_3_fu_1623_p2 and_ln92_4_fu_1629_p2 or_ln92_2_fu_1635_p2 xor_ln92_4_fu_1641_p2 and_ln92_5_fu_1647_p2 select_ln92_2_fu_1653_p3 or_ln92_1_fu_1661_p2 select_ln92_3_fu_1667_p3 add_ln89_fu_1308_p2 add_ln87_1_fu_1314_p2 select_ln87_1_fu_1320_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>denom_row_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U control_s_axi_U A_m_axi_U C_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4</Name>
            <Loops>
                <VITIS_LOOP_47_3_VITIS_LOOP_49_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16387</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>16387</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                        <Name>VITIS_LOOP_47_3_VITIS_LOOP_49_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16385</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:49</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                            <Name>VITIS_LOOP_47_3_VITIS_LOOP_49_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:47</SourceLocation>
                        </VITIS_LOOP_47_3_VITIS_LOOP_49_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>85</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>423</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_295_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_301_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_331_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_337_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_fu_343_p3" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_1_fu_351_p3" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln47_2_fu_359_p3" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln47_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_435_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_440_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_fu_462_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_468_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln53_1_fu_474_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_480_p3" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_488_p3" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_496_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_1_fu_502_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_512_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln55_fu_538_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln55_fu_544_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln55_1_fu_550_p2" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln55_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_fu_556_p3" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_3_VITIS_LOOP_49_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln55_1_fu_564_p3" SOURCE="top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln55_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_59_5_VITIS_LOOP_61_6</Name>
            <Loops>
                <VITIS_LOOP_59_5_VITIS_LOOP_61_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.307</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2091</Best-caseLatency>
                    <Average-caseLatency>2091</Average-caseLatency>
                    <Worst-caseLatency>2091</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_5_VITIS_LOOP_61_6>
                        <Name>VITIS_LOOP_59_5_VITIS_LOOP_61_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2089</Latency>
                        <AbsoluteTimeLatency>20.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_59_5_VITIS_LOOP_61_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:61</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_59_5_VITIS_LOOP_61_6>
                            <Name>VITIS_LOOP_59_5_VITIS_LOOP_61_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:59</SourceLocation>
                        </VITIS_LOOP_59_5_VITIS_LOOP_61_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27365</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>23047</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>32</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_1673_p2" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_1679_p2" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1691_p2" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_1697_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_1703_p3" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_1711_p3" SOURCE="top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_1740_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U12" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_fu_1929_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_1_fu_1935_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_fu_1941_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_fu_1947_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_fu_1953_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_1_fu_1959_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_1_fu_1965_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_1_fu_1971_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_1977_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_2_fu_1985_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_1991_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U20" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_64_fu_2071_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_2077_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_2083_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_fu_2202_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_2208_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_1_fu_2214_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_1_fu_2220_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_2_fu_2226_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U13" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_2_fu_2359_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_3_fu_2365_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_3_fu_2371_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_2_fu_2377_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_2_fu_2383_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_3_fu_2389_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_4_fu_2395_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_3_fu_2401_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_2_fu_2407_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_5_fu_2415_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_2421_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U21" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_65_fu_2501_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_2507_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_3_fu_2513_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_3_fu_2632_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_2_fu_2638_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_4_fu_2644_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_3_fu_2650_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_5_fu_2656_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U14" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_4_fu_2789_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_5_fu_2795_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_6_fu_2801_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_4_fu_2807_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_4_fu_2813_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_5_fu_2819_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_7_fu_2825_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_5_fu_2831_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_4_fu_2837_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_8_fu_2845_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_2851_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U22" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_66_fu_2931_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_2937_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_4_fu_2943_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_6_fu_3062_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_4_fu_3068_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_7_fu_3074_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_5_fu_3080_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_8_fu_3086_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U15" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_6_fu_3219_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_7_fu_3225_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_9_fu_3231_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_6_fu_3237_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_6_fu_3243_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_7_fu_3249_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_10_fu_3255_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_7_fu_3261_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_6_fu_3267_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_11_fu_3275_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_3281_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U23" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_67_fu_3361_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_4_fu_3367_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_5_fu_3373_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_9_fu_3492_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_6_fu_3498_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_10_fu_3504_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_7_fu_3510_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_11_fu_3516_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U16" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_8_fu_3649_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_9_fu_3655_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_12_fu_3661_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_8_fu_3667_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_8_fu_3673_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_9_fu_3679_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_13_fu_3685_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_9_fu_3691_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_8_fu_3697_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_14_fu_3705_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_9_fu_3711_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U24" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_68_fu_3791_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_5_fu_3797_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_6_fu_3803_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_12_fu_3922_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_8_fu_3928_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_13_fu_3934_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_9_fu_3940_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_14_fu_3946_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U17" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_10_fu_4079_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_11_fu_4085_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_15_fu_4091_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_10_fu_4097_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_10_fu_4103_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_11_fu_4109_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_16_fu_4115_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_11_fu_4121_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_10_fu_4127_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_17_fu_4135_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_11_fu_4141_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U25" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_69_fu_4221_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_6_fu_4227_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_7_fu_4233_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_15_fu_4352_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_10_fu_4358_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_16_fu_4364_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_11_fu_4370_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_17_fu_4376_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U18" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_12_fu_4509_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_13_fu_4515_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_18_fu_4521_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_12_fu_4527_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_12_fu_4533_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_13_fu_4539_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_19_fu_4545_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_13_fu_4551_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_12_fu_4557_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_20_fu_4565_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_13_fu_4571_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U26" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_70_fu_4651_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_7_fu_4657_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_8_fu_4663_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_18_fu_4782_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_12_fu_4788_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_19_fu_4794_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_13_fu_4800_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_20_fu_4806_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="41" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_38ns_24s_38_42_1_U19" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln69_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_14_fu_4939_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_15_fu_4945_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_21_fu_4951_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_14_fu_4957_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_14_fu_4963_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln69_15_fu_4969_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln69_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_22_fu_4975_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln69_15_fu_4981_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln69_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_14_fu_4987_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln69_23_fu_4995_p2" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln69_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="select" PRAGMA="" RTLNAME="t_15_fu_5001_p3" SOURCE="top.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="t_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U27" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_lane_71_fu_5081_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_lane_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_8_fu_5087_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_9_fu_5093_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_21_fu_5212_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_14_fu_5218_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_22_fu_5224_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_15_fu_5230_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_23_fu_5236_p2" SOURCE="top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_5_VITIS_LOOP_61_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1762_p2" SOURCE="top.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_77_8</Name>
            <Loops>
                <VITIS_LOOP_77_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.993</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_8>
                        <Name>VITIS_LOOP_77_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_77_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_77_8>
                            <Name>VITIS_LOOP_77_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:77</SourceLocation>
                        </VITIS_LOOP_77_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1542</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1083</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_1424_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_1430_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U111" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_fu_1496_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_1_fu_1516_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_64_fu_1536_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U112" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_2_fu_1604_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_3_fu_1624_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_65_fu_1644_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U113" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_4_fu_1712_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_5_fu_1732_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_66_fu_1752_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U114" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_6_fu_1820_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_7_fu_1840_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_67_fu_1860_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U115" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_8_fu_1928_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_9_fu_1948_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_68_fu_1968_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U116" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_10_fu_2036_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_11_fu_2056_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_69_fu_2076_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U117" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_12_fu_2144_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_13_fu_2164_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_70_fu_2184_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U118" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_14_fu_2252_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln81_15_fu_2272_p2" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln81_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_8" OPTYPE="select" PRAGMA="" RTLNAME="scale_lane_71_fu_2292_p3" SOURCE="top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_lane_71" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12</Name>
            <Loops>
                <VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16388</Best-caseLatency>
                    <Average-caseLatency>16388</Average-caseLatency>
                    <Worst-caseLatency>16388</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12>
                        <Name>VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16386</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12>
                            <Name>VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:87</SourceLocation>
                        </VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>319</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>906</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_fu_869_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_875_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_890_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_896_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_902_p3" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_fu_910_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_916_p2" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_fu_922_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_1_fu_928_p3" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_940_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_946_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="k_mid2_fu_952_p3" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="k_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_960_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_fu_968_p2" SOURCE="top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_986_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U248" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U249" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U250" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U251" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U252" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U253" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U254" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U255" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U257" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_24_1_1_U256" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U247" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_1503_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_fu_1517_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_fu_1523_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_1545_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_1_fu_1559_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_2_fu_1565_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_1571_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_1_fu_1579_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_1_fu_1585_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_1591_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_2_fu_1599_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_2_fu_1605_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_fu_1611_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_3_fu_1617_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_3_fu_1623_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_4_fu_1629_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_2_fu_1635_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln92_4_fu_1641_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln92_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="and" PRAGMA="" RTLNAME="and_ln92_5_fu_1647_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln92_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_2_fu_1653_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_1_fu_1661_p2" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_3_fu_1667_p3" SOURCE="top.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1308_p2" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_1314_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_1_fu_1320_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34898</Best-caseLatency>
                    <Average-caseLatency>34898</Average-caseLatency>
                    <Worst-caseLatency>34898</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.349 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.349 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.349 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34899</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:11</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>51</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>30920</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>27950</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="denom_row_U" SOURCE="" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="denom_row" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" SOURCE="" STORAGESIZE="24 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_DRAM" index="0" direction="in" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C_DRAM" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_DRAM_1" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 31 to 0 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_DRAM_2" access="W" description="Data signal of A_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_DRAM" access="W" description="Bit 63 to 32 of A_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="C_DRAM_1" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 31 to 0 of C_DRAM"/>
                    </fields>
                </register>
                <register offset="0x20" name="C_DRAM_2" access="W" description="Data signal of C_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_DRAM" access="W" description="Bit 63 to 32 of C_DRAM"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="C_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_A:m_axi_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_A_" paramPrefix="C_M_AXI_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_A_ARADDR</port>
                <port>m_axi_A_ARBURST</port>
                <port>m_axi_A_ARCACHE</port>
                <port>m_axi_A_ARID</port>
                <port>m_axi_A_ARLEN</port>
                <port>m_axi_A_ARLOCK</port>
                <port>m_axi_A_ARPROT</port>
                <port>m_axi_A_ARQOS</port>
                <port>m_axi_A_ARREADY</port>
                <port>m_axi_A_ARREGION</port>
                <port>m_axi_A_ARSIZE</port>
                <port>m_axi_A_ARUSER</port>
                <port>m_axi_A_ARVALID</port>
                <port>m_axi_A_AWADDR</port>
                <port>m_axi_A_AWBURST</port>
                <port>m_axi_A_AWCACHE</port>
                <port>m_axi_A_AWID</port>
                <port>m_axi_A_AWLEN</port>
                <port>m_axi_A_AWLOCK</port>
                <port>m_axi_A_AWPROT</port>
                <port>m_axi_A_AWQOS</port>
                <port>m_axi_A_AWREADY</port>
                <port>m_axi_A_AWREGION</port>
                <port>m_axi_A_AWSIZE</port>
                <port>m_axi_A_AWUSER</port>
                <port>m_axi_A_AWVALID</port>
                <port>m_axi_A_BID</port>
                <port>m_axi_A_BREADY</port>
                <port>m_axi_A_BRESP</port>
                <port>m_axi_A_BUSER</port>
                <port>m_axi_A_BVALID</port>
                <port>m_axi_A_RDATA</port>
                <port>m_axi_A_RID</port>
                <port>m_axi_A_RLAST</port>
                <port>m_axi_A_RREADY</port>
                <port>m_axi_A_RRESP</port>
                <port>m_axi_A_RUSER</port>
                <port>m_axi_A_RVALID</port>
                <port>m_axi_A_WDATA</port>
                <port>m_axi_A_WID</port>
                <port>m_axi_A_WLAST</port>
                <port>m_axi_A_WREADY</port>
                <port>m_axi_A_WSTRB</port>
                <port>m_axi_A_WUSER</port>
                <port>m_axi_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_C_" paramPrefix="C_M_AXI_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_C_ARADDR</port>
                <port>m_axi_C_ARBURST</port>
                <port>m_axi_C_ARCACHE</port>
                <port>m_axi_C_ARID</port>
                <port>m_axi_C_ARLEN</port>
                <port>m_axi_C_ARLOCK</port>
                <port>m_axi_C_ARPROT</port>
                <port>m_axi_C_ARQOS</port>
                <port>m_axi_C_ARREADY</port>
                <port>m_axi_C_ARREGION</port>
                <port>m_axi_C_ARSIZE</port>
                <port>m_axi_C_ARUSER</port>
                <port>m_axi_C_ARVALID</port>
                <port>m_axi_C_AWADDR</port>
                <port>m_axi_C_AWBURST</port>
                <port>m_axi_C_AWCACHE</port>
                <port>m_axi_C_AWID</port>
                <port>m_axi_C_AWLEN</port>
                <port>m_axi_C_AWLOCK</port>
                <port>m_axi_C_AWPROT</port>
                <port>m_axi_C_AWQOS</port>
                <port>m_axi_C_AWREADY</port>
                <port>m_axi_C_AWREGION</port>
                <port>m_axi_C_AWSIZE</port>
                <port>m_axi_C_AWUSER</port>
                <port>m_axi_C_AWVALID</port>
                <port>m_axi_C_BID</port>
                <port>m_axi_C_BREADY</port>
                <port>m_axi_C_BRESP</port>
                <port>m_axi_C_BUSER</port>
                <port>m_axi_C_BVALID</port>
                <port>m_axi_C_RDATA</port>
                <port>m_axi_C_RID</port>
                <port>m_axi_C_RLAST</port>
                <port>m_axi_C_RREADY</port>
                <port>m_axi_C_RRESP</port>
                <port>m_axi_C_RUSER</port>
                <port>m_axi_C_RVALID</port>
                <port>m_axi_C_WDATA</port>
                <port>m_axi_C_WID</port>
                <port>m_axi_C_WLAST</port>
                <port>m_axi_C_WREADY</port>
                <port>m_axi_C_WSTRB</port>
                <port>m_axi_C_WUSER</port>
                <port>m_axi_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="C_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C_DRAM"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_A">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_C">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_DRAM_1, 0x10, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">A_DRAM_2, 0x14, 32, W, Data signal of A_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_1, 0x1c, 32, W, Data signal of C_DRAM, </column>
                    <column name="s_axi_control">C_DRAM_2, 0x20, 32, W, Data signal of C_DRAM, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_DRAM">in, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C_DRAM">out, ap_fixed&lt;24 10 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A_DRAM">m_axi_A, interface, , channel=0</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_1 offset=0x10 range=32</column>
                    <column name="A_DRAM">s_axi_control, register, offset, name=A_DRAM_2 offset=0x14 range=32</column>
                    <column name="C_DRAM">m_axi_C, interface, , channel=0</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_1 offset=0x1c range=32</column>
                    <column name="C_DRAM">s_axi_control, register, offset, name=C_DRAM_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_A">read, 16384, 32, VITIS_LOOP_47_3, top.cpp:47:22</column>
                    <column name="m_axi_C">write, 16384, 32, VITIS_LOOP_86_10, top.cpp:86:23</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_A">A_DRAM, top.cpp:51:13, read, Widen Fail, , VITIS_LOOP_49_4, top.cpp:49:26, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A">A_DRAM, top.cpp:51:13, read, Inferred, 16384, VITIS_LOOP_47_3, top.cpp:47:22, , </column>
                    <column name="m_axi_C">C_DRAM, top.cpp:92:30, write, Widen Fail, , VITIS_LOOP_89_12, top.cpp:89:31, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_C">C_DRAM, top.cpp:92:30, write, Inferred, 16384, VITIS_LOOP_86_10, top.cpp:86:23, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="top.cpp:13" status="valid" parentFunction="top_kernel" variable="A_DRAM" isDirective="0" options="m_axi port=A_DRAM offset=slave bundle=A"/>
        <Pragma type="interface" location="top.cpp:14" status="valid" parentFunction="top_kernel" variable="C_DRAM" isDirective="0" options="m_axi port=C_DRAM offset=slave bundle=C"/>
        <Pragma type="interface" location="top.cpp:15" status="valid" parentFunction="top_kernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="bind_storage" location="top.cpp:21" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:22" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="top.cpp:23" status="valid" parentFunction="top_kernel" variable="denom_row" isDirective="0" options="variable=denom_row type=ram_1p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:25" status="valid" parentFunction="top_kernel" variable="A" isDirective="0" options="variable=A cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:26" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:33" status="valid" parentFunction="top_kernel" variable="col_sum_lane" isDirective="0" options="variable=col_sum_lane complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:34" status="valid" parentFunction="top_kernel" variable="col_sum_lane" isDirective="0" options="variable=col_sum_lane complete dim=2"/>
        <Pragma type="array_partition" location="top.cpp:35" status="valid" parentFunction="top_kernel" variable="scale_lane" isDirective="0" options="variable=scale_lane complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:36" status="valid" parentFunction="top_kernel" variable="scale_lane" isDirective="0" options="variable=scale_lane complete dim=2"/>
        <Pragma type="pipeline" location="top.cpp:41" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:50" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:62" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="top.cpp:65" status="valid" parentFunction="top_kernel" variable="col_sum_lane" isDirective="0" options="variable=col_sum_lane inter false"/>
        <Pragma type="unroll" location="top.cpp:67" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:78" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:80" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:90" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
</profile>

