// Seed: 3565004578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  assign module_2.id_5 = 0;
endmodule
module module_1;
  id_1(
      .id_0(1), .id_1(id_2), .id_2(), .id_3(id_2)
  );
  wand id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input  wor   id_0,
    output tri   id_1,
    input  wand  id_2,
    input  uwire id_3,
    output tri0  id_4,
    output tri   id_5,
    input  tri   id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
