<html>
<head>
<title>TriCore TC1784 (CPU)</title>
<style type="text/css">
.url {text-decoration:none;}
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>CPU</h2>

<h2><tt>#include &lt;tc1784/cpu.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#CPS_ID">CPS_ID</a></td>
<td>CPS Module Identification Register</td>
<td>0xF7E0FF08</td>
<td><a class="url" href="types/c.html#CPS_ID_t">CPS_ID_t</a></td>
<td>0x0015C007</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SBSRC">CPU_SBSRC</a></td>
<td>CPU Software Breakpoint Service Request Control Register</td>
<td>0xF7E0FFBC</td>
<td><a class="url" href="types/c.html#CPU_SBSRC_t">CPU_SBSRC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC3">CPU_SRC3</a></td>
<td>CPU Service Request Control Register 3</td>
<td>0xF7E0FFF0</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC2">CPU_SRC2</a></td>
<td>CPU Service Request Control Register 2</td>
<td>0xF7E0FFF4</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC1">CPU_SRC1</a></td>
<td>CPU Service Request Control Register 1</td>
<td>0xF7E0FFF8</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_SRC0">CPU_SRC0</a></td>
<td>CPU Service Request Control Register 0</td>
<td>0xF7E0FFFC</td>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PRDCFG1">PRDCFG1</a></td>
<td>Product Configuration Register 1</td>
<td>0xF7E10174</td>
<td><a class="url" href="types/p.html#PRDCFG1_t">PRDCFG1_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MMU_CON">MMU_CON</a></td>
<td>MMU Control Register</td>
<td>0xF7E18000</td>
<td><a class="url" href="types/m.html#MMU_CON_t">MMU_CON_t</a></td>
<td>0x00008000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#BMACON">BMACON</a></td>
<td>BIST Mode Access Control Register</td>
<td>0xF7E19004</td>
<td><a class="url" href="types/b.html#BMACON_t">BMACON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SMACON">SMACON</a></td>
<td>SIST Mode Access Control Register</td>
<td>0xF7E1900C</td>
<td><a class="url" href="types/s.html#SMACON_t">SMACON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DIEAR">DIEAR</a></td>
<td>Data Integrity Error Address Register</td>
<td>0xF7E19020</td>
<td><a class="url" href="types/d.html#DIEAR_t">DIEAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DIETR">DIETR</a></td>
<td>Data Integrity Error Trap Register</td>
<td>0xF7E19024</td>
<td><a class="url" href="types/d.html#DIETR_t">DIETR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCDIER">CCDIER</a></td>
<td>Count of Corrected Data Integrity Errors Register</td>
<td>0xF7E19028</td>
<td><a class="url" href="types/c.html#CCDIER_t">CCDIER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#MIECON">MIECON</a></td>
<td>Memory Integrity Error Control Register</td>
<td>0xF7E19044</td>
<td><a class="url" href="types/m.html#MIECON_t">MIECON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PIEAR">PIEAR</a></td>
<td>Program Integrity Error Address Register</td>
<td>0xF7E19210</td>
<td><a class="url" href="types/p.html#PIEAR_t">PIEAR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PIETR">PIETR</a></td>
<td>Program Integrity Error Trap Register</td>
<td>0xF7E19214</td>
<td><a class="url" href="types/p.html#PIETR_t">PIETR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCPIER">CCPIER</a></td>
<td>Count of Corrected Program Integrity Errors Register</td>
<td>0xF7E19218</td>
<td><a class="url" href="types/c.html#CCPIER_t">CCPIER_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#COMPAT">COMPAT</a></td>
<td>Compatibility Control Register</td>
<td>0xF7E19400</td>
<td><a class="url" href="types/c.html#COMPAT_t">COMPAT_t</a></td>
<td>0xFFFFFFFF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_CON">FPU_TRAP_CON</a></td>
<td>Trap Control Register</td>
<td>0xF7E1A000</td>
<td><a class="url" href="types/f.html#FPU_TRAP_CON_t">FPU_TRAP_CON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_PC">FPU_TRAP_PC</a></td>
<td>Trapping Instruction Program Counter Register</td>
<td>0xF7E1A004</td>
<td><a class="url" href="types/f.html#FPU_TRAP_PC_t">FPU_TRAP_PC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_OPC">FPU_TRAP_OPC</a></td>
<td>Trapping Instruction Opcode Register</td>
<td>0xF7E1A008</td>
<td><a class="url" href="types/f.html#FPU_TRAP_OPC_t">FPU_TRAP_OPC_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_SRC1">FPU_TRAP_SRC1</a></td>
<td>Trapping Instruction Operand Register</td>
<td>0xF7E1A010</td>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_SRC2">FPU_TRAP_SRC2</a></td>
<td>Trapping Instruction Operand Register</td>
<td>0xF7E1A014</td>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_TRAP_SRC3">FPU_TRAP_SRC3</a></td>
<td>Trapping Instruction Operand Register</td>
<td>0xF7E1A018</td>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FPU_ID">FPU_ID</a></td>
<td>Trapping Identification Register</td>
<td>0xF7E1A020</td>
<td><a class="url" href="types/f.html#FPU_ID_t">FPU_ID_t</a></td>
<td>0x0054C003</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_0L">DPR0_0L</a></td>
<td>Data Segment Protection Register Set 0, Range 0, Lower Boundary</td>
<td>0xF7E1C000</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_0U">DPR0_0U</a></td>
<td>Data Segment Protection Register Set 0, Range 0, Upper Boundary</td>
<td>0xF7E1C004</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_1L">DPR0_1L</a></td>
<td>Data Segment Protection Register Set 0, Range 1, Lower Boundary</td>
<td>0xF7E1C008</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_1U">DPR0_1U</a></td>
<td>Data Segment Protection Register Set 0, Range 1, Upper Boundary</td>
<td>0xF7E1C00C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_2L">DPR0_2L</a></td>
<td>Data Segment Protection Register Set 0, Range 2, Lower Boundary</td>
<td>0xF7E1C010</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_2U">DPR0_2U</a></td>
<td>Data Segment Protection Register Set 0, Range 2, Upper Boundary</td>
<td>0xF7E1C014</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_3L">DPR0_3L</a></td>
<td>Data Segment Protection Register Set 0, Range 3, Lower Boundary</td>
<td>0xF7E1C018</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR0_3U">DPR0_3U</a></td>
<td>Data Segment Protection Register Set 0, Range 3, Upper Boundary</td>
<td>0xF7E1C01C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_0L">DPR1_0L</a></td>
<td>Data Segment Protection Register Set 1, Range 0, Lower Boundary</td>
<td>0xF7E1C400</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_0U">DPR1_0U</a></td>
<td>Data Segment Protection Register Set 1, Range 0, Upper Boundary</td>
<td>0xF7E1C404</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_1L">DPR1_1L</a></td>
<td>Data Segment Protection Register Set 1, Range 1, Lower Boundary</td>
<td>0xF7E1C408</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_1U">DPR1_1U</a></td>
<td>Data Segment Protection Register Set 1, Range 1, Upper Boundary</td>
<td>0xF7E1C40C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_2L">DPR1_2L</a></td>
<td>Data Segment Protection Register Set 1, Range 2, Lower Boundary</td>
<td>0xF7E1C410</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_2U">DPR1_2U</a></td>
<td>Data Segment Protection Register Set 1, Range 2, Upper Boundary</td>
<td>0xF7E1C414</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_3L">DPR1_3L</a></td>
<td>Data Segment Protection Register Set 1, Range 3, Lower Boundary</td>
<td>0xF7E1C418</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR1_3U">DPR1_3U</a></td>
<td>Data Segment Protection Register Set 1, Range 3, Upper Boundary</td>
<td>0xF7E1C41C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_0L">DPR2_0L</a></td>
<td>Data Segment Protection Register Set 2, Range 0, Lower Boundary</td>
<td>0xF7E1C800</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_0U">DPR2_0U</a></td>
<td>Data Segment Protection Register Set 2, Range 0, Upper Boundary</td>
<td>0xF7E1C804</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_1L">DPR2_1L</a></td>
<td>Data Segment Protection Register Set 2, Range 1, Lower Boundary</td>
<td>0xF7E1C808</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_1U">DPR2_1U</a></td>
<td>Data Segment Protection Register Set 2, Range 1, Upper Boundary</td>
<td>0xF7E1C80C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_2L">DPR2_2L</a></td>
<td>Data Segment Protection Register Set 2, Range 2, Lower Boundary</td>
<td>0xF7E1C810</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_2U">DPR2_2U</a></td>
<td>Data Segment Protection Register Set 2, Range 2, Upper Boundary</td>
<td>0xF7E1C814</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_3L">DPR2_3L</a></td>
<td>Data Segment Protection Register Set 2, Range 3, Lower Boundary</td>
<td>0xF7E1C818</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR2_3U">DPR2_3U</a></td>
<td>Data Segment Protection Register Set 2, Range 3, Upper Boundary</td>
<td>0xF7E1C81C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_0L">DPR3_0L</a></td>
<td>Data Segment Protection Register Set 3, Range 0, Lower Boundary</td>
<td>0xF7E1CC00</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_0U">DPR3_0U</a></td>
<td>Data Segment Protection Register Set 3, Range 0, Upper Boundary</td>
<td>0xF7E1CC04</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_1L">DPR3_1L</a></td>
<td>Data Segment Protection Register Set 3, Range 1, Lower Boundary</td>
<td>0xF7E1CC08</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_1U">DPR3_1U</a></td>
<td>Data Segment Protection Register Set 3, Range 1, Upper Boundary</td>
<td>0xF7E1CC0C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_2L">DPR3_2L</a></td>
<td>Data Segment Protection Register Set 3, Range 2, Lower Boundary</td>
<td>0xF7E1CC10</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_2U">DPR3_2U</a></td>
<td>Data Segment Protection Register Set 3, Range 2, Upper Boundary</td>
<td>0xF7E1CC14</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_3L">DPR3_3L</a></td>
<td>Data Segment Protection Register Set 3, Range 3, Lower Boundary</td>
<td>0xF7E1CC18</td>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPR3_3U">DPR3_3U</a></td>
<td>Data Segment Protection Register Set 3, Range 3, Upper Boundary</td>
<td>0xF7E1CC1C</td>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_0L">CPR0_0L</a></td>
<td>Code Segment Protection Register Set 0, Range 0, Lower Boundary</td>
<td>0xF7E1D000</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_0U">CPR0_0U</a></td>
<td>Code Segment Protection Register Set 0, Range 0, Upper Boundary</td>
<td>0xF7E1D004</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_1L">CPR0_1L</a></td>
<td>Code Segment Protection Register Set 0, Range 1, Lower Boundary</td>
<td>0xF7E1D008</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR0_1U">CPR0_1U</a></td>
<td>Code Segment Protection Register Set 0, Range 1, Upper Boundary</td>
<td>0xF7E1D00C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_0L">CPR1_0L</a></td>
<td>Code Segment Protection Register Set 1, Range 0, Lower Boundary</td>
<td>0xF7E1D400</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_0U">CPR1_0U</a></td>
<td>Code Segment Protection Register Set 1, Range 0, Upper Boundary</td>
<td>0xF7E1D404</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_1L">CPR1_1L</a></td>
<td>Code Segment Protection Register Set 1, Range 1, Lower Boundary</td>
<td>0xF7E1D408</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR1_1U">CPR1_1U</a></td>
<td>Code Segment Protection Register Set 1, Range 1, Upper Boundary</td>
<td>0xF7E1D40C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_0L">CPR2_0L</a></td>
<td>Code Segment Protection Register Set 2, Range 0, Lower Boundary</td>
<td>0xF7E1D800</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_0U">CPR2_0U</a></td>
<td>Code Segment Protection Register Set 2, Range 0, Upper Boundary</td>
<td>0xF7E1D804</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_1L">CPR2_1L</a></td>
<td>Code Segment Protection Register Set 2, Range 1, Lower Boundary</td>
<td>0xF7E1D808</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR2_1U">CPR2_1U</a></td>
<td>Code Segment Protection Register Set 2, Range 1, Upper Boundary</td>
<td>0xF7E1D80C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_0L">CPR3_0L</a></td>
<td>Code Segment Protection Register Set 3, Range 0, Lower Boundary</td>
<td>0xF7E1DC00</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_0U">CPR3_0U</a></td>
<td>Code Segment Protection Register Set 3, Range 0, Upper Boundary</td>
<td>0xF7E1DC04</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_1L">CPR3_1L</a></td>
<td>Code Segment Protection Register Set 3, Range 1, Lower Boundary</td>
<td>0xF7E1DC08</td>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPR3_1U">CPR3_1U</a></td>
<td>Code Segment Protection Register Set 3, Range 1, Upper Boundary</td>
<td>0xF7E1DC0C</td>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPM0">DPM0</a></td>
<td>Data Protection Mode Register Set 0</td>
<td>0xF7E1E000</td>
<td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPM1">DPM1</a></td>
<td>Data Protection Mode Register Set 1</td>
<td>0xF7E1E080</td>
<td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPM2">DPM2</a></td>
<td>Data Protection Mode Register Set 2</td>
<td>0xF7E1E100</td>
<td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DPM3">DPM3</a></td>
<td>Data Protection Mode Register Set 3</td>
<td>0xF7E1E180</td>
<td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPM0">CPM0</a></td>
<td>Code Protection Mode Register Set 0</td>
<td>0xF7E1E200</td>
<td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPM1">CPM1</a></td>
<td>Code Protection Mode Register Set 1</td>
<td>0xF7E1E280</td>
<td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPM2">CPM2</a></td>
<td>Code Protection Mode Register Set 2</td>
<td>0xF7E1E300</td>
<td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPM3">CPM3</a></td>
<td>Code Protection Mode Register Set 3</td>
<td>0xF7E1E380</td>
<td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCTRL">CCTRL</a></td>
<td>Counter Control Register</td>
<td>0xF7E1FC00</td>
<td><a class="url" href="types/c.html#CCTRL_t">CCTRL_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CCNT">CCNT</a></td>
<td>CPU Clock Count Register</td>
<td>0xF7E1FC04</td>
<td><a class="url" href="types/c.html#CCNT_t">CCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ICNT">ICNT</a></td>
<td>Instruction Count Register</td>
<td>0xF7E1FC08</td>
<td><a class="url" href="types/i.html#ICNT_t">ICNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#M1CNT">M1CNT</a></td>
<td>Multi-Count Register 1</td>
<td>0xF7E1FC0C</td>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#M2CNT">M2CNT</a></td>
<td>Multi-Count Register 2</td>
<td>0xF7E1FC10</td>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#M3CNT">M3CNT</a></td>
<td>Multi-Count Register 3</td>
<td>0xF7E1FC14</td>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DBGSR">DBGSR</a></td>
<td>Debug Status Register</td>
<td>0xF7E1FD00</td>
<td><a class="url" href="types/d.html#DBGSR_t">DBGSR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#EXEVT">EXEVT</a></td>
<td>External Event Register</td>
<td>0xF7E1FD08</td>
<td><a class="url" href="types/e.html#EXEVT_t">EXEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CREVT">CREVT</a></td>
<td>External Event Register</td>
<td>0xF7E1FD0C</td>
<td><a class="url" href="types/c.html#CREVT_t">CREVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SWEVT">SWEVT</a></td>
<td>External Event Register</td>
<td>0xF7E1FD10</td>
<td><a class="url" href="types/s.html#SWEVT_t">SWEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR0EVT">TR0EVT</a></td>
<td>Trigger Event 0 Register</td>
<td>0xF7E1FD20</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#TR1EVT">TR1EVT</a></td>
<td>Trigger Event 1 Register</td>
<td>0xF7E1FD24</td>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMS">DMS</a></td>
<td>Debug Monitor Start Address Register</td>
<td>0xF7E1FD40</td>
<td><a class="url" href="types/d.html#DMS_t">DMS_t</a></td>
<td>0xDE000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DCX">DCX</a></td>
<td>Debug Context Save Area Pointer Register</td>
<td>0xF7E1FD44</td>
<td><a class="url" href="types/d.html#DCX_t">DCX_t</a></td>
<td>0xDE800000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DBGTCR">DBGTCR</a></td>
<td>Debug Trap Control Register</td>
<td>0xF7E1FD48</td>
<td><a class="url" href="types/d.html#DBGTCR_t">DBGTCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PCXI">PCXI</a></td>
<td>Previous Context Information Register</td>
<td>0xF7E1FE00</td>
<td><a class="url" href="types/p.html#PCXI_t">PCXI_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PSW">PSW</a></td>
<td>Program Status Word</td>
<td>0xF7E1FE04</td>
<td><a class="url" href="types/p.html#PSW_t">PSW_t</a></td>
<td>0x00000B80</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PC">PC</a></td>
<td>Program Counter</td>
<td>0xF7E1FE08</td>
<td><a class="url" href="types/p.html#PC_t">PC_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#SYSCON">SYSCON</a></td>
<td>System Configuration Register</td>
<td>0xF7E1FE14</td>
<td><a class="url" href="types/s.html#SYSCON_t">SYSCON_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#CPU_ID">CPU_ID</a></td>
<td>CPU Identification Register</td>
<td>0xF7E1FE18</td>
<td><a class="url" href="types/c.html#CPU_ID_t">CPU_ID_t</a></td>
<td>0x000AC006</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#BIV">BIV</a></td>
<td>Base Interrupt Vector Table Pointer</td>
<td>0xF7E1FE20</td>
<td><a class="url" href="types/b.html#BIV_t">BIV_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#BTV">BTV</a></td>
<td>Base Trap Vector Table Pointer</td>
<td>0xF7E1FE24</td>
<td><a class="url" href="types/b.html#BTV_t">BTV_t</a></td>
<td>0xA0000100</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ISP">ISP</a></td>
<td>Interrupt Stack Pointer</td>
<td>0xF7E1FE28</td>
<td><a class="url" href="types/i.html#ISP_t">ISP_t</a></td>
<td>0x00000100</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ICR">ICR</a></td>
<td>Interrupt Control Register</td>
<td>0xF7E1FE2C</td>
<td><a class="url" href="types/i.html#ICR_t">ICR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#FCX">FCX</a></td>
<td>Free CSA List Head Pointer</td>
<td>0xF7E1FE38</td>
<td><a class="url" href="types/f.html#FCX_t">FCX_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#LCX">LCX</a></td>
<td>Free CSA List Limit Pointer</td>
<td>0xF7E1FE3C</td>
<td><a class="url" href="types/l.html#LCX_t">LCX_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D0">D0</a></td>
<td>Data Register 0</td>
<td>0xF7E1FF00</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D1">D1</a></td>
<td>Data Register 1</td>
<td>0xF7E1FF04</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D2">D2</a></td>
<td>Data Register 2</td>
<td>0xF7E1FF08</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D3">D3</a></td>
<td>Data Register 3</td>
<td>0xF7E1FF0C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D4">D4</a></td>
<td>Data Register 4</td>
<td>0xF7E1FF10</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D5">D5</a></td>
<td>Data Register 5</td>
<td>0xF7E1FF14</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D6">D6</a></td>
<td>Data Register 6</td>
<td>0xF7E1FF18</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D7">D7</a></td>
<td>Data Register 7</td>
<td>0xF7E1FF1C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D8">D8</a></td>
<td>Data Register 8</td>
<td>0xF7E1FF20</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D9">D9</a></td>
<td>Data Register 9</td>
<td>0xF7E1FF24</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D10">D10</a></td>
<td>Data Register 10</td>
<td>0xF7E1FF28</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D11">D11</a></td>
<td>Data Register 11</td>
<td>0xF7E1FF2C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D12">D12</a></td>
<td>Data Register 12</td>
<td>0xF7E1FF30</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D13">D13</a></td>
<td>Data Register 13</td>
<td>0xF7E1FF34</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D14">D14</a></td>
<td>Data Register 14</td>
<td>0xF7E1FF38</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#D15">D15</a></td>
<td>Data Register 15</td>
<td>0xF7E1FF3C</td>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A0">A0</a></td>
<td>Address Register 0</td>
<td>0xF7E1FF80</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A1">A1</a></td>
<td>Address Register 1</td>
<td>0xF7E1FF84</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A2">A2</a></td>
<td>Address Register 2</td>
<td>0xF7E1FF88</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A3">A3</a></td>
<td>Address Register 3</td>
<td>0xF7E1FF8C</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A4">A4</a></td>
<td>Address Register 4</td>
<td>0xF7E1FF90</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A5">A5</a></td>
<td>Address Register 5</td>
<td>0xF7E1FF94</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A6">A6</a></td>
<td>Address Register 6</td>
<td>0xF7E1FF98</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A7">A7</a></td>
<td>Address Register 7</td>
<td>0xF7E1FF9C</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A8">A8</a></td>
<td>Address Register 8</td>
<td>0xF7E1FFA0</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A9">A9</a></td>
<td>Address Register 9</td>
<td>0xF7E1FFA4</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A10">A10</a></td>
<td>Address Register 10</td>
<td>0xF7E1FFA8</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A11">A11</a></td>
<td>Address Register 11</td>
<td>0xF7E1FFAC</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A12">A12</a></td>
<td>Address Register 12</td>
<td>0xF7E1FFB0</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A13">A13</a></td>
<td>Address Register 13</td>
<td>0xF7E1FFB4</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A14">A14</a></td>
<td>Address Register 14</td>
<td>0xF7E1FFB8</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#A15">A15</a></td>
<td>Address Register 15</td>
<td>0xF7E1FFBC</td>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td>0xXXXXXXXX</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMI_ID">DMI_ID</a></td>
<td>DMI Identification Register</td>
<td>0xF87FFC08</td>
<td><a class="url" href="types/d.html#DMI_ID_t">DMI_ID_t</a></td>
<td>0x0008C005</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMI_CON">DMI_CON</a></td>
<td>DMI Control Register</td>
<td>0xF87FFC10</td>
<td><a class="url" href="types/d.html#DMI_CON_t">DMI_CON_t</a></td>
<td>0x08000802</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMI_STR">DMI_STR</a></td>
<td>DMI Synchronous Trap Flag Register</td>
<td>0xF87FFC18</td>
<td><a class="url" href="types/d.html#DMI_STR_t">DMI_STR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#DMI_ATR">DMI_ATR</a></td>
<td>DMI Asynchronous Trap Flag Register</td>
<td>0xF87FFC20</td>
<td><a class="url" href="types/d.html#DMI_ATR_t">DMI_ATR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PMI_ID">PMI_ID</a></td>
<td>PMI Identification Register</td>
<td>0xF87FFD08</td>
<td><a class="url" href="types/p.html#PMI_ID_t">PMI_ID_t</a></td>
<td>0x000BC005</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PMI_CON0">PMI_CON0</a></td>
<td>PMI Control Register 0</td>
<td>0xF87FFD10</td>
<td><a class="url" href="types/p.html#PMI_CON0_t">PMI_CON0_t</a></td>
<td>0x00000002</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PMI_CON1">PMI_CON1</a></td>
<td>PMI Control Register 1</td>
<td>0xF87FFD14</td>
<td><a class="url" href="types/p.html#PMI_CON1_t">PMI_CON1_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PMI_CON2">PMI_CON2</a></td>
<td>PMI Control Register 2</td>
<td>0xF87FFD18</td>
<td><a class="url" href="types/p.html#PMI_CON2_t">PMI_CON2_t</a></td>
<td>0x02800284</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#PMI_STR">PMI_STR</a></td>
<td>PMI Synchronous Trap Register</td>
<td>0xF87FFD20</td>
<td><a class="url" href="types/p.html#PMI_STR_t">PMI_STR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/a.html#An_t">An_t</a></td>
<td><a class="url" href="cpu.html#A0">A0</a>,
<a class="url" href="cpu.html#A1">A1</a>,
<a class="url" href="cpu.html#A2">A2</a>,
<a class="url" href="cpu.html#A3">A3</a>,
<a class="url" href="cpu.html#A4">A4</a>,
<a class="url" href="cpu.html#A5">A5</a>,
<a class="url" href="cpu.html#A6">A6</a>,
<a class="url" href="cpu.html#A7">A7</a>,
<a class="url" href="cpu.html#A8">A8</a>,
<a class="url" href="cpu.html#A9">A9</a>,
<a class="url" href="cpu.html#A10">A10</a>,
<a class="url" href="cpu.html#A11">A11</a>,
<a class="url" href="cpu.html#A12">A12</a>,
<a class="url" href="cpu.html#A13">A13</a>,
<a class="url" href="cpu.html#A14">A14</a>,
<a class="url" href="cpu.html#A15">A15</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/b.html#BIV_t">BIV_t</a></td>
<td><a class="url" href="cpu.html#BIV">BIV</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/b.html#BMACON_t">BMACON_t</a></td>
<td><a class="url" href="cpu.html#BMACON">BMACON</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/b.html#BTV_t">BTV_t</a></td>
<td><a class="url" href="cpu.html#BTV">BTV</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCDIER_t">CCDIER_t</a></td>
<td><a class="url" href="cpu.html#CCDIER">CCDIER</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCNT_t">CCNT_t</a></td>
<td><a class="url" href="cpu.html#CCNT">CCNT</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCPIER_t">CCPIER_t</a></td>
<td><a class="url" href="cpu.html#CCPIER">CCPIER</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CCTRL_t">CCTRL_t</a></td>
<td><a class="url" href="cpu.html#CCTRL">CCTRL</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#COMPAT_t">COMPAT_t</a></td>
<td><a class="url" href="cpu.html#COMPAT">COMPAT</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td>
<td><a class="url" href="cpu.html#CPM0">CPM0</a>,
<a class="url" href="cpu.html#CPM1">CPM1</a>,
<a class="url" href="cpu.html#CPM2">CPM2</a>,
<a class="url" href="cpu.html#CPM3">CPM3</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td>
<td><a class="url" href="cpu.html#CPR0_0L">CPR0_0L</a>,
<a class="url" href="cpu.html#CPR0_1L">CPR0_1L</a>,
<a class="url" href="cpu.html#CPR1_0L">CPR1_0L</a>,
<a class="url" href="cpu.html#CPR1_1L">CPR1_1L</a>,
<a class="url" href="cpu.html#CPR2_0L">CPR2_0L</a>,
<a class="url" href="cpu.html#CPR2_1L">CPR2_1L</a>,
<a class="url" href="cpu.html#CPR3_0L">CPR3_0L</a>,
<a class="url" href="cpu.html#CPR3_1L">CPR3_1L</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td>
<td><a class="url" href="cpu.html#CPR0_0U">CPR0_0U</a>,
<a class="url" href="cpu.html#CPR0_1U">CPR0_1U</a>,
<a class="url" href="cpu.html#CPR1_0U">CPR1_0U</a>,
<a class="url" href="cpu.html#CPR1_1U">CPR1_1U</a>,
<a class="url" href="cpu.html#CPR2_0U">CPR2_0U</a>,
<a class="url" href="cpu.html#CPR2_1U">CPR2_1U</a>,
<a class="url" href="cpu.html#CPR3_0U">CPR3_0U</a>,
<a class="url" href="cpu.html#CPR3_1U">CPR3_1U</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPS_ID_t">CPS_ID_t</a></td>
<td><a class="url" href="cpu.html#CPS_ID">CPS_ID</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPU_ID_t">CPU_ID_t</a></td>
<td><a class="url" href="cpu.html#CPU_ID">CPU_ID</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPU_SBSRC_t">CPU_SBSRC_t</a></td>
<td><a class="url" href="cpu.html#CPU_SBSRC">CPU_SBSRC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td>
<td><a class="url" href="cpu.html#CPU_SRC3">CPU_SRC3</a>,
<a class="url" href="cpu.html#CPU_SRC2">CPU_SRC2</a>,
<a class="url" href="cpu.html#CPU_SRC1">CPU_SRC1</a>,
<a class="url" href="cpu.html#CPU_SRC0">CPU_SRC0</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/c.html#CREVT_t">CREVT_t</a></td>
<td><a class="url" href="cpu.html#CREVT">CREVT</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DBGSR_t">DBGSR_t</a></td>
<td><a class="url" href="cpu.html#DBGSR">DBGSR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DBGTCR_t">DBGTCR_t</a></td>
<td><a class="url" href="cpu.html#DBGTCR">DBGTCR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DCX_t">DCX_t</a></td>
<td><a class="url" href="cpu.html#DCX">DCX</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DIEAR_t">DIEAR_t</a></td>
<td><a class="url" href="cpu.html#DIEAR">DIEAR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DIETR_t">DIETR_t</a></td>
<td><a class="url" href="cpu.html#DIETR">DIETR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMI_ATR_t">DMI_ATR_t</a></td>
<td><a class="url" href="cpu.html#DMI_ATR">DMI_ATR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMI_CON_t">DMI_CON_t</a></td>
<td><a class="url" href="cpu.html#DMI_CON">DMI_CON</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMI_ID_t">DMI_ID_t</a></td>
<td><a class="url" href="cpu.html#DMI_ID">DMI_ID</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMI_STR_t">DMI_STR_t</a></td>
<td><a class="url" href="cpu.html#DMI_STR">DMI_STR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DMS_t">DMS_t</a></td>
<td><a class="url" href="cpu.html#DMS">DMS</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td>
<td><a class="url" href="cpu.html#DPM0">DPM0</a>,
<a class="url" href="cpu.html#DPM1">DPM1</a>,
<a class="url" href="cpu.html#DPM2">DPM2</a>,
<a class="url" href="cpu.html#DPM3">DPM3</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td>
<td><a class="url" href="cpu.html#DPR0_0L">DPR0_0L</a>,
<a class="url" href="cpu.html#DPR0_1L">DPR0_1L</a>,
<a class="url" href="cpu.html#DPR0_2L">DPR0_2L</a>,
<a class="url" href="cpu.html#DPR0_3L">DPR0_3L</a>,
<a class="url" href="cpu.html#DPR1_0L">DPR1_0L</a>,
<a class="url" href="cpu.html#DPR1_1L">DPR1_1L</a>,
<a class="url" href="cpu.html#DPR1_2L">DPR1_2L</a>,
<a class="url" href="cpu.html#DPR1_3L">DPR1_3L</a>,
<a class="url" href="cpu.html#DPR2_0L">DPR2_0L</a>,
<a class="url" href="cpu.html#DPR2_1L">DPR2_1L</a>,
<a class="url" href="cpu.html#DPR2_2L">DPR2_2L</a>,
<a class="url" href="cpu.html#DPR2_3L">DPR2_3L</a>,
<a class="url" href="cpu.html#DPR3_0L">DPR3_0L</a>,
<a class="url" href="cpu.html#DPR3_1L">DPR3_1L</a>,
<a class="url" href="cpu.html#DPR3_2L">DPR3_2L</a>,
<a class="url" href="cpu.html#DPR3_3L">DPR3_3L</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td>
<td><a class="url" href="cpu.html#DPR0_0U">DPR0_0U</a>,
<a class="url" href="cpu.html#DPR0_1U">DPR0_1U</a>,
<a class="url" href="cpu.html#DPR0_2U">DPR0_2U</a>,
<a class="url" href="cpu.html#DPR0_3U">DPR0_3U</a>,
<a class="url" href="cpu.html#DPR1_0U">DPR1_0U</a>,
<a class="url" href="cpu.html#DPR1_1U">DPR1_1U</a>,
<a class="url" href="cpu.html#DPR1_2U">DPR1_2U</a>,
<a class="url" href="cpu.html#DPR1_3U">DPR1_3U</a>,
<a class="url" href="cpu.html#DPR2_0U">DPR2_0U</a>,
<a class="url" href="cpu.html#DPR2_1U">DPR2_1U</a>,
<a class="url" href="cpu.html#DPR2_2U">DPR2_2U</a>,
<a class="url" href="cpu.html#DPR2_3U">DPR2_3U</a>,
<a class="url" href="cpu.html#DPR3_0U">DPR3_0U</a>,
<a class="url" href="cpu.html#DPR3_1U">DPR3_1U</a>,
<a class="url" href="cpu.html#DPR3_2U">DPR3_2U</a>,
<a class="url" href="cpu.html#DPR3_3U">DPR3_3U</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td>
<td><a class="url" href="cpu.html#D0">D0</a>,
<a class="url" href="cpu.html#D1">D1</a>,
<a class="url" href="cpu.html#D2">D2</a>,
<a class="url" href="cpu.html#D3">D3</a>,
<a class="url" href="cpu.html#D4">D4</a>,
<a class="url" href="cpu.html#D5">D5</a>,
<a class="url" href="cpu.html#D6">D6</a>,
<a class="url" href="cpu.html#D7">D7</a>,
<a class="url" href="cpu.html#D8">D8</a>,
<a class="url" href="cpu.html#D9">D9</a>,
<a class="url" href="cpu.html#D10">D10</a>,
<a class="url" href="cpu.html#D11">D11</a>,
<a class="url" href="cpu.html#D12">D12</a>,
<a class="url" href="cpu.html#D13">D13</a>,
<a class="url" href="cpu.html#D14">D14</a>,
<a class="url" href="cpu.html#D15">D15</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/e.html#EXEVT_t">EXEVT_t</a></td>
<td><a class="url" href="cpu.html#EXEVT">EXEVT</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FCX_t">FCX_t</a></td>
<td><a class="url" href="cpu.html#FCX">FCX</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_ID_t">FPU_ID_t</a></td>
<td><a class="url" href="cpu.html#FPU_ID">FPU_ID</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_CON_t">FPU_TRAP_CON_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_CON">FPU_TRAP_CON</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_OPC_t">FPU_TRAP_OPC_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_OPC">FPU_TRAP_OPC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_PC_t">FPU_TRAP_PC_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_PC">FPU_TRAP_PC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td>
<td><a class="url" href="cpu.html#FPU_TRAP_SRC1">FPU_TRAP_SRC1</a>,
<a class="url" href="cpu.html#FPU_TRAP_SRC2">FPU_TRAP_SRC2</a>,
<a class="url" href="cpu.html#FPU_TRAP_SRC3">FPU_TRAP_SRC3</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/i.html#ICNT_t">ICNT_t</a></td>
<td><a class="url" href="cpu.html#ICNT">ICNT</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/i.html#ICR_t">ICR_t</a></td>
<td><a class="url" href="cpu.html#ICR">ICR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/i.html#ISP_t">ISP_t</a></td>
<td><a class="url" href="cpu.html#ISP">ISP</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/l.html#LCX_t">LCX_t</a></td>
<td><a class="url" href="cpu.html#LCX">LCX</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MIECON_t">MIECON_t</a></td>
<td><a class="url" href="cpu.html#MIECON">MIECON</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MMU_CON_t">MMU_CON_t</a></td>
<td><a class="url" href="cpu.html#MMU_CON">MMU_CON</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td>
<td><a class="url" href="cpu.html#M1CNT">M1CNT</a>,
<a class="url" href="cpu.html#M2CNT">M2CNT</a>,
<a class="url" href="cpu.html#M3CNT">M3CNT</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PC_t">PC_t</a></td>
<td><a class="url" href="cpu.html#PC">PC</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PCXI_t">PCXI_t</a></td>
<td><a class="url" href="cpu.html#PCXI">PCXI</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PIEAR_t">PIEAR_t</a></td>
<td><a class="url" href="cpu.html#PIEAR">PIEAR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PIETR_t">PIETR_t</a></td>
<td><a class="url" href="cpu.html#PIETR">PIETR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMI_CON0_t">PMI_CON0_t</a></td>
<td><a class="url" href="cpu.html#PMI_CON0">PMI_CON0</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMI_CON1_t">PMI_CON1_t</a></td>
<td><a class="url" href="cpu.html#PMI_CON1">PMI_CON1</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMI_CON2_t">PMI_CON2_t</a></td>
<td><a class="url" href="cpu.html#PMI_CON2">PMI_CON2</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMI_ID_t">PMI_ID_t</a></td>
<td><a class="url" href="cpu.html#PMI_ID">PMI_ID</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PMI_STR_t">PMI_STR_t</a></td>
<td><a class="url" href="cpu.html#PMI_STR">PMI_STR</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PRDCFG1_t">PRDCFG1_t</a></td>
<td><a class="url" href="cpu.html#PRDCFG1">PRDCFG1</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/p.html#PSW_t">PSW_t</a></td>
<td><a class="url" href="cpu.html#PSW">PSW</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SMACON_t">SMACON_t</a></td>
<td><a class="url" href="cpu.html#SMACON">SMACON</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SWEVT_t">SWEVT_t</a></td>
<td><a class="url" href="cpu.html#SWEVT">SWEVT</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/s.html#SYSCON_t">SYSCON_t</a></td>
<td><a class="url" href="cpu.html#SYSCON">SYSCON</a>
</td>
</tr>
<tr>
<td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td>
<td><a class="url" href="cpu.html#TR0EVT">TR0EVT</a>,
<a class="url" href="cpu.html#TR1EVT">TR1EVT</a>
</td>
</tr>

</table>

<br><hr><br>

<a name="CPS_ID">&nbsp;</a>
<h3>CPS_ID</h3>
<h3>"CPS Module Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>CPS_ID_ADDR = 0xF7E0FF08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPS_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0015C007</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPS_ID_t">CPS_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPS_ID.bits</b>&nbsp;&quot;CPS Module Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>CPS_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>CPS_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_32B</td>
<td>8</td>
<td>8 - 15</td>
<td>CPS_ID_MOD_32B_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rh</td>
<td>CPS_ID_MOD_32B_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>16</td>
<td>16 - 31</td>
<td>CPS_ID_MOD_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rh</td>
<td>CPS_ID_MOD_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPS_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SBSRC">&nbsp;</a>
<h3>CPU_SBSRC</h3>
<h3>"CPU Software Breakpoint Service Request Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SBSRC_ADDR = 0xF7E0FFBC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SBSRC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SBSRC_t">CPU_SBSRC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPU_SBSRC.bits</b>&nbsp;&quot;CPU Software Breakpoint Service Request Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>CPU_SBSRC_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>CPU_SBSRC_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>CPU_SBSRC_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>CPU_SBSRC_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>CPU_SBSRC_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>CPU_SBSRC_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>CPU_SBSRC_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>CPU_SBSRC_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>CPU_SBSRC_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>CPU_SBSRC_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>CPU_SBSRC_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>CPU_SBSRC_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPU_SBSRC_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC3">&nbsp;</a>
<h3>CPU_SRC3</h3>
<h3>"CPU Service Request Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC3_ADDR = 0xF7E0FFF0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPU_SRC3.bits</b>&nbsp;&quot;CPU Service Request Control Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>CPU_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>CPU_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>CPU_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>CPU_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>CPU_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>CPU_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>CPU_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>CPU_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>CPU_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>CPU_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPU_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC2">&nbsp;</a>
<h3>CPU_SRC2</h3>
<h3>"CPU Service Request Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC2_ADDR = 0xF7E0FFF4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPU_SRC2.bits</b>&nbsp;&quot;CPU Service Request Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>CPU_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>CPU_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>CPU_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>CPU_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>CPU_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>CPU_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>CPU_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>CPU_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>CPU_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>CPU_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPU_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC1">&nbsp;</a>
<h3>CPU_SRC1</h3>
<h3>"CPU Service Request Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC1_ADDR = 0xF7E0FFF8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPU_SRC1.bits</b>&nbsp;&quot;CPU Service Request Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>CPU_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>CPU_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>CPU_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>CPU_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>CPU_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>CPU_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>CPU_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>CPU_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>CPU_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>CPU_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPU_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_SRC0">&nbsp;</a>
<h3>CPU_SRC0</h3>
<h3>"CPU Service Request Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_SRC0_ADDR = 0xF7E0FFFC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_SRCm_t">CPU_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPU_SRC0.bits</b>&nbsp;&quot;CPU Service Request Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SRPN</td>
<td>8</td>
<td>0 - 7</td>
<td>CPU_SRCm_SRPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRPN_SHIFT</td>
</tr>
<tr>
<td>TOS</td>
<td>1</td>
<td>10 - 10</td>
<td>CPU_SRCm_TOS_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>CPU_SRCm_TOS_SHIFT</td>
</tr>
<tr>
<td>SRE</td>
<td>1</td>
<td>12 - 12</td>
<td>CPU_SRCm_SRE_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>CPU_SRCm_SRE_SHIFT</td>
</tr>
<tr>
<td>SRR</td>
<td>1</td>
<td>13 - 13</td>
<td>CPU_SRCm_SRR_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rh</td>
<td>CPU_SRCm_SRR_SHIFT</td>
</tr>
<tr>
<td>CLRR</td>
<td>1</td>
<td>14 - 14</td>
<td>CPU_SRCm_CLRR_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>CPU_SRCm_CLRR_SHIFT</td>
</tr>
<tr>
<td>SETR</td>
<td>1</td>
<td>15 - 15</td>
<td>CPU_SRCm_SETR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>CPU_SRCm_SETR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPU_SRCm_MASK</td><td><tt>0x0000f4ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000034ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000d4ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00002000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PRDCFG1">&nbsp;</a>
<h3>PRDCFG1</h3>
<h3>"Product Configuration Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>PRDCFG1_ADDR = 0xF7E10174</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PRDCFG1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PRDCFG1_t">PRDCFG1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PRDCFG1.bits</b>&nbsp;&quot;Product Configuration Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TCPMEM</td>
<td>6</td>
<td>0 - 5</td>
<td>PRDCFG1_TCPMEM_MASK</td>
<td><tt>0x0000003f</tt></td>
<td>rw</td>
<td>PRDCFG1_TCPMEM_SHIFT</td>
</tr>
<tr>
<td>TCPCACHE</td>
<td>3</td>
<td>6 - 8</td>
<td>PRDCFG1_TCPCACHE_MASK</td>
<td><tt>0x000001c0</tt></td>
<td>rw</td>
<td>PRDCFG1_TCPCACHE_SHIFT</td>
</tr>
<tr>
<td>TCDMEM</td>
<td>6</td>
<td>9 - 14</td>
<td>PRDCFG1_TCDMEM_MASK</td>
<td><tt>0x00007e00</tt></td>
<td>rw</td>
<td>PRDCFG1_TCDMEM_SHIFT</td>
</tr>
<tr>
<td>TCDCACHE</td>
<td>3</td>
<td>16 - 18</td>
<td>PRDCFG1_TCDCACHE_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>PRDCFG1_TCDCACHE_SHIFT</td>
</tr>
<tr>
<td>MMUAV</td>
<td>1</td>
<td>19 - 19</td>
<td>PRDCFG1_MMUAV_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>PRDCFG1_MMUAV_SHIFT</td>
</tr>
<tr>
<td>FPUAV</td>
<td>1</td>
<td>20 - 20</td>
<td>PRDCFG1_FPUAV_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>PRDCFG1_FPUAV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PRDCFG1_MASK</td><td><tt>0x001f7fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x001f7fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x001f7fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MMU_CON">&nbsp;</a>
<h3>MMU_CON</h3>
<h3>"MMU Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MMU_CON_ADDR = 0xF7E18000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MMU_CON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00008000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MMU_CON_t">MMU_CON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MMU_CON.bits</b>&nbsp;&quot;MMU Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>NOMMU</td>
<td>1</td>
<td>15 - 15</td>
<td>MMU_CON_NOMMU_MASK</td>
<td><tt>0x00008000</tt></td>
<td>r</td>
<td>MMU_CON_NOMMU_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MMU_CON_MASK</td><td><tt>0x00008000</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00008000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="BMACON">&nbsp;</a>
<h3>BMACON</h3>
<h3>"BIST Mode Access Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>BMACON_ADDR = 0xF7E19004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>BMACON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/b.html#BMACON_t">BMACON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>BMACON.bits</b>&nbsp;&quot;BIST Mode Access Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DMMBE</td>
<td>1</td>
<td>0 - 0</td>
<td>BMACON_DMMBE_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>BMACON_DMMBE_SHIFT</td>
</tr>
<tr>
<td>PMMBE</td>
<td>1</td>
<td>8 - 8</td>
<td>BMACON_PMMBE_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>BMACON_PMMBE_SHIFT</td>
</tr>
<tr>
<td>DTMBE</td>
<td>1</td>
<td>16 - 16</td>
<td>BMACON_DTMBE_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>BMACON_DTMBE_SHIFT</td>
</tr>
<tr>
<td>PTMBE</td>
<td>1</td>
<td>18 - 18</td>
<td>BMACON_PTMBE_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>BMACON_PTMBE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>BMACON_MASK</td><td><tt>0x00050101</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00050101</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00050101</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SMACON">&nbsp;</a>
<h3>SMACON</h3>
<h3>"SIST Mode Access Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>SMACON_ADDR = 0xF7E1900C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>SMACON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SMACON_t">SMACON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>SMACON.bits</b>&nbsp;&quot;SIST Mode Access Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PC</td>
<td>2</td>
<td>0 - 1</td>
<td>SMACON_PC_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>SMACON_PC_SHIFT</td>
</tr>
<tr>
<td>PT</td>
<td>2</td>
<td>2 - 3</td>
<td>SMACON_PT_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>SMACON_PT_SHIFT</td>
</tr>
<tr>
<td>PS</td>
<td>2</td>
<td>4 - 5</td>
<td>SMACON_PS_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>SMACON_PS_SHIFT</td>
</tr>
<tr>
<td>DC</td>
<td>2</td>
<td>8 - 9</td>
<td>SMACON_DC_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>SMACON_DC_SHIFT</td>
</tr>
<tr>
<td>DT</td>
<td>2</td>
<td>10 - 11</td>
<td>SMACON_DT_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>SMACON_DT_SHIFT</td>
</tr>
<tr>
<td>DS</td>
<td>2</td>
<td>12 - 13</td>
<td>SMACON_DS_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>SMACON_DS_SHIFT</td>
</tr>
<tr>
<td>IODT</td>
<td>1</td>
<td>24 - 24</td>
<td>SMACON_IODT_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>SMACON_IODT_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>SMACON_MASK</td><td><tt>0x01003f3f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x01003f3f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x01003f3f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DIEAR">&nbsp;</a>
<h3>DIEAR</h3>
<h3>"Data Integrity Error Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DIEAR_ADDR = 0xF7E19020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DIEAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DIEAR_t">DIEAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DIEAR.bits</b>&nbsp;&quot;Data Integrity Error Address Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TA</td>
<td>32</td>
<td>0 - 31</td>
<td>DIEAR_TA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rh</td>
<td>DIEAR_TA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DIEAR_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DIETR">&nbsp;</a>
<h3>DIETR</h3>
<h3>"Data Integrity Error Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>DIETR_ADDR = 0xF7E19024</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DIETR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DIETR_t">DIETR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DIETR.bits</b>&nbsp;&quot;Data Integrity Error Trap Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>IED</td>
<td>1</td>
<td>0 - 0</td>
<td>DIETR_IED_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>DIETR_IED_SHIFT</td>
</tr>
<tr>
<td>IE_T</td>
<td>1</td>
<td>1 - 1</td>
<td>DIETR_IE_T_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>DIETR_IE_T_SHIFT</td>
</tr>
<tr>
<td>IE_C</td>
<td>1</td>
<td>2 - 2</td>
<td>DIETR_IE_C_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>DIETR_IE_C_SHIFT</td>
</tr>
<tr>
<td>IE_S</td>
<td>1</td>
<td>3 - 3</td>
<td>DIETR_IE_S_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>DIETR_IE_S_SHIFT</td>
</tr>
<tr>
<td>IE_B</td>
<td>1</td>
<td>4 - 4</td>
<td>DIETR_IE_B_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>DIETR_IE_B_SHIFT</td>
</tr>
<tr>
<td>BUS_ID</td>
<td>4</td>
<td>5 - 8</td>
<td>DIETR_BUS_ID_MASK</td>
<td><tt>0x000001e0</tt></td>
<td>rh</td>
<td>DIETR_BUS_ID_SHIFT</td>
</tr>
<tr>
<td>TRTYP</td>
<td>1</td>
<td>9 - 9</td>
<td>DIETR_TRTYP_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>DIETR_TRTYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DIETR_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000003ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCDIER">&nbsp;</a>
<h3>CCDIER</h3>
<h3>"Count of Corrected Data Integrity Errors Register"</h3>

<table>
<tr><td>Address</td><td><tt>CCDIER_ADDR = 0xF7E19028</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCDIER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCDIER_t">CCDIER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CCDIER.bits</b>&nbsp;&quot;Count of Corrected Data Integrity Errors Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CCDIE_U</td>
<td>8</td>
<td>0 - 7</td>
<td>CCDIER_CCDIE_U_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rwh</td>
<td>CCDIER_CCDIE_U_SHIFT</td>
</tr>
<tr>
<td>CCDIE_R</td>
<td>8</td>
<td>8 - 15</td>
<td>CCDIER_CCDIE_R_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rwh</td>
<td>CCDIER_CCDIE_R_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CCDIER_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="MIECON">&nbsp;</a>
<h3>MIECON</h3>
<h3>"Memory Integrity Error Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>MIECON_ADDR = 0xF7E19044</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MIECON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MIECON_t">MIECON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>MIECON.bits</b>&nbsp;&quot;Memory Integrity Error Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DMIEE</td>
<td>1</td>
<td>0 - 0</td>
<td>MIECON_DMIEE_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>MIECON_DMIEE_SHIFT</td>
</tr>
<tr>
<td>PMIEE</td>
<td>1</td>
<td>8 - 8</td>
<td>MIECON_PMIEE_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>MIECON_PMIEE_SHIFT</td>
</tr>
<tr>
<td>DTIEE</td>
<td>1</td>
<td>16 - 16</td>
<td>MIECON_DTIEE_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>MIECON_DTIEE_SHIFT</td>
</tr>
<tr>
<td>PTIEE</td>
<td>1</td>
<td>18 - 18</td>
<td>MIECON_PTIEE_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>MIECON_PTIEE_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MIECON_MASK</td><td><tt>0x00050101</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00050101</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00050101</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PIEAR">&nbsp;</a>
<h3>PIEAR</h3>
<h3>"Program Integrity Error Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>PIEAR_ADDR = 0xF7E19210</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PIEAR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PIEAR_t">PIEAR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PIEAR.bits</b>&nbsp;&quot;Program Integrity Error Address Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TA</td>
<td>32</td>
<td>0 - 31</td>
<td>PIEAR_TA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rh</td>
<td>PIEAR_TA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PIEAR_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PIETR">&nbsp;</a>
<h3>PIETR</h3>
<h3>"Program Integrity Error Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>PIETR_ADDR = 0xF7E19214</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PIETR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PIETR_t">PIETR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PIETR.bits</b>&nbsp;&quot;Program Integrity Error Trap Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>IED</td>
<td>1</td>
<td>0 - 0</td>
<td>PIETR_IED_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>PIETR_IED_SHIFT</td>
</tr>
<tr>
<td>IE_T</td>
<td>1</td>
<td>1 - 1</td>
<td>PIETR_IE_T_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>PIETR_IE_T_SHIFT</td>
</tr>
<tr>
<td>IE_C</td>
<td>1</td>
<td>2 - 2</td>
<td>PIETR_IE_C_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>PIETR_IE_C_SHIFT</td>
</tr>
<tr>
<td>IE_S</td>
<td>1</td>
<td>3 - 3</td>
<td>PIETR_IE_S_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>PIETR_IE_S_SHIFT</td>
</tr>
<tr>
<td>IE_B</td>
<td>1</td>
<td>4 - 4</td>
<td>PIETR_IE_B_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rh</td>
<td>PIETR_IE_B_SHIFT</td>
</tr>
<tr>
<td>BUS_ID</td>
<td>4</td>
<td>5 - 8</td>
<td>PIETR_BUS_ID_MASK</td>
<td><tt>0x000001e0</tt></td>
<td>rh</td>
<td>PIETR_BUS_ID_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PIETR_MASK</td><td><tt>0x000001ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCPIER">&nbsp;</a>
<h3>CCPIER</h3>
<h3>"Count of Corrected Program Integrity Errors Register"</h3>

<table>
<tr><td>Address</td><td><tt>CCPIER_ADDR = 0xF7E19218</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCPIER_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCPIER_t">CCPIER_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CCPIER.bits</b>&nbsp;&quot;Count of Corrected Program Integrity Errors Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CCPIE_U</td>
<td>8</td>
<td>0 - 7</td>
<td>CCPIER_CCPIE_U_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rwh</td>
<td>CCPIER_CCPIE_U_SHIFT</td>
</tr>
<tr>
<td>CCPIE_R</td>
<td>8</td>
<td>8 - 15</td>
<td>CCPIER_CCPIE_R_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rwh</td>
<td>CCPIER_CCPIE_R_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CCPIER_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="COMPAT">&nbsp;</a>
<h3>COMPAT</h3>
<h3>"Compatibility Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>COMPAT_ADDR = 0xF7E19400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>COMPAT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xFFFFFFFF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#COMPAT_t">COMPAT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>COMPAT.bits</b>&nbsp;&quot;Compatibility Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PIE</td>
<td>1</td>
<td>0 - 0</td>
<td>COMPAT_PIE_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>COMPAT_PIE_SHIFT</td>
</tr>
<tr>
<td>DIE</td>
<td>1</td>
<td>1 - 1</td>
<td>COMPAT_DIE_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>COMPAT_DIE_SHIFT</td>
</tr>
<tr>
<td>BP</td>
<td>1</td>
<td>2 - 2</td>
<td>COMPAT_BP_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>COMPAT_BP_SHIFT</td>
</tr>
<tr>
<td>RM</td>
<td>1</td>
<td>3 - 3</td>
<td>COMPAT_RM_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>COMPAT_RM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>COMPAT_MASK</td><td><tt>0x0000000f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000000f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000000f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_CON">&nbsp;</a>
<h3>FPU_TRAP_CON</h3>
<h3>"Trap Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_CON_ADDR = 0xF7E1A000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_CON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_CON_t">FPU_TRAP_CON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FPU_TRAP_CON.bits</b>&nbsp;&quot;Trap Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>TST</td>
<td>1</td>
<td>0 - 0</td>
<td>FPU_TRAP_CON_TST_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>FPU_TRAP_CON_TST_SHIFT</td>
</tr>
<tr>
<td>TCL</td>
<td>1</td>
<td>1 - 1</td>
<td>FPU_TRAP_CON_TCL_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>FPU_TRAP_CON_TCL_SHIFT</td>
</tr>
<tr>
<td>RM</td>
<td>2</td>
<td>8 - 9</td>
<td>FPU_TRAP_CON_RM_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rh</td>
<td>FPU_TRAP_CON_RM_SHIFT</td>
</tr>
<tr>
<td>FXE</td>
<td>1</td>
<td>18 - 18</td>
<td>FPU_TRAP_CON_FXE_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>FPU_TRAP_CON_FXE_SHIFT</td>
</tr>
<tr>
<td>FUE</td>
<td>1</td>
<td>19 - 19</td>
<td>FPU_TRAP_CON_FUE_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>FPU_TRAP_CON_FUE_SHIFT</td>
</tr>
<tr>
<td>FZE</td>
<td>1</td>
<td>20 - 20</td>
<td>FPU_TRAP_CON_FZE_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>FPU_TRAP_CON_FZE_SHIFT</td>
</tr>
<tr>
<td>FVE</td>
<td>1</td>
<td>21 - 21</td>
<td>FPU_TRAP_CON_FVE_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>FPU_TRAP_CON_FVE_SHIFT</td>
</tr>
<tr>
<td>FIE</td>
<td>1</td>
<td>22 - 22</td>
<td>FPU_TRAP_CON_FIE_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>FPU_TRAP_CON_FIE_SHIFT</td>
</tr>
<tr>
<td>FX</td>
<td>1</td>
<td>26 - 26</td>
<td>FPU_TRAP_CON_FX_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rh</td>
<td>FPU_TRAP_CON_FX_SHIFT</td>
</tr>
<tr>
<td>FU</td>
<td>1</td>
<td>27 - 27</td>
<td>FPU_TRAP_CON_FU_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rh</td>
<td>FPU_TRAP_CON_FU_SHIFT</td>
</tr>
<tr>
<td>FZ</td>
<td>1</td>
<td>28 - 28</td>
<td>FPU_TRAP_CON_FZ_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rh</td>
<td>FPU_TRAP_CON_FZ_SHIFT</td>
</tr>
<tr>
<td>FV</td>
<td>1</td>
<td>29 - 29</td>
<td>FPU_TRAP_CON_FV_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rh</td>
<td>FPU_TRAP_CON_FV_SHIFT</td>
</tr>
<tr>
<td>FI</td>
<td>1</td>
<td>30 - 30</td>
<td>FPU_TRAP_CON_FI_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rh</td>
<td>FPU_TRAP_CON_FI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FPU_TRAP_CON_MASK</td><td><tt>0x7c7c0303</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x7c7c0301</tt></td></tr>
<tr><td>writeable</td><td><tt>0x007c0002</tt></td></tr>
<tr><td>volatile</td><td><tt>0x7c000301</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_PC">&nbsp;</a>
<h3>FPU_TRAP_PC</h3>
<h3>"Trapping Instruction Program Counter Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_PC_ADDR = 0xF7E1A004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_PC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_PC_t">FPU_TRAP_PC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FPU_TRAP_PC.bits</b>&nbsp;&quot;Trapping Instruction Program Counter Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PC</td>
<td>32</td>
<td>0 - 31</td>
<td>FPU_TRAP_PC_PC_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rh</td>
<td>FPU_TRAP_PC_PC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FPU_TRAP_PC_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_OPC">&nbsp;</a>
<h3>FPU_TRAP_OPC</h3>
<h3>"Trapping Instruction Opcode Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_OPC_ADDR = 0xF7E1A008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_OPC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_OPC_t">FPU_TRAP_OPC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FPU_TRAP_OPC.bits</b>&nbsp;&quot;Trapping Instruction Opcode Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>OPC</td>
<td>8</td>
<td>0 - 7</td>
<td>FPU_TRAP_OPC_OPC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>FPU_TRAP_OPC_OPC_SHIFT</td>
</tr>
<tr>
<td>FMT</td>
<td>1</td>
<td>8 - 8</td>
<td>FPU_TRAP_OPC_FMT_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>FPU_TRAP_OPC_FMT_SHIFT</td>
</tr>
<tr>
<td>DREG</td>
<td>4</td>
<td>16 - 19</td>
<td>FPU_TRAP_OPC_DREG_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rh</td>
<td>FPU_TRAP_OPC_DREG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FPU_TRAP_OPC_MASK</td><td><tt>0x000f01ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000f01ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000f01ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_SRC1">&nbsp;</a>
<h3>FPU_TRAP_SRC1</h3>
<h3>"Trapping Instruction Operand Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_SRC1_ADDR = 0xF7E1A010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FPU_TRAP_SRC1.bits</b>&nbsp;&quot;Trapping Instruction Operand Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PC</td>
<td>32</td>
<td>0 - 31</td>
<td>FPU_TRAP_SRCm_PC_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rh</td>
<td>FPU_TRAP_SRCm_PC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FPU_TRAP_SRCm_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_SRC2">&nbsp;</a>
<h3>FPU_TRAP_SRC2</h3>
<h3>"Trapping Instruction Operand Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_SRC2_ADDR = 0xF7E1A014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FPU_TRAP_SRC2.bits</b>&nbsp;&quot;Trapping Instruction Operand Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PC</td>
<td>32</td>
<td>0 - 31</td>
<td>FPU_TRAP_SRCm_PC_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rh</td>
<td>FPU_TRAP_SRCm_PC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FPU_TRAP_SRCm_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_TRAP_SRC3">&nbsp;</a>
<h3>FPU_TRAP_SRC3</h3>
<h3>"Trapping Instruction Operand Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_TRAP_SRC3_ADDR = 0xF7E1A018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_TRAP_SRCm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_TRAP_SRCm_t">FPU_TRAP_SRCm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FPU_TRAP_SRC3.bits</b>&nbsp;&quot;Trapping Instruction Operand Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PC</td>
<td>32</td>
<td>0 - 31</td>
<td>FPU_TRAP_SRCm_PC_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rh</td>
<td>FPU_TRAP_SRCm_PC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FPU_TRAP_SRCm_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FPU_ID">&nbsp;</a>
<h3>FPU_ID</h3>
<h3>"Trapping Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>FPU_ID_ADDR = 0xF7E1A020</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FPU_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0054C003</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FPU_ID_t">FPU_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FPU_ID.bits</b>&nbsp;&quot;Trapping Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>FPU_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>FPU_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_32B</td>
<td>8</td>
<td>8 - 15</td>
<td>FPU_ID_MOD_32B_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rh</td>
<td>FPU_ID_MOD_32B_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>16</td>
<td>16 - 31</td>
<td>FPU_ID_MOD_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rh</td>
<td>FPU_ID_MOD_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FPU_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_0L">&nbsp;</a>
<h3>DPR0_0L</h3>
<h3>"Data Segment Protection Register Set 0, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_0L_ADDR = 0xF7E1C000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_0U">&nbsp;</a>
<h3>DPR0_0U</h3>
<h3>"Data Segment Protection Register Set 0, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_0U_ADDR = 0xF7E1C004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_1L">&nbsp;</a>
<h3>DPR0_1L</h3>
<h3>"Data Segment Protection Register Set 0, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_1L_ADDR = 0xF7E1C008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_1U">&nbsp;</a>
<h3>DPR0_1U</h3>
<h3>"Data Segment Protection Register Set 0, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_1U_ADDR = 0xF7E1C00C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_2L">&nbsp;</a>
<h3>DPR0_2L</h3>
<h3>"Data Segment Protection Register Set 0, Range 2, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_2L_ADDR = 0xF7E1C010</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_2L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 2, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_2U">&nbsp;</a>
<h3>DPR0_2U</h3>
<h3>"Data Segment Protection Register Set 0, Range 2, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_2U_ADDR = 0xF7E1C014</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_2U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 2, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_3L">&nbsp;</a>
<h3>DPR0_3L</h3>
<h3>"Data Segment Protection Register Set 0, Range 3, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_3L_ADDR = 0xF7E1C018</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_3L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 3, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR0_3U">&nbsp;</a>
<h3>DPR0_3U</h3>
<h3>"Data Segment Protection Register Set 0, Range 3, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR0_3U_ADDR = 0xF7E1C01C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR0_3U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 0, Range 3, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_0L">&nbsp;</a>
<h3>DPR1_0L</h3>
<h3>"Data Segment Protection Register Set 1, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_0L_ADDR = 0xF7E1C400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_0U">&nbsp;</a>
<h3>DPR1_0U</h3>
<h3>"Data Segment Protection Register Set 1, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_0U_ADDR = 0xF7E1C404</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_1L">&nbsp;</a>
<h3>DPR1_1L</h3>
<h3>"Data Segment Protection Register Set 1, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_1L_ADDR = 0xF7E1C408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_1U">&nbsp;</a>
<h3>DPR1_1U</h3>
<h3>"Data Segment Protection Register Set 1, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_1U_ADDR = 0xF7E1C40C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_2L">&nbsp;</a>
<h3>DPR1_2L</h3>
<h3>"Data Segment Protection Register Set 1, Range 2, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_2L_ADDR = 0xF7E1C410</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_2L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 2, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_2U">&nbsp;</a>
<h3>DPR1_2U</h3>
<h3>"Data Segment Protection Register Set 1, Range 2, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_2U_ADDR = 0xF7E1C414</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_2U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 2, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_3L">&nbsp;</a>
<h3>DPR1_3L</h3>
<h3>"Data Segment Protection Register Set 1, Range 3, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_3L_ADDR = 0xF7E1C418</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_3L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 3, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR1_3U">&nbsp;</a>
<h3>DPR1_3U</h3>
<h3>"Data Segment Protection Register Set 1, Range 3, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR1_3U_ADDR = 0xF7E1C41C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR1_3U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 1, Range 3, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_0L">&nbsp;</a>
<h3>DPR2_0L</h3>
<h3>"Data Segment Protection Register Set 2, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_0L_ADDR = 0xF7E1C800</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_0U">&nbsp;</a>
<h3>DPR2_0U</h3>
<h3>"Data Segment Protection Register Set 2, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_0U_ADDR = 0xF7E1C804</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_1L">&nbsp;</a>
<h3>DPR2_1L</h3>
<h3>"Data Segment Protection Register Set 2, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_1L_ADDR = 0xF7E1C808</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_1U">&nbsp;</a>
<h3>DPR2_1U</h3>
<h3>"Data Segment Protection Register Set 2, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_1U_ADDR = 0xF7E1C80C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_2L">&nbsp;</a>
<h3>DPR2_2L</h3>
<h3>"Data Segment Protection Register Set 2, Range 2, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_2L_ADDR = 0xF7E1C810</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_2L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 2, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_2U">&nbsp;</a>
<h3>DPR2_2U</h3>
<h3>"Data Segment Protection Register Set 2, Range 2, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_2U_ADDR = 0xF7E1C814</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_2U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 2, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_3L">&nbsp;</a>
<h3>DPR2_3L</h3>
<h3>"Data Segment Protection Register Set 2, Range 3, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_3L_ADDR = 0xF7E1C818</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_3L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 3, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR2_3U">&nbsp;</a>
<h3>DPR2_3U</h3>
<h3>"Data Segment Protection Register Set 2, Range 3, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR2_3U_ADDR = 0xF7E1C81C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR2_3U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 2, Range 3, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_0L">&nbsp;</a>
<h3>DPR3_0L</h3>
<h3>"Data Segment Protection Register Set 3, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_0L_ADDR = 0xF7E1CC00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_0L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_0U">&nbsp;</a>
<h3>DPR3_0U</h3>
<h3>"Data Segment Protection Register Set 3, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_0U_ADDR = 0xF7E1CC04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_0U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_1L">&nbsp;</a>
<h3>DPR3_1L</h3>
<h3>"Data Segment Protection Register Set 3, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_1L_ADDR = 0xF7E1CC08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_1L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_1U">&nbsp;</a>
<h3>DPR3_1U</h3>
<h3>"Data Segment Protection Register Set 3, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_1U_ADDR = 0xF7E1CC0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_1U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_2L">&nbsp;</a>
<h3>DPR3_2L</h3>
<h3>"Data Segment Protection Register Set 3, Range 2, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_2L_ADDR = 0xF7E1CC10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_2L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 2, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_2U">&nbsp;</a>
<h3>DPR3_2U</h3>
<h3>"Data Segment Protection Register Set 3, Range 2, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_2U_ADDR = 0xF7E1CC14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_2U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 2, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_3L">&nbsp;</a>
<h3>DPR3_3L</h3>
<h3>"Data Segment Protection Register Set 3, Range 3, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_3L_ADDR = 0xF7E1CC18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mL_t">DPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_3L.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 3, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mL_LOWBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mL_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPR3_3U">&nbsp;</a>
<h3>DPR3_3U</h3>
<h3>"Data Segment Protection Register Set 3, Range 3, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>DPR3_3U_ADDR = 0xF7E1CC1C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPRn_mU_t">DPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPR3_3U.bits</b>&nbsp;&quot;Data Segment Protection Register Set 3, Range 3, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>32</td>
<td>0 - 31</td>
<td>DPRn_mU_UPPBND_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>DPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPRn_mU_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_0L">&nbsp;</a>
<h3>CPR0_0L</h3>
<h3>"Code Segment Protection Register Set 0, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_0L_ADDR = 0xF7E1D000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR0_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_0U">&nbsp;</a>
<h3>CPR0_0U</h3>
<h3>"Code Segment Protection Register Set 0, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_0U_ADDR = 0xF7E1D004</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR0_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_1L">&nbsp;</a>
<h3>CPR0_1L</h3>
<h3>"Code Segment Protection Register Set 0, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_1L_ADDR = 0xF7E1D008</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR0_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR0_1U">&nbsp;</a>
<h3>CPR0_1U</h3>
<h3>"Code Segment Protection Register Set 0, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR0_1U_ADDR = 0xF7E1D00C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR0_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 0, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_0L">&nbsp;</a>
<h3>CPR1_0L</h3>
<h3>"Code Segment Protection Register Set 1, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_0L_ADDR = 0xF7E1D400</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR1_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_0U">&nbsp;</a>
<h3>CPR1_0U</h3>
<h3>"Code Segment Protection Register Set 1, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_0U_ADDR = 0xF7E1D404</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR1_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_1L">&nbsp;</a>
<h3>CPR1_1L</h3>
<h3>"Code Segment Protection Register Set 1, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_1L_ADDR = 0xF7E1D408</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR1_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR1_1U">&nbsp;</a>
<h3>CPR1_1U</h3>
<h3>"Code Segment Protection Register Set 1, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR1_1U_ADDR = 0xF7E1D40C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR1_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 1, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_0L">&nbsp;</a>
<h3>CPR2_0L</h3>
<h3>"Code Segment Protection Register Set 2, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_0L_ADDR = 0xF7E1D800</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR2_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_0U">&nbsp;</a>
<h3>CPR2_0U</h3>
<h3>"Code Segment Protection Register Set 2, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_0U_ADDR = 0xF7E1D804</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR2_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_1L">&nbsp;</a>
<h3>CPR2_1L</h3>
<h3>"Code Segment Protection Register Set 2, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_1L_ADDR = 0xF7E1D808</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR2_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR2_1U">&nbsp;</a>
<h3>CPR2_1U</h3>
<h3>"Code Segment Protection Register Set 2, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR2_1U_ADDR = 0xF7E1D80C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR2_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 2, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_0L">&nbsp;</a>
<h3>CPR3_0L</h3>
<h3>"Code Segment Protection Register Set 3, Range 0, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_0L_ADDR = 0xF7E1DC00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR3_0L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 0, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_0U">&nbsp;</a>
<h3>CPR3_0U</h3>
<h3>"Code Segment Protection Register Set 3, Range 0, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_0U_ADDR = 0xF7E1DC04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR3_0U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 0, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_1L">&nbsp;</a>
<h3>CPR3_1L</h3>
<h3>"Code Segment Protection Register Set 3, Range 1, Lower Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_1L_ADDR = 0xF7E1DC08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mL_t">CPRn_mL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR3_1L.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 1, Lower Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LOWBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mL_LOWBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mL_LOWBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mL_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPR3_1U">&nbsp;</a>
<h3>CPR3_1U</h3>
<h3>"Code Segment Protection Register Set 3, Range 1, Upper Boundary"</h3>

<table>
<tr><td>Address</td><td><tt>CPR3_1U_ADDR = 0xF7E1DC0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPRn_mU_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPRn_mU_t">CPRn_mU_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPR3_1U.bits</b>&nbsp;&quot;Code Segment Protection Register Set 3, Range 1, Upper Boundary&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>UPPBND</td>
<td>31</td>
<td>1 - 31</td>
<td>CPRn_mU_UPPBND_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>CPRn_mU_UPPBND_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPRn_mU_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPM0">&nbsp;</a>
<h3>DPM0</h3>
<h3>"Data Protection Mode Register Set 0"</h3>

<table>
<tr><td>Address</td><td><tt>DPM0_ADDR = 0xF7E1E000</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPM0.bits</b>&nbsp;&quot;Data Protection Mode Register Set 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RBU0</td>
<td>1</td>
<td>0 - 0</td>
<td>DPMn_RBU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>DPMn_RBU0_SHIFT</td>
</tr>
<tr>
<td>WBU0</td>
<td>1</td>
<td>1 - 1</td>
<td>DPMn_WBU0_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>DPMn_WBU0_SHIFT</td>
</tr>
<tr>
<td>RBL0</td>
<td>1</td>
<td>2 - 2</td>
<td>DPMn_RBL0_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>DPMn_RBL0_SHIFT</td>
</tr>
<tr>
<td>WBL0</td>
<td>1</td>
<td>3 - 3</td>
<td>DPMn_WBL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>DPMn_WBL0_SHIFT</td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>4 - 4</td>
<td>DPMn_RS0_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>DPMn_RS0_SHIFT</td>
</tr>
<tr>
<td>WS0</td>
<td>1</td>
<td>5 - 5</td>
<td>DPMn_WS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>DPMn_WS0_SHIFT</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>6 - 6</td>
<td>DPMn_RE0_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>DPMn_RE0_SHIFT</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>7 - 7</td>
<td>DPMn_WE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>DPMn_WE0_SHIFT</td>
</tr>
<tr>
<td>RBU1</td>
<td>1</td>
<td>8 - 8</td>
<td>DPMn_RBU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>DPMn_RBU1_SHIFT</td>
</tr>
<tr>
<td>WBU1</td>
<td>1</td>
<td>9 - 9</td>
<td>DPMn_WBU1_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>DPMn_WBU1_SHIFT</td>
</tr>
<tr>
<td>RBL1</td>
<td>1</td>
<td>10 - 10</td>
<td>DPMn_RBL1_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>DPMn_RBL1_SHIFT</td>
</tr>
<tr>
<td>WBL1</td>
<td>1</td>
<td>11 - 11</td>
<td>DPMn_WBL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>DPMn_WBL1_SHIFT</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>12 - 12</td>
<td>DPMn_RS1_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>DPMn_RS1_SHIFT</td>
</tr>
<tr>
<td>WS1</td>
<td>1</td>
<td>13 - 13</td>
<td>DPMn_WS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>DPMn_WS1_SHIFT</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>14 - 14</td>
<td>DPMn_RE1_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>DPMn_RE1_SHIFT</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>15 - 15</td>
<td>DPMn_WE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>DPMn_WE1_SHIFT</td>
</tr>
<tr>
<td>RBU2</td>
<td>1</td>
<td>16 - 16</td>
<td>DPMn_RBU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>DPMn_RBU2_SHIFT</td>
</tr>
<tr>
<td>WBU2</td>
<td>1</td>
<td>17 - 17</td>
<td>DPMn_WBU2_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rw</td>
<td>DPMn_WBU2_SHIFT</td>
</tr>
<tr>
<td>RBL2</td>
<td>1</td>
<td>18 - 18</td>
<td>DPMn_RBL2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>DPMn_RBL2_SHIFT</td>
</tr>
<tr>
<td>WBL2</td>
<td>1</td>
<td>19 - 19</td>
<td>DPMn_WBL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>DPMn_WBL2_SHIFT</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>20 - 20</td>
<td>DPMn_RS2_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>DPMn_RS2_SHIFT</td>
</tr>
<tr>
<td>WS2</td>
<td>1</td>
<td>21 - 21</td>
<td>DPMn_WS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>DPMn_WS2_SHIFT</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>22 - 22</td>
<td>DPMn_RE2_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>DPMn_RE2_SHIFT</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>23 - 23</td>
<td>DPMn_WE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>DPMn_WE2_SHIFT</td>
</tr>
<tr>
<td>RBU3</td>
<td>1</td>
<td>24 - 24</td>
<td>DPMn_RBU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>DPMn_RBU3_SHIFT</td>
</tr>
<tr>
<td>WBU3</td>
<td>1</td>
<td>25 - 25</td>
<td>DPMn_WBU3_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rw</td>
<td>DPMn_WBU3_SHIFT</td>
</tr>
<tr>
<td>RBL3</td>
<td>1</td>
<td>26 - 26</td>
<td>DPMn_RBL3_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>DPMn_RBL3_SHIFT</td>
</tr>
<tr>
<td>WBL3</td>
<td>1</td>
<td>27 - 27</td>
<td>DPMn_WBL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>DPMn_WBL3_SHIFT</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>28 - 28</td>
<td>DPMn_RS3_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>DPMn_RS3_SHIFT</td>
</tr>
<tr>
<td>WS3</td>
<td>1</td>
<td>29 - 29</td>
<td>DPMn_WS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>DPMn_WS3_SHIFT</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>30 - 30</td>
<td>DPMn_RE3_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>DPMn_RE3_SHIFT</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>31 - 31</td>
<td>DPMn_WE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>DPMn_WE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPMn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPM1">&nbsp;</a>
<h3>DPM1</h3>
<h3>"Data Protection Mode Register Set 1"</h3>

<table>
<tr><td>Address</td><td><tt>DPM1_ADDR = 0xF7E1E080</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPM1.bits</b>&nbsp;&quot;Data Protection Mode Register Set 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RBU0</td>
<td>1</td>
<td>0 - 0</td>
<td>DPMn_RBU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>DPMn_RBU0_SHIFT</td>
</tr>
<tr>
<td>WBU0</td>
<td>1</td>
<td>1 - 1</td>
<td>DPMn_WBU0_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>DPMn_WBU0_SHIFT</td>
</tr>
<tr>
<td>RBL0</td>
<td>1</td>
<td>2 - 2</td>
<td>DPMn_RBL0_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>DPMn_RBL0_SHIFT</td>
</tr>
<tr>
<td>WBL0</td>
<td>1</td>
<td>3 - 3</td>
<td>DPMn_WBL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>DPMn_WBL0_SHIFT</td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>4 - 4</td>
<td>DPMn_RS0_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>DPMn_RS0_SHIFT</td>
</tr>
<tr>
<td>WS0</td>
<td>1</td>
<td>5 - 5</td>
<td>DPMn_WS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>DPMn_WS0_SHIFT</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>6 - 6</td>
<td>DPMn_RE0_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>DPMn_RE0_SHIFT</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>7 - 7</td>
<td>DPMn_WE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>DPMn_WE0_SHIFT</td>
</tr>
<tr>
<td>RBU1</td>
<td>1</td>
<td>8 - 8</td>
<td>DPMn_RBU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>DPMn_RBU1_SHIFT</td>
</tr>
<tr>
<td>WBU1</td>
<td>1</td>
<td>9 - 9</td>
<td>DPMn_WBU1_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>DPMn_WBU1_SHIFT</td>
</tr>
<tr>
<td>RBL1</td>
<td>1</td>
<td>10 - 10</td>
<td>DPMn_RBL1_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>DPMn_RBL1_SHIFT</td>
</tr>
<tr>
<td>WBL1</td>
<td>1</td>
<td>11 - 11</td>
<td>DPMn_WBL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>DPMn_WBL1_SHIFT</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>12 - 12</td>
<td>DPMn_RS1_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>DPMn_RS1_SHIFT</td>
</tr>
<tr>
<td>WS1</td>
<td>1</td>
<td>13 - 13</td>
<td>DPMn_WS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>DPMn_WS1_SHIFT</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>14 - 14</td>
<td>DPMn_RE1_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>DPMn_RE1_SHIFT</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>15 - 15</td>
<td>DPMn_WE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>DPMn_WE1_SHIFT</td>
</tr>
<tr>
<td>RBU2</td>
<td>1</td>
<td>16 - 16</td>
<td>DPMn_RBU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>DPMn_RBU2_SHIFT</td>
</tr>
<tr>
<td>WBU2</td>
<td>1</td>
<td>17 - 17</td>
<td>DPMn_WBU2_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rw</td>
<td>DPMn_WBU2_SHIFT</td>
</tr>
<tr>
<td>RBL2</td>
<td>1</td>
<td>18 - 18</td>
<td>DPMn_RBL2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>DPMn_RBL2_SHIFT</td>
</tr>
<tr>
<td>WBL2</td>
<td>1</td>
<td>19 - 19</td>
<td>DPMn_WBL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>DPMn_WBL2_SHIFT</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>20 - 20</td>
<td>DPMn_RS2_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>DPMn_RS2_SHIFT</td>
</tr>
<tr>
<td>WS2</td>
<td>1</td>
<td>21 - 21</td>
<td>DPMn_WS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>DPMn_WS2_SHIFT</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>22 - 22</td>
<td>DPMn_RE2_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>DPMn_RE2_SHIFT</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>23 - 23</td>
<td>DPMn_WE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>DPMn_WE2_SHIFT</td>
</tr>
<tr>
<td>RBU3</td>
<td>1</td>
<td>24 - 24</td>
<td>DPMn_RBU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>DPMn_RBU3_SHIFT</td>
</tr>
<tr>
<td>WBU3</td>
<td>1</td>
<td>25 - 25</td>
<td>DPMn_WBU3_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rw</td>
<td>DPMn_WBU3_SHIFT</td>
</tr>
<tr>
<td>RBL3</td>
<td>1</td>
<td>26 - 26</td>
<td>DPMn_RBL3_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>DPMn_RBL3_SHIFT</td>
</tr>
<tr>
<td>WBL3</td>
<td>1</td>
<td>27 - 27</td>
<td>DPMn_WBL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>DPMn_WBL3_SHIFT</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>28 - 28</td>
<td>DPMn_RS3_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>DPMn_RS3_SHIFT</td>
</tr>
<tr>
<td>WS3</td>
<td>1</td>
<td>29 - 29</td>
<td>DPMn_WS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>DPMn_WS3_SHIFT</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>30 - 30</td>
<td>DPMn_RE3_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>DPMn_RE3_SHIFT</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>31 - 31</td>
<td>DPMn_WE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>DPMn_WE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPMn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPM2">&nbsp;</a>
<h3>DPM2</h3>
<h3>"Data Protection Mode Register Set 2"</h3>

<table>
<tr><td>Address</td><td><tt>DPM2_ADDR = 0xF7E1E100</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPM2.bits</b>&nbsp;&quot;Data Protection Mode Register Set 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RBU0</td>
<td>1</td>
<td>0 - 0</td>
<td>DPMn_RBU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>DPMn_RBU0_SHIFT</td>
</tr>
<tr>
<td>WBU0</td>
<td>1</td>
<td>1 - 1</td>
<td>DPMn_WBU0_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>DPMn_WBU0_SHIFT</td>
</tr>
<tr>
<td>RBL0</td>
<td>1</td>
<td>2 - 2</td>
<td>DPMn_RBL0_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>DPMn_RBL0_SHIFT</td>
</tr>
<tr>
<td>WBL0</td>
<td>1</td>
<td>3 - 3</td>
<td>DPMn_WBL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>DPMn_WBL0_SHIFT</td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>4 - 4</td>
<td>DPMn_RS0_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>DPMn_RS0_SHIFT</td>
</tr>
<tr>
<td>WS0</td>
<td>1</td>
<td>5 - 5</td>
<td>DPMn_WS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>DPMn_WS0_SHIFT</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>6 - 6</td>
<td>DPMn_RE0_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>DPMn_RE0_SHIFT</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>7 - 7</td>
<td>DPMn_WE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>DPMn_WE0_SHIFT</td>
</tr>
<tr>
<td>RBU1</td>
<td>1</td>
<td>8 - 8</td>
<td>DPMn_RBU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>DPMn_RBU1_SHIFT</td>
</tr>
<tr>
<td>WBU1</td>
<td>1</td>
<td>9 - 9</td>
<td>DPMn_WBU1_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>DPMn_WBU1_SHIFT</td>
</tr>
<tr>
<td>RBL1</td>
<td>1</td>
<td>10 - 10</td>
<td>DPMn_RBL1_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>DPMn_RBL1_SHIFT</td>
</tr>
<tr>
<td>WBL1</td>
<td>1</td>
<td>11 - 11</td>
<td>DPMn_WBL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>DPMn_WBL1_SHIFT</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>12 - 12</td>
<td>DPMn_RS1_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>DPMn_RS1_SHIFT</td>
</tr>
<tr>
<td>WS1</td>
<td>1</td>
<td>13 - 13</td>
<td>DPMn_WS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>DPMn_WS1_SHIFT</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>14 - 14</td>
<td>DPMn_RE1_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>DPMn_RE1_SHIFT</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>15 - 15</td>
<td>DPMn_WE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>DPMn_WE1_SHIFT</td>
</tr>
<tr>
<td>RBU2</td>
<td>1</td>
<td>16 - 16</td>
<td>DPMn_RBU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>DPMn_RBU2_SHIFT</td>
</tr>
<tr>
<td>WBU2</td>
<td>1</td>
<td>17 - 17</td>
<td>DPMn_WBU2_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rw</td>
<td>DPMn_WBU2_SHIFT</td>
</tr>
<tr>
<td>RBL2</td>
<td>1</td>
<td>18 - 18</td>
<td>DPMn_RBL2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>DPMn_RBL2_SHIFT</td>
</tr>
<tr>
<td>WBL2</td>
<td>1</td>
<td>19 - 19</td>
<td>DPMn_WBL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>DPMn_WBL2_SHIFT</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>20 - 20</td>
<td>DPMn_RS2_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>DPMn_RS2_SHIFT</td>
</tr>
<tr>
<td>WS2</td>
<td>1</td>
<td>21 - 21</td>
<td>DPMn_WS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>DPMn_WS2_SHIFT</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>22 - 22</td>
<td>DPMn_RE2_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>DPMn_RE2_SHIFT</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>23 - 23</td>
<td>DPMn_WE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>DPMn_WE2_SHIFT</td>
</tr>
<tr>
<td>RBU3</td>
<td>1</td>
<td>24 - 24</td>
<td>DPMn_RBU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>DPMn_RBU3_SHIFT</td>
</tr>
<tr>
<td>WBU3</td>
<td>1</td>
<td>25 - 25</td>
<td>DPMn_WBU3_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rw</td>
<td>DPMn_WBU3_SHIFT</td>
</tr>
<tr>
<td>RBL3</td>
<td>1</td>
<td>26 - 26</td>
<td>DPMn_RBL3_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>DPMn_RBL3_SHIFT</td>
</tr>
<tr>
<td>WBL3</td>
<td>1</td>
<td>27 - 27</td>
<td>DPMn_WBL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>DPMn_WBL3_SHIFT</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>28 - 28</td>
<td>DPMn_RS3_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>DPMn_RS3_SHIFT</td>
</tr>
<tr>
<td>WS3</td>
<td>1</td>
<td>29 - 29</td>
<td>DPMn_WS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>DPMn_WS3_SHIFT</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>30 - 30</td>
<td>DPMn_RE3_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>DPMn_RE3_SHIFT</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>31 - 31</td>
<td>DPMn_WE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>DPMn_WE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPMn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DPM3">&nbsp;</a>
<h3>DPM3</h3>
<h3>"Data Protection Mode Register Set 3"</h3>

<table>
<tr><td>Address</td><td><tt>DPM3_ADDR = 0xF7E1E180</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DPMn_t">DPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DPM3.bits</b>&nbsp;&quot;Data Protection Mode Register Set 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RBU0</td>
<td>1</td>
<td>0 - 0</td>
<td>DPMn_RBU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>DPMn_RBU0_SHIFT</td>
</tr>
<tr>
<td>WBU0</td>
<td>1</td>
<td>1 - 1</td>
<td>DPMn_WBU0_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>DPMn_WBU0_SHIFT</td>
</tr>
<tr>
<td>RBL0</td>
<td>1</td>
<td>2 - 2</td>
<td>DPMn_RBL0_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>DPMn_RBL0_SHIFT</td>
</tr>
<tr>
<td>WBL0</td>
<td>1</td>
<td>3 - 3</td>
<td>DPMn_WBL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>DPMn_WBL0_SHIFT</td>
</tr>
<tr>
<td>RS0</td>
<td>1</td>
<td>4 - 4</td>
<td>DPMn_RS0_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>DPMn_RS0_SHIFT</td>
</tr>
<tr>
<td>WS0</td>
<td>1</td>
<td>5 - 5</td>
<td>DPMn_WS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>DPMn_WS0_SHIFT</td>
</tr>
<tr>
<td>RE0</td>
<td>1</td>
<td>6 - 6</td>
<td>DPMn_RE0_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>DPMn_RE0_SHIFT</td>
</tr>
<tr>
<td>WE0</td>
<td>1</td>
<td>7 - 7</td>
<td>DPMn_WE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>DPMn_WE0_SHIFT</td>
</tr>
<tr>
<td>RBU1</td>
<td>1</td>
<td>8 - 8</td>
<td>DPMn_RBU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>DPMn_RBU1_SHIFT</td>
</tr>
<tr>
<td>WBU1</td>
<td>1</td>
<td>9 - 9</td>
<td>DPMn_WBU1_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>DPMn_WBU1_SHIFT</td>
</tr>
<tr>
<td>RBL1</td>
<td>1</td>
<td>10 - 10</td>
<td>DPMn_RBL1_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>DPMn_RBL1_SHIFT</td>
</tr>
<tr>
<td>WBL1</td>
<td>1</td>
<td>11 - 11</td>
<td>DPMn_WBL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>DPMn_WBL1_SHIFT</td>
</tr>
<tr>
<td>RS1</td>
<td>1</td>
<td>12 - 12</td>
<td>DPMn_RS1_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>DPMn_RS1_SHIFT</td>
</tr>
<tr>
<td>WS1</td>
<td>1</td>
<td>13 - 13</td>
<td>DPMn_WS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>DPMn_WS1_SHIFT</td>
</tr>
<tr>
<td>RE1</td>
<td>1</td>
<td>14 - 14</td>
<td>DPMn_RE1_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rw</td>
<td>DPMn_RE1_SHIFT</td>
</tr>
<tr>
<td>WE1</td>
<td>1</td>
<td>15 - 15</td>
<td>DPMn_WE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>DPMn_WE1_SHIFT</td>
</tr>
<tr>
<td>RBU2</td>
<td>1</td>
<td>16 - 16</td>
<td>DPMn_RBU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>DPMn_RBU2_SHIFT</td>
</tr>
<tr>
<td>WBU2</td>
<td>1</td>
<td>17 - 17</td>
<td>DPMn_WBU2_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rw</td>
<td>DPMn_WBU2_SHIFT</td>
</tr>
<tr>
<td>RBL2</td>
<td>1</td>
<td>18 - 18</td>
<td>DPMn_RBL2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rw</td>
<td>DPMn_RBL2_SHIFT</td>
</tr>
<tr>
<td>WBL2</td>
<td>1</td>
<td>19 - 19</td>
<td>DPMn_WBL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>DPMn_WBL2_SHIFT</td>
</tr>
<tr>
<td>RS2</td>
<td>1</td>
<td>20 - 20</td>
<td>DPMn_RS2_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rw</td>
<td>DPMn_RS2_SHIFT</td>
</tr>
<tr>
<td>WS2</td>
<td>1</td>
<td>21 - 21</td>
<td>DPMn_WS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>DPMn_WS2_SHIFT</td>
</tr>
<tr>
<td>RE2</td>
<td>1</td>
<td>22 - 22</td>
<td>DPMn_RE2_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>DPMn_RE2_SHIFT</td>
</tr>
<tr>
<td>WE2</td>
<td>1</td>
<td>23 - 23</td>
<td>DPMn_WE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>DPMn_WE2_SHIFT</td>
</tr>
<tr>
<td>RBU3</td>
<td>1</td>
<td>24 - 24</td>
<td>DPMn_RBU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>DPMn_RBU3_SHIFT</td>
</tr>
<tr>
<td>WBU3</td>
<td>1</td>
<td>25 - 25</td>
<td>DPMn_WBU3_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rw</td>
<td>DPMn_WBU3_SHIFT</td>
</tr>
<tr>
<td>RBL3</td>
<td>1</td>
<td>26 - 26</td>
<td>DPMn_RBL3_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>DPMn_RBL3_SHIFT</td>
</tr>
<tr>
<td>WBL3</td>
<td>1</td>
<td>27 - 27</td>
<td>DPMn_WBL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>DPMn_WBL3_SHIFT</td>
</tr>
<tr>
<td>RS3</td>
<td>1</td>
<td>28 - 28</td>
<td>DPMn_RS3_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rw</td>
<td>DPMn_RS3_SHIFT</td>
</tr>
<tr>
<td>WS3</td>
<td>1</td>
<td>29 - 29</td>
<td>DPMn_WS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>DPMn_WS3_SHIFT</td>
</tr>
<tr>
<td>RE3</td>
<td>1</td>
<td>30 - 30</td>
<td>DPMn_RE3_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rw</td>
<td>DPMn_RE3_SHIFT</td>
</tr>
<tr>
<td>WE3</td>
<td>1</td>
<td>31 - 31</td>
<td>DPMn_WE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>DPMn_WE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DPMn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPM0">&nbsp;</a>
<h3>CPM0</h3>
<h3>"Code Protection Mode Register Set 0"</h3>

<table>
<tr><td>Address</td><td><tt>CPM0_ADDR = 0xF7E1E200</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPM0.bits</b>&nbsp;&quot;Code Protection Mode Register Set 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BU0</td>
<td>1</td>
<td>0 - 0</td>
<td>CPMn_BU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>CPMn_BU0_SHIFT</td>
</tr>
<tr>
<td>BL0</td>
<td>1</td>
<td>3 - 3</td>
<td>CPMn_BL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>CPMn_BL0_SHIFT</td>
</tr>
<tr>
<td>XS0</td>
<td>1</td>
<td>5 - 5</td>
<td>CPMn_XS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>CPMn_XS0_SHIFT</td>
</tr>
<tr>
<td>XE0</td>
<td>1</td>
<td>7 - 7</td>
<td>CPMn_XE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>CPMn_XE0_SHIFT</td>
</tr>
<tr>
<td>BU1</td>
<td>1</td>
<td>8 - 8</td>
<td>CPMn_BU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>CPMn_BU1_SHIFT</td>
</tr>
<tr>
<td>BL1</td>
<td>1</td>
<td>11 - 11</td>
<td>CPMn_BL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>CPMn_BL1_SHIFT</td>
</tr>
<tr>
<td>XS1</td>
<td>1</td>
<td>13 - 13</td>
<td>CPMn_XS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>CPMn_XS1_SHIFT</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>15 - 15</td>
<td>CPMn_XE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>CPMn_XE1_SHIFT</td>
</tr>
<tr>
<td>BU2</td>
<td>1</td>
<td>16 - 16</td>
<td>CPMn_BU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>CPMn_BU2_SHIFT</td>
</tr>
<tr>
<td>BL2</td>
<td>1</td>
<td>19 - 19</td>
<td>CPMn_BL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>CPMn_BL2_SHIFT</td>
</tr>
<tr>
<td>XS2</td>
<td>1</td>
<td>21 - 21</td>
<td>CPMn_XS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>CPMn_XS2_SHIFT</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>23 - 23</td>
<td>CPMn_XE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>CPMn_XE2_SHIFT</td>
</tr>
<tr>
<td>BU3</td>
<td>1</td>
<td>24 - 24</td>
<td>CPMn_BU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>CPMn_BU3_SHIFT</td>
</tr>
<tr>
<td>BL3</td>
<td>1</td>
<td>27 - 27</td>
<td>CPMn_BL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>CPMn_BL3_SHIFT</td>
</tr>
<tr>
<td>XS3</td>
<td>1</td>
<td>29 - 29</td>
<td>CPMn_XS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>CPMn_XS3_SHIFT</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>31 - 31</td>
<td>CPMn_XE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>CPMn_XE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPMn_MASK</td><td><tt>0xa9a9a9a9</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>writeable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPM1">&nbsp;</a>
<h3>CPM1</h3>
<h3>"Code Protection Mode Register Set 1"</h3>

<table>
<tr><td>Address</td><td><tt>CPM1_ADDR = 0xF7E1E280</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPM1.bits</b>&nbsp;&quot;Code Protection Mode Register Set 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BU0</td>
<td>1</td>
<td>0 - 0</td>
<td>CPMn_BU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>CPMn_BU0_SHIFT</td>
</tr>
<tr>
<td>BL0</td>
<td>1</td>
<td>3 - 3</td>
<td>CPMn_BL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>CPMn_BL0_SHIFT</td>
</tr>
<tr>
<td>XS0</td>
<td>1</td>
<td>5 - 5</td>
<td>CPMn_XS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>CPMn_XS0_SHIFT</td>
</tr>
<tr>
<td>XE0</td>
<td>1</td>
<td>7 - 7</td>
<td>CPMn_XE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>CPMn_XE0_SHIFT</td>
</tr>
<tr>
<td>BU1</td>
<td>1</td>
<td>8 - 8</td>
<td>CPMn_BU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>CPMn_BU1_SHIFT</td>
</tr>
<tr>
<td>BL1</td>
<td>1</td>
<td>11 - 11</td>
<td>CPMn_BL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>CPMn_BL1_SHIFT</td>
</tr>
<tr>
<td>XS1</td>
<td>1</td>
<td>13 - 13</td>
<td>CPMn_XS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>CPMn_XS1_SHIFT</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>15 - 15</td>
<td>CPMn_XE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>CPMn_XE1_SHIFT</td>
</tr>
<tr>
<td>BU2</td>
<td>1</td>
<td>16 - 16</td>
<td>CPMn_BU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>CPMn_BU2_SHIFT</td>
</tr>
<tr>
<td>BL2</td>
<td>1</td>
<td>19 - 19</td>
<td>CPMn_BL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>CPMn_BL2_SHIFT</td>
</tr>
<tr>
<td>XS2</td>
<td>1</td>
<td>21 - 21</td>
<td>CPMn_XS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>CPMn_XS2_SHIFT</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>23 - 23</td>
<td>CPMn_XE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>CPMn_XE2_SHIFT</td>
</tr>
<tr>
<td>BU3</td>
<td>1</td>
<td>24 - 24</td>
<td>CPMn_BU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>CPMn_BU3_SHIFT</td>
</tr>
<tr>
<td>BL3</td>
<td>1</td>
<td>27 - 27</td>
<td>CPMn_BL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>CPMn_BL3_SHIFT</td>
</tr>
<tr>
<td>XS3</td>
<td>1</td>
<td>29 - 29</td>
<td>CPMn_XS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>CPMn_XS3_SHIFT</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>31 - 31</td>
<td>CPMn_XE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>CPMn_XE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPMn_MASK</td><td><tt>0xa9a9a9a9</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>writeable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPM2">&nbsp;</a>
<h3>CPM2</h3>
<h3>"Code Protection Mode Register Set 2"</h3>

<table>
<tr><td>Address</td><td><tt>CPM2_ADDR = 0xF7E1E300</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPM2.bits</b>&nbsp;&quot;Code Protection Mode Register Set 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BU0</td>
<td>1</td>
<td>0 - 0</td>
<td>CPMn_BU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>CPMn_BU0_SHIFT</td>
</tr>
<tr>
<td>BL0</td>
<td>1</td>
<td>3 - 3</td>
<td>CPMn_BL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>CPMn_BL0_SHIFT</td>
</tr>
<tr>
<td>XS0</td>
<td>1</td>
<td>5 - 5</td>
<td>CPMn_XS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>CPMn_XS0_SHIFT</td>
</tr>
<tr>
<td>XE0</td>
<td>1</td>
<td>7 - 7</td>
<td>CPMn_XE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>CPMn_XE0_SHIFT</td>
</tr>
<tr>
<td>BU1</td>
<td>1</td>
<td>8 - 8</td>
<td>CPMn_BU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>CPMn_BU1_SHIFT</td>
</tr>
<tr>
<td>BL1</td>
<td>1</td>
<td>11 - 11</td>
<td>CPMn_BL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>CPMn_BL1_SHIFT</td>
</tr>
<tr>
<td>XS1</td>
<td>1</td>
<td>13 - 13</td>
<td>CPMn_XS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>CPMn_XS1_SHIFT</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>15 - 15</td>
<td>CPMn_XE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>CPMn_XE1_SHIFT</td>
</tr>
<tr>
<td>BU2</td>
<td>1</td>
<td>16 - 16</td>
<td>CPMn_BU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>CPMn_BU2_SHIFT</td>
</tr>
<tr>
<td>BL2</td>
<td>1</td>
<td>19 - 19</td>
<td>CPMn_BL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>CPMn_BL2_SHIFT</td>
</tr>
<tr>
<td>XS2</td>
<td>1</td>
<td>21 - 21</td>
<td>CPMn_XS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>CPMn_XS2_SHIFT</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>23 - 23</td>
<td>CPMn_XE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>CPMn_XE2_SHIFT</td>
</tr>
<tr>
<td>BU3</td>
<td>1</td>
<td>24 - 24</td>
<td>CPMn_BU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>CPMn_BU3_SHIFT</td>
</tr>
<tr>
<td>BL3</td>
<td>1</td>
<td>27 - 27</td>
<td>CPMn_BL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>CPMn_BL3_SHIFT</td>
</tr>
<tr>
<td>XS3</td>
<td>1</td>
<td>29 - 29</td>
<td>CPMn_XS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>CPMn_XS3_SHIFT</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>31 - 31</td>
<td>CPMn_XE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>CPMn_XE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPMn_MASK</td><td><tt>0xa9a9a9a9</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>writeable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPM3">&nbsp;</a>
<h3>CPM3</h3>
<h3>"Code Protection Mode Register Set 3"</h3>

<table>
<tr><td>Address</td><td><tt>CPM3_ADDR = 0xF7E1E380</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPMn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPMn_t">CPMn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPM3.bits</b>&nbsp;&quot;Code Protection Mode Register Set 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BU0</td>
<td>1</td>
<td>0 - 0</td>
<td>CPMn_BU0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>CPMn_BU0_SHIFT</td>
</tr>
<tr>
<td>BL0</td>
<td>1</td>
<td>3 - 3</td>
<td>CPMn_BL0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>CPMn_BL0_SHIFT</td>
</tr>
<tr>
<td>XS0</td>
<td>1</td>
<td>5 - 5</td>
<td>CPMn_XS0_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>CPMn_XS0_SHIFT</td>
</tr>
<tr>
<td>XE0</td>
<td>1</td>
<td>7 - 7</td>
<td>CPMn_XE0_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>CPMn_XE0_SHIFT</td>
</tr>
<tr>
<td>BU1</td>
<td>1</td>
<td>8 - 8</td>
<td>CPMn_BU1_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>CPMn_BU1_SHIFT</td>
</tr>
<tr>
<td>BL1</td>
<td>1</td>
<td>11 - 11</td>
<td>CPMn_BL1_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>CPMn_BL1_SHIFT</td>
</tr>
<tr>
<td>XS1</td>
<td>1</td>
<td>13 - 13</td>
<td>CPMn_XS1_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>CPMn_XS1_SHIFT</td>
</tr>
<tr>
<td>XE1</td>
<td>1</td>
<td>15 - 15</td>
<td>CPMn_XE1_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>CPMn_XE1_SHIFT</td>
</tr>
<tr>
<td>BU2</td>
<td>1</td>
<td>16 - 16</td>
<td>CPMn_BU2_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rw</td>
<td>CPMn_BU2_SHIFT</td>
</tr>
<tr>
<td>BL2</td>
<td>1</td>
<td>19 - 19</td>
<td>CPMn_BL2_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rw</td>
<td>CPMn_BL2_SHIFT</td>
</tr>
<tr>
<td>XS2</td>
<td>1</td>
<td>21 - 21</td>
<td>CPMn_XS2_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>CPMn_XS2_SHIFT</td>
</tr>
<tr>
<td>XE2</td>
<td>1</td>
<td>23 - 23</td>
<td>CPMn_XE2_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>CPMn_XE2_SHIFT</td>
</tr>
<tr>
<td>BU3</td>
<td>1</td>
<td>24 - 24</td>
<td>CPMn_BU3_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rw</td>
<td>CPMn_BU3_SHIFT</td>
</tr>
<tr>
<td>BL3</td>
<td>1</td>
<td>27 - 27</td>
<td>CPMn_BL3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rw</td>
<td>CPMn_BL3_SHIFT</td>
</tr>
<tr>
<td>XS3</td>
<td>1</td>
<td>29 - 29</td>
<td>CPMn_XS3_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rw</td>
<td>CPMn_XS3_SHIFT</td>
</tr>
<tr>
<td>XE3</td>
<td>1</td>
<td>31 - 31</td>
<td>CPMn_XE3_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>CPMn_XE3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPMn_MASK</td><td><tt>0xa9a9a9a9</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>writeable</td><td><tt>0xa9a9a9a9</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCTRL">&nbsp;</a>
<h3>CCTRL</h3>
<h3>"Counter Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>CCTRL_ADDR = 0xF7E1FC00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCTRL_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCTRL_t">CCTRL_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CCTRL.bits</b>&nbsp;&quot;Counter Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CM</td>
<td>1</td>
<td>0 - 0</td>
<td>CCTRL_CM_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>CCTRL_CM_SHIFT</td>
</tr>
<tr>
<td>CE</td>
<td>1</td>
<td>1 - 1</td>
<td>CCTRL_CE_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>CCTRL_CE_SHIFT</td>
</tr>
<tr>
<td>M1</td>
<td>3</td>
<td>2 - 4</td>
<td>CCTRL_M1_MASK</td>
<td><tt>0x0000001c</tt></td>
<td>rw</td>
<td>CCTRL_M1_SHIFT</td>
</tr>
<tr>
<td>M2</td>
<td>3</td>
<td>5 - 7</td>
<td>CCTRL_M2_MASK</td>
<td><tt>0x000000e0</tt></td>
<td>rw</td>
<td>CCTRL_M2_SHIFT</td>
</tr>
<tr>
<td>M3</td>
<td>3</td>
<td>8 - 10</td>
<td>CCTRL_M3_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>CCTRL_M3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CCTRL_MASK</td><td><tt>0x000007ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000007ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000007ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CCNT">&nbsp;</a>
<h3>CCNT</h3>
<h3>"CPU Clock Count Register"</h3>

<table>
<tr><td>Address</td><td><tt>CCNT_ADDR = 0xF7E1FC04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CCNT_t">CCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CCNT.bits</b>&nbsp;&quot;CPU Clock Count Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>Count_Value</td>
<td>31</td>
<td>0 - 30</td>
<td>CCNT_Count_Value_MASK</td>
<td><tt>0x7fffffff</tt></td>
<td>rw</td>
<td>CCNT_Count_Value_SHIFT</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>CCNT_SOvf_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>CCNT_SOvf_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CCNT_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ICNT">&nbsp;</a>
<h3>ICNT</h3>
<h3>"Instruction Count Register"</h3>

<table>
<tr><td>Address</td><td><tt>ICNT_ADDR = 0xF7E1FC08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ICNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/i.html#ICNT_t">ICNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ICNT.bits</b>&nbsp;&quot;Instruction Count Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>Count_Value</td>
<td>31</td>
<td>0 - 30</td>
<td>ICNT_Count_Value_MASK</td>
<td><tt>0x7fffffff</tt></td>
<td>rw</td>
<td>ICNT_Count_Value_SHIFT</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>ICNT_SOvf_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>ICNT_SOvf_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ICNT_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="M1CNT">&nbsp;</a>
<h3>M1CNT</h3>
<h3>"Multi-Count Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>M1CNT_ADDR = 0xF7E1FC0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MnCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>M1CNT.bits</b>&nbsp;&quot;Multi-Count Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>Count_Value</td>
<td>31</td>
<td>0 - 30</td>
<td>MnCNT_Count_Value_MASK</td>
<td><tt>0x7fffffff</tt></td>
<td>rw</td>
<td>MnCNT_Count_Value_SHIFT</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>MnCNT_SOvf_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>MnCNT_SOvf_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MnCNT_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="M2CNT">&nbsp;</a>
<h3>M2CNT</h3>
<h3>"Multi-Count Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>M2CNT_ADDR = 0xF7E1FC10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MnCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>M2CNT.bits</b>&nbsp;&quot;Multi-Count Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>Count_Value</td>
<td>31</td>
<td>0 - 30</td>
<td>MnCNT_Count_Value_MASK</td>
<td><tt>0x7fffffff</tt></td>
<td>rw</td>
<td>MnCNT_Count_Value_SHIFT</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>MnCNT_SOvf_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>MnCNT_SOvf_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MnCNT_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="M3CNT">&nbsp;</a>
<h3>M3CNT</h3>
<h3>"Multi-Count Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>M3CNT_ADDR = 0xF7E1FC14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>MnCNT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/m.html#MnCNT_t">MnCNT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>M3CNT.bits</b>&nbsp;&quot;Multi-Count Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>Count_Value</td>
<td>31</td>
<td>0 - 30</td>
<td>MnCNT_Count_Value_MASK</td>
<td><tt>0x7fffffff</tt></td>
<td>rw</td>
<td>MnCNT_Count_Value_SHIFT</td>
</tr>
<tr>
<td>SOvf</td>
<td>1</td>
<td>31 - 31</td>
<td>MnCNT_SOvf_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rw</td>
<td>MnCNT_SOvf_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>MnCNT_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DBGSR">&nbsp;</a>
<h3>DBGSR</h3>
<h3>"Debug Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>DBGSR_ADDR = 0xF7E1FD00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DBGSR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DBGSR_t">DBGSR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DBGSR.bits</b>&nbsp;&quot;Debug Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DE</td>
<td>1</td>
<td>0 - 0</td>
<td>DBGSR_DE_MASK</td>
<td><tt>0x00000001</tt></td>
<td>r</td>
<td>DBGSR_DE_SHIFT</td>
</tr>
<tr>
<td>HALT</td>
<td>2</td>
<td>1 - 2</td>
<td>DBGSR_HALT_MASK</td>
<td><tt>0x00000006</tt></td>
<td>rwh</td>
<td>DBGSR_HALT_SHIFT</td>
</tr>
<tr>
<td>SIH</td>
<td>1</td>
<td>3 - 3</td>
<td>DBGSR_SIH_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>DBGSR_SIH_SHIFT</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>4 - 4</td>
<td>DBGSR_SUSP_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>DBGSR_SUSP_SHIFT</td>
</tr>
<tr>
<td>PREVSUSP</td>
<td>1</td>
<td>6 - 6</td>
<td>DBGSR_PREVSUSP_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>DBGSR_PREVSUSP_SHIFT</td>
</tr>
<tr>
<td>PEVT</td>
<td>1</td>
<td>7 - 7</td>
<td>DBGSR_PEVT_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>DBGSR_PEVT_SHIFT</td>
</tr>
<tr>
<td>EVTSRC</td>
<td>5</td>
<td>8 - 12</td>
<td>DBGSR_EVTSRC_MASK</td>
<td><tt>0x00001f00</tt></td>
<td>rwh</td>
<td>DBGSR_EVTSRC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DBGSR_MASK</td><td><tt>0x00001fdf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00001fdf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00001f16</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00001fde</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="EXEVT">&nbsp;</a>
<h3>EXEVT</h3>
<h3>"External Event Register"</h3>

<table>
<tr><td>Address</td><td><tt>EXEVT_ADDR = 0xF7E1FD08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>EXEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/e.html#EXEVT_t">EXEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>EXEVT.bits</b>&nbsp;&quot;External Event Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>EXEVT_EVTA_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>EXEVT_EVTA_SHIFT</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>EXEVT_BBM_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>EXEVT_BBM_SHIFT</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>EXEVT_BOD_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>EXEVT_BOD_SHIFT</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>EXEVT_SUSP_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>EXEVT_SUSP_SHIFT</td>
</tr>
<tr>
<td>CST</td>
<td>1</td>
<td>6 - 6</td>
<td>EXEVT_CST_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>EXEVT_CST_SHIFT</td>
</tr>
<tr>
<td>CSP</td>
<td>1</td>
<td>7 - 7</td>
<td>EXEVT_CSP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>EXEVT_CSP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>EXEVT_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CREVT">&nbsp;</a>
<h3>CREVT</h3>
<h3>"External Event Register"</h3>

<table>
<tr><td>Address</td><td><tt>CREVT_ADDR = 0xF7E1FD0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CREVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CREVT_t">CREVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CREVT.bits</b>&nbsp;&quot;External Event Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>CREVT_EVTA_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>CREVT_EVTA_SHIFT</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>CREVT_BBM_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>CREVT_BBM_SHIFT</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>CREVT_BOD_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>CREVT_BOD_SHIFT</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>CREVT_SUSP_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>CREVT_SUSP_SHIFT</td>
</tr>
<tr>
<td>CST</td>
<td>1</td>
<td>6 - 6</td>
<td>CREVT_CST_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>CREVT_CST_SHIFT</td>
</tr>
<tr>
<td>CSP</td>
<td>1</td>
<td>7 - 7</td>
<td>CREVT_CSP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>CREVT_CSP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CREVT_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SWEVT">&nbsp;</a>
<h3>SWEVT</h3>
<h3>"External Event Register"</h3>

<table>
<tr><td>Address</td><td><tt>SWEVT_ADDR = 0xF7E1FD10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>SWEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SWEVT_t">SWEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>SWEVT.bits</b>&nbsp;&quot;External Event Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>SWEVT_EVTA_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>SWEVT_EVTA_SHIFT</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>SWEVT_BBM_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>SWEVT_BBM_SHIFT</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>SWEVT_BOD_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>SWEVT_BOD_SHIFT</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>SWEVT_SUSP_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>SWEVT_SUSP_SHIFT</td>
</tr>
<tr>
<td>CST</td>
<td>1</td>
<td>6 - 6</td>
<td>SWEVT_CST_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>SWEVT_CST_SHIFT</td>
</tr>
<tr>
<td>CSP</td>
<td>1</td>
<td>7 - 7</td>
<td>SWEVT_CSP_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>SWEVT_CSP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>SWEVT_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR0EVT">&nbsp;</a>
<h3>TR0EVT</h3>
<h3>"Trigger Event 0 Register"</h3>

<table>
<tr><td>Address</td><td><tt>TR0EVT_ADDR = 0xF7E1FD20</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>TR0EVT.bits</b>&nbsp;&quot;Trigger Event 0 Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>TRnEVT_EVTA_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>TRnEVT_EVTA_SHIFT</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>TRnEVT_BBM_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>TRnEVT_BBM_SHIFT</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>TRnEVT_BOD_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>TRnEVT_BOD_SHIFT</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>TRnEVT_SUSP_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>TRnEVT_SUSP_SHIFT</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>TRnEVT_CNT_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>TRnEVT_CNT_SHIFT</td>
</tr>
<tr>
<td>DLR_LR</td>
<td>1</td>
<td>8 - 8</td>
<td>TRnEVT_DLR_LR_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>TRnEVT_DLR_LR_SHIFT</td>
</tr>
<tr>
<td>DLR_U</td>
<td>1</td>
<td>9 - 9</td>
<td>TRnEVT_DLR_U_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>TRnEVT_DLR_U_SHIFT</td>
</tr>
<tr>
<td>DU_LR</td>
<td>1</td>
<td>10 - 10</td>
<td>TRnEVT_DU_LR_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>TRnEVT_DU_LR_SHIFT</td>
</tr>
<tr>
<td>DU_U</td>
<td>1</td>
<td>11 - 11</td>
<td>TRnEVT_DU_U_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>TRnEVT_DU_U_SHIFT</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>TRnEVT_ASI_EN_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>TRnEVT_ASI_EN_SHIFT</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>TRnEVT_ASI_MASK</td>
<td><tt>0x001f0000</tt></td>
<td>rw</td>
<td>TRnEVT_ASI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>TRnEVT_MASK</td><td><tt>0x001f8fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x001f8fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x001f8fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="TR1EVT">&nbsp;</a>
<h3>TR1EVT</h3>
<h3>"Trigger Event 1 Register"</h3>

<table>
<tr><td>Address</td><td><tt>TR1EVT_ADDR = 0xF7E1FD24</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>TRnEVT_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/t.html#TRnEVT_t">TRnEVT_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>TR1EVT.bits</b>&nbsp;&quot;Trigger Event 1 Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>EVTA</td>
<td>3</td>
<td>0 - 2</td>
<td>TRnEVT_EVTA_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>TRnEVT_EVTA_SHIFT</td>
</tr>
<tr>
<td>BBM</td>
<td>1</td>
<td>3 - 3</td>
<td>TRnEVT_BBM_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>TRnEVT_BBM_SHIFT</td>
</tr>
<tr>
<td>BOD</td>
<td>1</td>
<td>4 - 4</td>
<td>TRnEVT_BOD_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>TRnEVT_BOD_SHIFT</td>
</tr>
<tr>
<td>SUSP</td>
<td>1</td>
<td>5 - 5</td>
<td>TRnEVT_SUSP_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>TRnEVT_SUSP_SHIFT</td>
</tr>
<tr>
<td>CNT</td>
<td>2</td>
<td>6 - 7</td>
<td>TRnEVT_CNT_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>TRnEVT_CNT_SHIFT</td>
</tr>
<tr>
<td>DLR_LR</td>
<td>1</td>
<td>8 - 8</td>
<td>TRnEVT_DLR_LR_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rw</td>
<td>TRnEVT_DLR_LR_SHIFT</td>
</tr>
<tr>
<td>DLR_U</td>
<td>1</td>
<td>9 - 9</td>
<td>TRnEVT_DLR_U_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rw</td>
<td>TRnEVT_DLR_U_SHIFT</td>
</tr>
<tr>
<td>DU_LR</td>
<td>1</td>
<td>10 - 10</td>
<td>TRnEVT_DU_LR_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rw</td>
<td>TRnEVT_DU_LR_SHIFT</td>
</tr>
<tr>
<td>DU_U</td>
<td>1</td>
<td>11 - 11</td>
<td>TRnEVT_DU_U_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>TRnEVT_DU_U_SHIFT</td>
</tr>
<tr>
<td>ASI_EN</td>
<td>1</td>
<td>15 - 15</td>
<td>TRnEVT_ASI_EN_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>TRnEVT_ASI_EN_SHIFT</td>
</tr>
<tr>
<td>ASI</td>
<td>5</td>
<td>16 - 20</td>
<td>TRnEVT_ASI_MASK</td>
<td><tt>0x001f0000</tt></td>
<td>rw</td>
<td>TRnEVT_ASI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>TRnEVT_MASK</td><td><tt>0x001f8fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x001f8fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x001f8fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMS">&nbsp;</a>
<h3>DMS</h3>
<h3>"Debug Monitor Start Address Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMS_ADDR = 0xF7E1FD40</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DMS_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xDE000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMS_t">DMS_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DMS.bits</b>&nbsp;&quot;Debug Monitor Start Address Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DMS_Value</td>
<td>31</td>
<td>1 - 31</td>
<td>DMS_DMS_Value_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>DMS_DMS_Value_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DMS_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DCX">&nbsp;</a>
<h3>DCX</h3>
<h3>"Debug Context Save Area Pointer Register"</h3>

<table>
<tr><td>Address</td><td><tt>DCX_ADDR = 0xF7E1FD44</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DCX_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xDE800000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DCX_t">DCX_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DCX.bits</b>&nbsp;&quot;Debug Context Save Area Pointer Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DCX_Value</td>
<td>28</td>
<td>4 - 31</td>
<td>DCX_DCX_Value_MASK</td>
<td><tt>0xfffffff0</tt></td>
<td>rw</td>
<td>DCX_DCX_Value_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DCX_MASK</td><td><tt>0xfffffff0</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffff0</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffff0</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DBGTCR">&nbsp;</a>
<h3>DBGTCR</h3>
<h3>"Debug Trap Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DBGTCR_ADDR = 0xF7E1FD48</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DBGTCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DBGTCR_t">DBGTCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DBGTCR.bits</b>&nbsp;&quot;Debug Trap Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DTA</td>
<td>1</td>
<td>0 - 0</td>
<td>DBGTCR_DTA_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>DBGTCR_DTA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DBGTCR_MASK</td><td><tt>0x00000001</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000001</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000001</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PCXI">&nbsp;</a>
<h3>PCXI</h3>
<h3>"Previous Context Information Register"</h3>

<table>
<tr><td>Address</td><td><tt>PCXI_ADDR = 0xF7E1FE00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PCXI_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PCXI_t">PCXI_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PCXI.bits</b>&nbsp;&quot;Previous Context Information Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PCXO</td>
<td>16</td>
<td>0 - 15</td>
<td>PCXI_PCXO_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>PCXI_PCXO_SHIFT</td>
</tr>
<tr>
<td>PCXS</td>
<td>4</td>
<td>16 - 19</td>
<td>PCXI_PCXS_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rw</td>
<td>PCXI_PCXS_SHIFT</td>
</tr>
<tr>
<td>UL</td>
<td>1</td>
<td>22 - 22</td>
<td>PCXI_UL_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>PCXI_UL_SHIFT</td>
</tr>
<tr>
<td>PIE</td>
<td>1</td>
<td>23 - 23</td>
<td>PCXI_PIE_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>PCXI_PIE_SHIFT</td>
</tr>
<tr>
<td>PCPN</td>
<td>8</td>
<td>24 - 31</td>
<td>PCXI_PCPN_MASK</td>
<td><tt>0xff000000</tt></td>
<td>rw</td>
<td>PCXI_PCPN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PCXI_MASK</td><td><tt>0xffcfffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffcfffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffcfffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PSW">&nbsp;</a>
<h3>PSW</h3>
<h3>"Program Status Word"</h3>

<table>
<tr><td>Address</td><td><tt>PSW_ADDR = 0xF7E1FE04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PSW_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000B80</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PSW_t">PSW_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PSW.bits</b>&nbsp;&quot;Program Status Word&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CDC</td>
<td>7</td>
<td>0 - 6</td>
<td>PSW_CDC_MASK</td>
<td><tt>0x0000007f</tt></td>
<td>rwh</td>
<td>PSW_CDC_SHIFT</td>
</tr>
<tr>
<td>CDE</td>
<td>1</td>
<td>7 - 7</td>
<td>PSW_CDE_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>PSW_CDE_SHIFT</td>
</tr>
<tr>
<td>GW</td>
<td>1</td>
<td>8 - 8</td>
<td>PSW_GW_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>PSW_GW_SHIFT</td>
</tr>
<tr>
<td>IS</td>
<td>1</td>
<td>9 - 9</td>
<td>PSW_IS_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>PSW_IS_SHIFT</td>
</tr>
<tr>
<td>IO</td>
<td>2</td>
<td>10 - 11</td>
<td>PSW_IO_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rwh</td>
<td>PSW_IO_SHIFT</td>
</tr>
<tr>
<td>PRS</td>
<td>2</td>
<td>12 - 13</td>
<td>PSW_PRS_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rwh</td>
<td>PSW_PRS_SHIFT</td>
</tr>
<tr>
<td>SAV</td>
<td>1</td>
<td>27 - 27</td>
<td>PSW_SAV_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rh</td>
<td>PSW_SAV_SHIFT</td>
</tr>
<tr>
<td>AV</td>
<td>1</td>
<td>28 - 28</td>
<td>PSW_AV_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rwh</td>
<td>PSW_AV_SHIFT</td>
</tr>
<tr>
<td>SV</td>
<td>1</td>
<td>29 - 29</td>
<td>PSW_SV_MASK</td>
<td><tt>0x20000000</tt></td>
<td>rwh</td>
<td>PSW_SV_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>30 - 30</td>
<td>PSW_V_MASK</td>
<td><tt>0x40000000</tt></td>
<td>rwh</td>
<td>PSW_V_SHIFT</td>
</tr>
<tr>
<td>C</td>
<td>1</td>
<td>31 - 31</td>
<td>PSW_C_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rwh</td>
<td>PSW_C_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PSW_MASK</td><td><tt>0xf8003fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xf8003fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xf0003fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0xf8003fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PC">&nbsp;</a>
<h3>PC</h3>
<h3>"Program Counter"</h3>

<table>
<tr><td>Address</td><td><tt>PC_ADDR = 0xF7E1FE08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PC_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PC_t">PC_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PC.bits</b>&nbsp;&quot;Program Counter&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PC</td>
<td>31</td>
<td>1 - 31</td>
<td>PC_PC_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>r</td>
<td>PC_PC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PC_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="SYSCON">&nbsp;</a>
<h3>SYSCON</h3>
<h3>"System Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>SYSCON_ADDR = 0xF7E1FE14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>SYSCON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/s.html#SYSCON_t">SYSCON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>SYSCON.bits</b>&nbsp;&quot;System Configuration Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FCDSF</td>
<td>1</td>
<td>0 - 0</td>
<td>SYSCON_FCDSF_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>SYSCON_FCDSF_SHIFT</td>
</tr>
<tr>
<td>PROTEN</td>
<td>1</td>
<td>1 - 1</td>
<td>SYSCON_PROTEN_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>SYSCON_PROTEN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>SYSCON_MASK</td><td><tt>0x00000003</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000001</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="CPU_ID">&nbsp;</a>
<h3>CPU_ID</h3>
<h3>"CPU Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>CPU_ID_ADDR = 0xF7E1FE18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>CPU_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x000AC006</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/c.html#CPU_ID_t">CPU_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>CPU_ID.bits</b>&nbsp;&quot;CPU Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>CPU_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>CPU_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_32B</td>
<td>8</td>
<td>8 - 15</td>
<td>CPU_ID_MOD_32B_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rh</td>
<td>CPU_ID_MOD_32B_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>16</td>
<td>16 - 31</td>
<td>CPU_ID_MOD_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rh</td>
<td>CPU_ID_MOD_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>CPU_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="BIV">&nbsp;</a>
<h3>BIV</h3>
<h3>"Base Interrupt Vector Table Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>BIV_ADDR = 0xF7E1FE20</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>BIV_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/b.html#BIV_t">BIV_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>BIV.bits</b>&nbsp;&quot;Base Interrupt Vector Table Pointer&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BIV</td>
<td>31</td>
<td>1 - 31</td>
<td>BIV_BIV_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>BIV_BIV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>BIV_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="BTV">&nbsp;</a>
<h3>BTV</h3>
<h3>"Base Trap Vector Table Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>BTV_ADDR = 0xF7E1FE24</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>BTV_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xA0000100</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/b.html#BTV_t">BTV_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>BTV.bits</b>&nbsp;&quot;Base Trap Vector Table Pointer&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BTV</td>
<td>31</td>
<td>1 - 31</td>
<td>BTV_BTV_MASK</td>
<td><tt>0xfffffffe</tt></td>
<td>rw</td>
<td>BTV_BTV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>BTV_MASK</td><td><tt>0xfffffffe</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>writeable</td><td><tt>0xfffffffe</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ISP">&nbsp;</a>
<h3>ISP</h3>
<h3>"Interrupt Stack Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>ISP_ADDR = 0xF7E1FE28</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ISP_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000100</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/i.html#ISP_t">ISP_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ISP.bits</b>&nbsp;&quot;Interrupt Stack Pointer&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ISP</td>
<td>32</td>
<td>0 - 31</td>
<td>ISP_ISP_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>ISP_ISP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ISP_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ICR">&nbsp;</a>
<h3>ICR</h3>
<h3>"Interrupt Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ICR_ADDR = 0xF7E1FE2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ICR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/i.html#ICR_t">ICR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ICR.bits</b>&nbsp;&quot;Interrupt Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CCPN</td>
<td>8</td>
<td>0 - 7</td>
<td>ICR_CCPN_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rwh</td>
<td>ICR_CCPN_SHIFT</td>
</tr>
<tr>
<td>IE</td>
<td>1</td>
<td>8 - 8</td>
<td>ICR_IE_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ICR_IE_SHIFT</td>
</tr>
<tr>
<td>PIPN</td>
<td>8</td>
<td>16 - 23</td>
<td>ICR_PIPN_MASK</td>
<td><tt>0x00ff0000</tt></td>
<td>rh</td>
<td>ICR_PIPN_SHIFT</td>
</tr>
<tr>
<td>CARBCYC</td>
<td>2</td>
<td>24 - 25</td>
<td>ICR_CARBCYC_MASK</td>
<td><tt>0x03000000</tt></td>
<td>rw</td>
<td>ICR_CARBCYC_SHIFT</td>
</tr>
<tr>
<td>CONECYC</td>
<td>1</td>
<td>26 - 26</td>
<td>ICR_CONECYC_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rw</td>
<td>ICR_CONECYC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ICR_MASK</td><td><tt>0x07ff01ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x07ff01ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x070001ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00ff01ff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="FCX">&nbsp;</a>
<h3>FCX</h3>
<h3>"Free CSA List Head Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>FCX_ADDR = 0xF7E1FE38</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>FCX_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/f.html#FCX_t">FCX_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>FCX.bits</b>&nbsp;&quot;Free CSA List Head Pointer&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FCXO</td>
<td>16</td>
<td>0 - 15</td>
<td>FCX_FCXO_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>FCX_FCXO_SHIFT</td>
</tr>
<tr>
<td>FCXS</td>
<td>4</td>
<td>16 - 19</td>
<td>FCX_FCXS_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rw</td>
<td>FCX_FCXS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>FCX_MASK</td><td><tt>0x000fffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000fffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="LCX">&nbsp;</a>
<h3>LCX</h3>
<h3>"Free CSA List Limit Pointer"</h3>

<table>
<tr><td>Address</td><td><tt>LCX_ADDR = 0xF7E1FE3C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>LCX_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/l.html#LCX_t">LCX_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>LCX.bits</b>&nbsp;&quot;Free CSA List Limit Pointer&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LCXO</td>
<td>16</td>
<td>0 - 15</td>
<td>LCX_LCXO_MASK</td>
<td><tt>0x0000ffff</tt></td>
<td>rw</td>
<td>LCX_LCXO_SHIFT</td>
</tr>
<tr>
<td>LCXS</td>
<td>4</td>
<td>16 - 19</td>
<td>LCX_LCXS_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rw</td>
<td>LCX_LCXS_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>LCX_MASK</td><td><tt>0x000fffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000fffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D0">&nbsp;</a>
<h3>D0</h3>
<h3>"Data Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>D0_ADDR = 0xF7E1FF00</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D0.bits</b>&nbsp;&quot;Data Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D1">&nbsp;</a>
<h3>D1</h3>
<h3>"Data Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>D1_ADDR = 0xF7E1FF04</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D1.bits</b>&nbsp;&quot;Data Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D2">&nbsp;</a>
<h3>D2</h3>
<h3>"Data Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>D2_ADDR = 0xF7E1FF08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D2.bits</b>&nbsp;&quot;Data Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D3">&nbsp;</a>
<h3>D3</h3>
<h3>"Data Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>D3_ADDR = 0xF7E1FF0C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D3.bits</b>&nbsp;&quot;Data Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D4">&nbsp;</a>
<h3>D4</h3>
<h3>"Data Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>D4_ADDR = 0xF7E1FF10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D4.bits</b>&nbsp;&quot;Data Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D5">&nbsp;</a>
<h3>D5</h3>
<h3>"Data Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>D5_ADDR = 0xF7E1FF14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D5.bits</b>&nbsp;&quot;Data Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D6">&nbsp;</a>
<h3>D6</h3>
<h3>"Data Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>D6_ADDR = 0xF7E1FF18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D6.bits</b>&nbsp;&quot;Data Register 6&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D7">&nbsp;</a>
<h3>D7</h3>
<h3>"Data Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>D7_ADDR = 0xF7E1FF1C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D7.bits</b>&nbsp;&quot;Data Register 7&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D8">&nbsp;</a>
<h3>D8</h3>
<h3>"Data Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>D8_ADDR = 0xF7E1FF20</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D8.bits</b>&nbsp;&quot;Data Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D9">&nbsp;</a>
<h3>D9</h3>
<h3>"Data Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>D9_ADDR = 0xF7E1FF24</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D9.bits</b>&nbsp;&quot;Data Register 9&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D10">&nbsp;</a>
<h3>D10</h3>
<h3>"Data Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>D10_ADDR = 0xF7E1FF28</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D10.bits</b>&nbsp;&quot;Data Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D11">&nbsp;</a>
<h3>D11</h3>
<h3>"Data Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>D11_ADDR = 0xF7E1FF2C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D11.bits</b>&nbsp;&quot;Data Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D12">&nbsp;</a>
<h3>D12</h3>
<h3>"Data Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>D12_ADDR = 0xF7E1FF30</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D12.bits</b>&nbsp;&quot;Data Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D13">&nbsp;</a>
<h3>D13</h3>
<h3>"Data Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>D13_ADDR = 0xF7E1FF34</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D13.bits</b>&nbsp;&quot;Data Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D14">&nbsp;</a>
<h3>D14</h3>
<h3>"Data Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>D14_ADDR = 0xF7E1FF38</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D14.bits</b>&nbsp;&quot;Data Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="D15">&nbsp;</a>
<h3>D15</h3>
<h3>"Data Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>D15_ADDR = 0xF7E1FF3C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>Dn_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#Dn_t">Dn_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>D15.bits</b>&nbsp;&quot;Data Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DATA</td>
<td>32</td>
<td>0 - 31</td>
<td>Dn_DATA_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>Dn_DATA_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>Dn_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A0">&nbsp;</a>
<h3>A0</h3>
<h3>"Address Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>A0_ADDR = 0xF7E1FF80</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A0.bits</b>&nbsp;&quot;Address Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A1">&nbsp;</a>
<h3>A1</h3>
<h3>"Address Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>A1_ADDR = 0xF7E1FF84</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A1.bits</b>&nbsp;&quot;Address Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A2">&nbsp;</a>
<h3>A2</h3>
<h3>"Address Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>A2_ADDR = 0xF7E1FF88</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A2.bits</b>&nbsp;&quot;Address Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A3">&nbsp;</a>
<h3>A3</h3>
<h3>"Address Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>A3_ADDR = 0xF7E1FF8C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A3.bits</b>&nbsp;&quot;Address Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A4">&nbsp;</a>
<h3>A4</h3>
<h3>"Address Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>A4_ADDR = 0xF7E1FF90</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A4.bits</b>&nbsp;&quot;Address Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A5">&nbsp;</a>
<h3>A5</h3>
<h3>"Address Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>A5_ADDR = 0xF7E1FF94</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A5.bits</b>&nbsp;&quot;Address Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A6">&nbsp;</a>
<h3>A6</h3>
<h3>"Address Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>A6_ADDR = 0xF7E1FF98</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A6.bits</b>&nbsp;&quot;Address Register 6&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A7">&nbsp;</a>
<h3>A7</h3>
<h3>"Address Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>A7_ADDR = 0xF7E1FF9C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A7.bits</b>&nbsp;&quot;Address Register 7&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A8">&nbsp;</a>
<h3>A8</h3>
<h3>"Address Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>A8_ADDR = 0xF7E1FFA0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A8.bits</b>&nbsp;&quot;Address Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A9">&nbsp;</a>
<h3>A9</h3>
<h3>"Address Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>A9_ADDR = 0xF7E1FFA4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A9.bits</b>&nbsp;&quot;Address Register 9&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A10">&nbsp;</a>
<h3>A10</h3>
<h3>"Address Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>A10_ADDR = 0xF7E1FFA8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A10.bits</b>&nbsp;&quot;Address Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A11">&nbsp;</a>
<h3>A11</h3>
<h3>"Address Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>A11_ADDR = 0xF7E1FFAC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A11.bits</b>&nbsp;&quot;Address Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A12">&nbsp;</a>
<h3>A12</h3>
<h3>"Address Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>A12_ADDR = 0xF7E1FFB0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A12.bits</b>&nbsp;&quot;Address Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A13">&nbsp;</a>
<h3>A13</h3>
<h3>"Address Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>A13_ADDR = 0xF7E1FFB4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A13.bits</b>&nbsp;&quot;Address Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A14">&nbsp;</a>
<h3>A14</h3>
<h3>"Address Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>A14_ADDR = 0xF7E1FFB8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A14.bits</b>&nbsp;&quot;Address Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="A15">&nbsp;</a>
<h3>A15</h3>
<h3>"Address Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>A15_ADDR = 0xF7E1FFBC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>An_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0xXXXXXXXX</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#An_t">An_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>A15.bits</b>&nbsp;&quot;Address Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ADDR</td>
<td>32</td>
<td>0 - 31</td>
<td>An_ADDR_MASK</td>
<td><tt>0xffffffff</tt></td>
<td>rw</td>
<td>An_ADDR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>An_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMI_ID">&nbsp;</a>
<h3>DMI_ID</h3>
<h3>"DMI Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMI_ID_ADDR = 0xF87FFC08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DMI_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x0008C005</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMI_ID_t">DMI_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DMI_ID.bits</b>&nbsp;&quot;DMI Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>DMI_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>DMI_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_32B</td>
<td>8</td>
<td>8 - 15</td>
<td>DMI_ID_MOD_32B_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rh</td>
<td>DMI_ID_MOD_32B_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>16</td>
<td>16 - 31</td>
<td>DMI_ID_MOD_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rh</td>
<td>DMI_ID_MOD_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DMI_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMI_CON">&nbsp;</a>
<h3>DMI_CON</h3>
<h3>"DMI Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMI_CON_ADDR = 0xF87FFC10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DMI_CON_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x08000802</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMI_CON_t">DMI_CON_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DMI_CON.bits</b>&nbsp;&quot;DMI Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DC_SZ_AV</td>
<td>4</td>
<td>0 - 3</td>
<td>DMI_CON_DC_SZ_AV_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>DMI_CON_DC_SZ_AV_SHIFT</td>
</tr>
<tr>
<td>DMEM_SZ_AV</td>
<td>12</td>
<td>4 - 15</td>
<td>DMI_CON_DMEM_SZ_AV_MASK</td>
<td><tt>0x0000fff0</tt></td>
<td>rh</td>
<td>DMI_CON_DMEM_SZ_AV_SHIFT</td>
</tr>
<tr>
<td>DC_SZ_CFG</td>
<td>4</td>
<td>16 - 19</td>
<td>DMI_CON_DC_SZ_CFG_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rwh</td>
<td>DMI_CON_DC_SZ_CFG_SHIFT</td>
</tr>
<tr>
<td>DMEM_SZ_CFG</td>
<td>12</td>
<td>20 - 31</td>
<td>DMI_CON_DMEM_SZ_CFG_MASK</td>
<td><tt>0xfff00000</tt></td>
<td>rwh</td>
<td>DMI_CON_DMEM_SZ_CFG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DMI_CON_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffff0000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMI_STR">&nbsp;</a>
<h3>DMI_STR</h3>
<h3>"DMI Synchronous Trap Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMI_STR_ADDR = 0xF87FFC18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DMI_STR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMI_STR_t">DMI_STR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DMI_STR.bits</b>&nbsp;&quot;DMI Synchronous Trap Flag Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>LRESTF</td>
<td>1</td>
<td>0 - 0</td>
<td>DMI_STR_LRESTF_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>DMI_STR_LRESTF_SHIFT</td>
</tr>
<tr>
<td>LBESTF</td>
<td>1</td>
<td>2 - 2</td>
<td>DMI_STR_LBESTF_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>DMI_STR_LBESTF_SHIFT</td>
</tr>
<tr>
<td>CRLESTF</td>
<td>1</td>
<td>6 - 6</td>
<td>DMI_STR_CRLESTF_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>DMI_STR_CRLESTF_SHIFT</td>
</tr>
<tr>
<td>CWLESTF</td>
<td>1</td>
<td>8 - 8</td>
<td>DMI_STR_CWLESTF_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>DMI_STR_CWLESTF_SHIFT</td>
</tr>
<tr>
<td>LMESTF</td>
<td>1</td>
<td>14 - 14</td>
<td>DMI_STR_LMESTF_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>DMI_STR_LMESTF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DMI_STR_MASK</td><td><tt>0x00004145</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00004145</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00004145</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="DMI_ATR">&nbsp;</a>
<h3>DMI_ATR</h3>
<h3>"DMI Asynchronous Trap Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>DMI_ATR_ADDR = 0xF87FFC20</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>DMI_ATR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/d.html#DMI_ATR_t">DMI_ATR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>DMI_ATR.bits</b>&nbsp;&quot;DMI Asynchronous Trap Flag Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SREATF</td>
<td>1</td>
<td>1 - 1</td>
<td>DMI_ATR_SREATF_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>DMI_ATR_SREATF_SHIFT</td>
</tr>
<tr>
<td>SBEATF</td>
<td>1</td>
<td>3 - 3</td>
<td>DMI_ATR_SBEATF_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rh</td>
<td>DMI_ATR_SBEATF_SHIFT</td>
</tr>
<tr>
<td>CRSEATF</td>
<td>1</td>
<td>7 - 7</td>
<td>DMI_ATR_CRSEATF_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>DMI_ATR_CRSEATF_SHIFT</td>
</tr>
<tr>
<td>CWSEATF</td>
<td>1</td>
<td>9 - 9</td>
<td>DMI_ATR_CWSEATF_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rh</td>
<td>DMI_ATR_CWSEATF_SHIFT</td>
</tr>
<tr>
<td>CFEATF</td>
<td>1</td>
<td>10 - 10</td>
<td>DMI_ATR_CFEATF_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>DMI_ATR_CFEATF_SHIFT</td>
</tr>
<tr>
<td>CMEATF</td>
<td>1</td>
<td>11 - 11</td>
<td>DMI_ATR_CMEATF_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rh</td>
<td>DMI_ATR_CMEATF_SHIFT</td>
</tr>
<tr>
<td>SMEATF</td>
<td>1</td>
<td>15 - 15</td>
<td>DMI_ATR_SMEATF_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>DMI_ATR_SMEATF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>DMI_ATR_MASK</td><td><tt>0x00008e8a</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00008e8a</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008e8a</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PMI_ID">&nbsp;</a>
<h3>PMI_ID</h3>
<h3>"PMI Identification Register"</h3>

<table>
<tr><td>Address</td><td><tt>PMI_ID_ADDR = 0xF87FFD08</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMI_ID_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x000BC005</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMI_ID_t">PMI_ID_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PMI_ID.bits</b>&nbsp;&quot;PMI Identification Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MOD_REV</td>
<td>8</td>
<td>0 - 7</td>
<td>PMI_ID_MOD_REV_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rh</td>
<td>PMI_ID_MOD_REV_SHIFT</td>
</tr>
<tr>
<td>MOD_32B</td>
<td>8</td>
<td>8 - 15</td>
<td>PMI_ID_MOD_32B_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rh</td>
<td>PMI_ID_MOD_32B_SHIFT</td>
</tr>
<tr>
<td>MOD</td>
<td>16</td>
<td>16 - 31</td>
<td>PMI_ID_MOD_MASK</td>
<td><tt>0xffff0000</tt></td>
<td>rh</td>
<td>PMI_ID_MOD_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PMI_ID_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PMI_CON0">&nbsp;</a>
<h3>PMI_CON0</h3>
<h3>"PMI Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>PMI_CON0_ADDR = 0xF87FFD10</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMI_CON0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000002</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMI_CON0_t">PMI_CON0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PMI_CON0.bits</b>&nbsp;&quot;PMI Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PCBYP</td>
<td>1</td>
<td>1 - 1</td>
<td>PMI_CON0_PCBYP_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>PMI_CON0_PCBYP_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PMI_CON0_MASK</td><td><tt>0x00000002</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000002</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000002</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PMI_CON1">&nbsp;</a>
<h3>PMI_CON1</h3>
<h3>"PMI Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>PMI_CON1_ADDR = 0xF87FFD14</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMI_CON1_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMI_CON1_t">PMI_CON1_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PMI_CON1.bits</b>&nbsp;&quot;PMI Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PCINV</td>
<td>1</td>
<td>0 - 0</td>
<td>PMI_CON1_PCINV_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>PMI_CON1_PCINV_SHIFT</td>
</tr>
<tr>
<td>PBINV</td>
<td>1</td>
<td>1 - 1</td>
<td>PMI_CON1_PBINV_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>PMI_CON1_PBINV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PMI_CON1_MASK</td><td><tt>0x00000003</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000003</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000001</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PMI_CON2">&nbsp;</a>
<h3>PMI_CON2</h3>
<h3>"PMI Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>PMI_CON2_ADDR = 0xF87FFD18</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMI_CON2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x02800284</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMI_CON2_t">PMI_CON2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PMI_CON2.bits</b>&nbsp;&quot;PMI Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PC_SZ_AV</td>
<td>4</td>
<td>0 - 3</td>
<td>PMI_CON2_PC_SZ_AV_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>PMI_CON2_PC_SZ_AV_SHIFT</td>
</tr>
<tr>
<td>PMEM_SZ_AV</td>
<td>12</td>
<td>4 - 15</td>
<td>PMI_CON2_PMEM_SZ_AV_MASK</td>
<td><tt>0x0000fff0</tt></td>
<td>rh</td>
<td>PMI_CON2_PMEM_SZ_AV_SHIFT</td>
</tr>
<tr>
<td>PC_SZ_CFG</td>
<td>4</td>
<td>16 - 19</td>
<td>PMI_CON2_PC_SZ_CFG_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rwh</td>
<td>PMI_CON2_PC_SZ_CFG_SHIFT</td>
</tr>
<tr>
<td>PMEM_SZ_CFG</td>
<td>12</td>
<td>20 - 31</td>
<td>PMI_CON2_PMEM_SZ_CFG_MASK</td>
<td><tt>0xfff00000</tt></td>
<td>rwh</td>
<td>PMI_CON2_PMEM_SZ_CFG_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PMI_CON2_MASK</td><td><tt>0xffffffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xffffffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0xffff0000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xffffffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="PMI_STR">&nbsp;</a>
<h3>PMI_STR</h3>
<h3>"PMI Synchronous Trap Register"</h3>

<table>
<tr><td>Address</td><td><tt>PMI_STR_ADDR = 0xF87FFD20</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>PMI_STR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/p.html#PMI_STR_t">PMI_STR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>PMI_STR.bits</b>&nbsp;&quot;PMI Synchronous Trap Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FRESTF</td>
<td>1</td>
<td>0 - 0</td>
<td>PMI_STR_FRESTF_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>PMI_STR_FRESTF_SHIFT</td>
</tr>
<tr>
<td>FBESTF</td>
<td>1</td>
<td>2 - 2</td>
<td>PMI_STR_FBESTF_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>PMI_STR_FBESTF_SHIFT</td>
</tr>
<tr>
<td>FPESTF</td>
<td>1</td>
<td>12 - 12</td>
<td>PMI_STR_FPESTF_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rh</td>
<td>PMI_STR_FPESTF_SHIFT</td>
</tr>
<tr>
<td>FMESTF</td>
<td>1</td>
<td>14 - 14</td>
<td>PMI_STR_FMESTF_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rh</td>
<td>PMI_STR_FMESTF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>PMI_STR_MASK</td><td><tt>0x00005005</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00005005</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00005005</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


