11:46:04 INFO  : Registering command handlers for SDK TCF services
11:46:05 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/temp_xsdb_launch_script.tcl
11:46:07 INFO  : XSCT server has started successfully.
11:46:07 INFO  : Successfully done setting XSCT server connection channel  
11:46:07 INFO  : Successfully done setting SDK workspace  
11:46:07 INFO  : Processing command line option -hwspec /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper.hdf.
11:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:46:58 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
11:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:49:52 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
11:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:50:00 INFO  : 'jtag frequency' command is executed.
11:50:00 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:50:00 INFO  : Context for 'APU' is selected.
11:50:00 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
11:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:00 INFO  : Context for 'APU' is selected.
11:50:00 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
11:50:01 INFO  : 'psu_init' command is executed.
11:50:02 INFO  : 'after 1000' command is executed.
11:50:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:50:03 INFO  : 'after 1000' command is executed.
11:50:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:50:03 INFO  : 'catch {psu_protection}' command is executed.
11:50:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:50:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:50:04 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:50:04 INFO  : 'con' command is executed.
11:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:50:04 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
11:50:22 INFO  : Disconnected from the channel tcfchan#1.
11:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:27 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:50:27 INFO  : 'jtag frequency' command is executed.
11:50:27 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:50:27 INFO  : Context for 'APU' is selected.
11:50:28 INFO  : System reset is completed.
11:50:31 INFO  : 'after 3000' command is executed.
11:50:31 INFO  : Context for 'APU' is selected.
11:50:31 INFO  : Cleared APU and A53 resets
11:50:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:50:34 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
11:50:34 INFO  : Context for 'APU' is selected.
11:50:34 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
11:50:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:34 INFO  : Context for 'APU' is selected.
11:50:34 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
11:50:35 INFO  : 'psu_init' command is executed.
11:50:36 INFO  : 'after 1000' command is executed.
11:50:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:50:37 INFO  : 'after 1000' command is executed.
11:50:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:50:37 INFO  : 'catch {psu_protection}' command is executed.
11:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:50:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:50:37 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:50:37 INFO  : 'con' command is executed.
11:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:50:37 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
11:56:02 INFO  : Disconnected from the channel tcfchan#2.
11:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:56:07 INFO  : 'jtag frequency' command is executed.
11:56:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:56:07 INFO  : Context for 'APU' is selected.
11:56:08 INFO  : System reset is completed.
11:56:11 INFO  : 'after 3000' command is executed.
11:56:11 INFO  : Context for 'APU' is selected.
11:56:11 INFO  : Cleared APU and A53 resets
11:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:56:14 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
11:56:14 INFO  : Context for 'APU' is selected.
11:56:14 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
11:56:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:14 INFO  : Context for 'APU' is selected.
11:56:14 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
11:56:15 INFO  : 'psu_init' command is executed.
11:56:16 INFO  : 'after 1000' command is executed.
11:56:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:56:17 INFO  : 'after 1000' command is executed.
11:56:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:56:17 INFO  : 'catch {psu_protection}' command is executed.
11:56:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:56:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:56:18 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:56:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:56:18 INFO  : 'con' command is executed.
11:56:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:56:18 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
11:58:04 INFO  : Disconnected from the channel tcfchan#3.
11:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
11:58:09 INFO  : 'jtag frequency' command is executed.
11:58:09 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
11:58:09 INFO  : Context for 'APU' is selected.
11:58:10 INFO  : System reset is completed.
11:58:13 INFO  : 'after 3000' command is executed.
11:58:13 INFO  : Context for 'APU' is selected.
11:58:13 INFO  : Cleared APU and A53 resets
11:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
11:58:16 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
11:58:16 INFO  : Context for 'APU' is selected.
11:58:16 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
11:58:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:16 INFO  : Context for 'APU' is selected.
11:58:16 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
11:58:17 INFO  : 'psu_init' command is executed.
11:58:18 INFO  : 'after 1000' command is executed.
11:58:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
11:58:19 INFO  : 'after 1000' command is executed.
11:58:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
11:58:19 INFO  : 'catch {psu_protection}' command is executed.
11:58:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:58:20 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:58:20 INFO  : 'con' command is executed.
11:58:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

11:58:20 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:00:16 INFO  : Disconnected from the channel tcfchan#4.
12:00:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:00:21 INFO  : 'jtag frequency' command is executed.
12:00:21 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:00:21 INFO  : Context for 'APU' is selected.
12:00:21 INFO  : System reset is completed.
12:00:24 INFO  : 'after 3000' command is executed.
12:00:24 INFO  : Context for 'APU' is selected.
12:00:25 INFO  : Cleared APU and A53 resets
12:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:00:28 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
12:00:28 INFO  : Context for 'APU' is selected.
12:00:28 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:28 INFO  : Context for 'APU' is selected.
12:00:28 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:00:29 INFO  : 'psu_init' command is executed.
12:00:30 INFO  : 'after 1000' command is executed.
12:00:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:00:31 INFO  : 'after 1000' command is executed.
12:00:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:00:31 INFO  : 'catch {psu_protection}' command is executed.
12:00:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:00:31 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:00:31 INFO  : 'con' command is executed.
12:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:00:31 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:00:49 INFO  : Disconnected from the channel tcfchan#5.
12:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:00:54 INFO  : 'jtag frequency' command is executed.
12:00:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:00:54 INFO  : Context for 'APU' is selected.
12:00:55 INFO  : System reset is completed.
12:00:58 INFO  : 'after 3000' command is executed.
12:00:58 INFO  : Context for 'APU' is selected.
12:00:58 INFO  : Cleared APU and A53 resets
12:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:01:01 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
12:01:01 INFO  : Context for 'APU' is selected.
12:01:01 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:01 INFO  : Context for 'APU' is selected.
12:01:01 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:01:02 INFO  : 'psu_init' command is executed.
12:01:03 INFO  : 'after 1000' command is executed.
12:01:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:01:04 INFO  : 'after 1000' command is executed.
12:01:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:01:04 INFO  : 'catch {psu_protection}' command is executed.
12:01:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:01:04 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:01:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:05 INFO  : 'con' command is executed.
12:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:01:05 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:01:28 INFO  : Disconnected from the channel tcfchan#6.
12:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:01:33 INFO  : 'jtag frequency' command is executed.
12:01:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:01:33 INFO  : Context for 'APU' is selected.
12:01:33 INFO  : System reset is completed.
12:01:36 INFO  : 'after 3000' command is executed.
12:01:36 INFO  : Context for 'APU' is selected.
12:01:37 INFO  : Cleared APU and A53 resets
12:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:01:40 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
12:01:40 INFO  : Context for 'APU' is selected.
12:01:40 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:40 INFO  : Context for 'APU' is selected.
12:01:40 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:01:41 INFO  : 'psu_init' command is executed.
12:01:42 INFO  : 'after 1000' command is executed.
12:01:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:01:43 INFO  : 'after 1000' command is executed.
12:01:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:01:43 INFO  : 'catch {psu_protection}' command is executed.
12:01:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:01:43 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:43 INFO  : 'con' command is executed.
12:01:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:01:43 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:02:02 INFO  : Disconnected from the channel tcfchan#7.
12:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:02:07 INFO  : 'jtag frequency' command is executed.
12:02:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:02:07 INFO  : Context for 'APU' is selected.
12:02:08 INFO  : System reset is completed.
12:02:11 INFO  : 'after 3000' command is executed.
12:02:11 INFO  : Context for 'APU' is selected.
12:02:11 INFO  : Cleared APU and A53 resets
12:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:02:14 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
12:02:14 INFO  : Context for 'APU' is selected.
12:02:14 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:14 INFO  : Context for 'APU' is selected.
12:02:14 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:02:15 INFO  : 'psu_init' command is executed.
12:02:16 INFO  : 'after 1000' command is executed.
12:02:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:02:17 INFO  : 'after 1000' command is executed.
12:02:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:02:17 INFO  : 'catch {psu_protection}' command is executed.
12:02:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:02:17 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:02:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:17 INFO  : 'con' command is executed.
12:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:02:17 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:06:29 INFO  : Disconnected from the channel tcfchan#8.
12:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:34 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:06:34 INFO  : 'jtag frequency' command is executed.
12:06:34 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:06:34 INFO  : Context for 'APU' is selected.
12:06:35 INFO  : System reset is completed.
12:06:38 INFO  : 'after 3000' command is executed.
12:06:38 INFO  : Context for 'APU' is selected.
12:06:38 INFO  : Cleared APU and A53 resets
12:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:06:41 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit"
12:06:42 INFO  : Context for 'APU' is selected.
12:06:42 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:06:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:42 INFO  : Context for 'APU' is selected.
12:06:42 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:06:42 INFO  : 'psu_init' command is executed.
12:06:43 INFO  : 'after 1000' command is executed.
12:06:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:06:44 INFO  : 'after 1000' command is executed.
12:06:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:06:44 INFO  : 'catch {psu_protection}' command is executed.
12:06:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:45 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/u96_pr_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:45 INFO  : 'con' command is executed.
12:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:06:45 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:36:21 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/main.bit"
12:36:28 INFO  : Disconnected from the channel tcfchan#9.
12:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:36:33 INFO  : 'jtag frequency' command is executed.
12:36:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:36:33 INFO  : Context for 'APU' is selected.
12:36:33 ERROR : Execution context is running
12:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
----------------End of Script----------------

12:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:36:42 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/main.bit"
12:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:36:46 INFO  : 'jtag frequency' command is executed.
12:36:46 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:36:46 INFO  : Context for 'APU' is selected.
12:36:46 INFO  : Cleared APU and A53 resets
12:36:46 INFO  : Context for 'APU' is selected.
12:36:47 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:47 INFO  : Context for 'APU' is selected.
12:36:47 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:37:10 ERROR : Memory read error at 0xFD080030. Invalid DAP IDCODE. Invalid DAP ACK value: 4
12:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

12:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:37:24 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/main.bit"
12:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:29 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:37:29 INFO  : 'jtag frequency' command is executed.
12:37:29 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:37:29 INFO  : Context for 'APU' is selected.
12:37:29 INFO  : Cleared APU and A53 resets
12:37:29 INFO  : Context for 'APU' is selected.
12:37:29 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:29 INFO  : Context for 'APU' is selected.
12:37:29 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:37:30 INFO  : 'psu_init' command is executed.
12:37:31 INFO  : 'after 1000' command is executed.
12:37:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:37:32 INFO  : 'after 1000' command is executed.
12:37:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:37:32 INFO  : 'catch {psu_protection}' command is executed.
12:37:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:37:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:37:32 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:37:32 INFO  : 'con' command is executed.
12:37:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:37:32 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:49:12 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/main.bit"
12:49:17 INFO  : Disconnected from the channel tcfchan#10.
12:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:49:22 INFO  : 'jtag frequency' command is executed.
12:49:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:49:22 INFO  : Context for 'APU' is selected.
12:49:22 ERROR : Execution context is running
12:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
----------------End of Script----------------

12:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
12:49:35 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_201/config/main.bit"
12:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:39 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:49:40 INFO  : 'jtag frequency' command is executed.
12:49:40 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
12:49:40 INFO  : Context for 'APU' is selected.
12:49:40 INFO  : Cleared APU and A53 resets
12:49:40 INFO  : Context for 'APU' is selected.
12:49:40 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
12:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:40 INFO  : Context for 'APU' is selected.
12:49:40 INFO  : Sourcing of '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
12:49:41 INFO  : 'psu_init' command is executed.
12:49:42 INFO  : 'after 1000' command is executed.
12:49:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:49:43 INFO  : 'after 1000' command is executed.
12:49:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:49:43 INFO  : 'catch {psu_protection}' command is executed.
12:49:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:43 INFO  : The application '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:43 INFO  : 'con' command is executed.
12:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

12:49:43 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/config/u96_pr/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
12:57:22 INFO  : Disconnected from the channel tcfchan#11.
13:07:08 INFO  : Registering command handlers for SDK TCF services
13:07:09 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_201/ForBERT/u96_pr.sdk/temp_xsdb_launch_script.tcl
13:07:11 INFO  : XSCT server has started successfully.
13:07:11 INFO  : Successfully done setting XSCT server connection channel  
13:07:11 INFO  : Successfully done setting SDK workspace  
13:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:22 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:07:22 INFO  : 'jtag frequency' command is executed.
13:07:22 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:07:22 INFO  : Context for 'APU' is selected.
13:07:22 INFO  : Cleared APU and A53 resets
13:07:22 INFO  : Context for 'APU' is selected.
13:07:22 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_201/ForBERT/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf'.
13:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:22 INFO  : Context for 'APU' is selected.
13:07:22 INFO  : Sourcing of '/home/ylxiao/ws_201/ForBERT/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl' is done.
13:07:23 INFO  : 'psu_init' command is executed.
13:07:24 INFO  : 'after 1000' command is executed.
13:07:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:07:25 INFO  : 'after 1000' command is executed.
13:07:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:07:25 INFO  : 'catch {psu_protection}' command is executed.
13:07:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:07:25 INFO  : The application '/home/ylxiao/ws_201/ForBERT/u96_pr.sdk/add_demo/Debug/add_demo.elf' is downloaded to processor 'psu_cortexa53_0'.
13:07:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_201/ForBERT/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_201/ForBERT/u96_pr.sdk/u96_pr_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_201/ForBERT/u96_pr.sdk/add_demo/Debug/add_demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:25 INFO  : 'con' command is executed.
13:07:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

13:07:25 INFO  : Launch script is exported to file '/home/ylxiao/ws_201/ForBERT/u96_pr.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_add_demo.elf_on_local.tcl'
13:11:02 INFO  : Disconnected from the channel tcfchan#1.
