// Seed: 2451588627
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wor id_4,
    output wor id_5,
    input tri id_6
);
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wand id_4,
    input supply0 id_5,
    input uwire id_6,
    input wire id_7,
    output tri0 id_8,
    input wor id_9,
    input wire id_10,
    output logic id_11,
    input uwire id_12,
    output uwire id_13,
    input tri1 id_14,
    output wire id_15
);
  wire id_17;
  wire id_18;
  module_0(
      id_4, id_2, id_6, id_4, id_2, id_13, id_6
  );
  wire id_19 = 1;
  reg  id_20;
  id_21(
      .id_0(id_20), .id_1(id_2 - id_10)
  );
  wire id_22 = 1;
  always @(1) begin
    id_11 <= id_20;
  end
endmodule
