Fitter report for Computer
Tue Apr  9 02:29:22 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter DSP Block Usage Summary
 23. DSP Block Details
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Tue Apr  9 02:29:22 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; Computer                                       ;
; Top-level Entity Name           ; TopLevel                                       ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CEBA4F23C7                                    ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 4,897 / 18,480 ( 26 % )                        ;
; Total registers                 ; 6755                                           ;
; Total pins                      ; 77 / 224 ( 34 % )                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0 / 3,153,920 ( 0 % )                          ;
; Total RAM Blocks                ; 0 / 308 ( 0 % )                                ;
; Total DSP Blocks                ; 3 / 66 ( 5 % )                                 ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0 / 4 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CEBA4F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.4%      ;
;     Processor 3            ;   4.0%      ;
;     Processor 4            ;   3.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                             ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                           ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------+------------------+-----------------------+
; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out~CLKENA0        ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                            ;                  ;                       ;
; PS2_CLK~inputCLKENA0                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                            ;                  ;                       ;
; clk_50~inputCLKENA0                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                            ;                  ;                       ;
; sw_rst~inputCLKENA0                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[0]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[0]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[0]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[0]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[1]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[1]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[1]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[1]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[2]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[2]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[2]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[2]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[3]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[3]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[3]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[3]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[4]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[4]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[4]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[4]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[5]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[5]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[5]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[5]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[6]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[6]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[6]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[6]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[7]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[7]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[7]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[7]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[8]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[8]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[8]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[8]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[9]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[9]                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[9]~_Duplicate_1                                               ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[9]~SCLR_LUT                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[10]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[10]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[10]~_Duplicate_1                                              ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[10]~SCLR_LUT                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[11]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[11]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[11]~_Duplicate_1                                              ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[11]~SCLR_LUT                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; CPU_regN:inst32|internal_reg[12]                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPUTimer:inst2|N[0]                                                                        ; AX               ;                       ;
; CPU_regN:inst32|internal_reg[12]                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU_regN:inst32|internal_reg[12]~_Duplicate_1                                              ; Q                ;                       ;
; CPU_regN:inst32|internal_reg[12]~SCLR_LUT                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                            ;                  ;                       ;
; AudioController:inst45|special_key_detector:inst7|enter_flag                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioController:inst45|special_key_detector:inst7|enter_flag~DUPLICATE                     ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[0]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[0]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[1]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[1]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[2]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[2]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[3]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[3]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[4]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[4]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[5]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[5]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[6]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[6]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[7]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[7]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[8]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[8]~DUPLICATE        ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[14]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[14]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[15]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[15]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[17]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[17]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[19]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[19]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[21]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[21]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[22]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[22]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[25]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[25]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[26]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[26]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[28]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[28]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[29]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[29]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[30]       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|address_cnt[30]~DUPLICATE       ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[0]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[0]~DUPLICATE  ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[1]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[1]~DUPLICATE  ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[2]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[2]~DUPLICATE  ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[3]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[3]~DUPLICATE  ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[4]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[4]~DUPLICATE  ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[5]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[5]~DUPLICATE  ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[9]  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[9]~DUPLICATE  ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[11] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[11]~DUPLICATE ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[12] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[12]~DUPLICATE ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[17] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[17]~DUPLICATE ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[26] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[26]~DUPLICATE ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][9]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][9]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][10]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][10]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][13]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][13]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][15]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][15]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][18]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][18]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][28]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][28]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][37]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[0][37]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][1]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][1]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][3]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][3]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][4]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][4]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][6]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][6]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][7]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][7]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][8]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][8]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][11]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][11]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][12]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][12]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][14]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][14]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][15]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][15]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][19]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][19]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][21]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][21]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][23]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][23]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][28]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][28]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][30]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[1][30]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][1]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][1]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][8]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][8]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][10]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][10]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][16]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][16]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][20]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][20]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][28]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][28]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][32]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[2][32]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][4]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][4]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][6]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][6]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][10]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][10]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][13]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][13]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][20]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][20]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][29]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][29]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][32]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[3][32]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][0]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][0]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][1]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][1]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][12]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][12]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][13]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][13]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][14]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][14]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][15]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][15]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][16]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][16]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][17]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][17]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][22]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][22]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][23]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][23]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][27]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][27]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][28]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][28]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][29]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][29]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][32]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][32]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][33]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[4][33]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][0]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][0]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][2]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][2]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][9]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][9]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][14]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][14]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][26]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][26]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][28]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][28]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][30]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][30]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][34]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][34]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][35]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[5][35]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][0]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][0]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][1]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][1]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][3]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][3]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][6]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][6]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][7]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][7]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][11]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][11]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][12]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][12]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][13]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][13]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][16]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][16]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][20]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][20]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][21]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][21]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][23]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][23]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][32]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][32]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][37]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[6][37]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][12]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][12]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][15]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][15]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][23]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][23]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][25]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][25]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][28]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][28]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][33]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][33]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][34]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[7][34]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][0]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][0]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][8]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][8]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][9]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][9]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][12]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][12]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][13]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][13]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][16]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][16]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][21]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][21]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][32]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][32]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][33]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][33]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][36]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[8][36]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][0]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][0]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][4]             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][4]~DUPLICATE             ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][11]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][11]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][13]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][13]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][17]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][17]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][18]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][18]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][23]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][23]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][24]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][24]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][26]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][26]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][33]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[9][33]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[10][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[11][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[12][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[13][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[14][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[15][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[16][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[17][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[18][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[19][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[20][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[21][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[22][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[23][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[24][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[25][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[26][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[27][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[28][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[29][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[30][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[31][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[32][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[33][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[34][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[35][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[36][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[37][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[38][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[39][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[40][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[41][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[42][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[43][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[44][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[45][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[46][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[47][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[48][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[49][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[50][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[51][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[52][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[53][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[54][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[55][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[56][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[57][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[58][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[59][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[60][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[61][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[62][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[63][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[64][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[65][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[66][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[67][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[68][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[69][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[70][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[71][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[72][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[73][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[74][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[75][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[76][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[77][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[78][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[79][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[80][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[81][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[82][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[83][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[84][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[85][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][35]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[86][35]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][9]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][9]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][11]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][11]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[87][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[88][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][10]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][10]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[89][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[90][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][1]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][1]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][4]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][4]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[91][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[92][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][15]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][15]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][25]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][25]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][30]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][30]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[93][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][6]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][6]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][33]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[94][33]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][3]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][3]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][7]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][7]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][8]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][8]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][12]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][12]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][13]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][13]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][16]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][16]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][17]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][17]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][19]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][19]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][21]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][21]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][23]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][23]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][24]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][24]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][27]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][27]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][31]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][31]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][32]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][34]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][34]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[95][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[96][0]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[96][0]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[96][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[96][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][2]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][2]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][28]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][28]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[97][36]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[98][14]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[98][14]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[98][37]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[98][37]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][5]            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][5]~DUPLICATE            ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][18]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][18]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][20]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][20]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][22]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][22]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][26]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][26]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][29]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][29]~DUPLICATE           ;                  ;                       ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][32]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|ram[99][32]~DUPLICATE           ;                  ;                       ;
; PS2controller:inst3|break_code_detector:inst|counter[2]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|break_code_detector:inst|counter[2]~DUPLICATE                          ;                  ;                       ;
; PS2controller:inst3|break_code_detector:inst|counter[9]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|break_code_detector:inst|counter[9]~DUPLICATE                          ;                  ;                       ;
; PS2controller:inst3|break_code_detector:inst|counter[10]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|break_code_detector:inst|counter[10]~DUPLICATE                         ;                  ;                       ;
; PS2controller:inst3|break_code_detector:inst|counter[12]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|break_code_detector:inst|counter[12]~DUPLICATE                         ;                  ;                       ;
; PS2controller:inst3|break_code_detector:inst|counter[16]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|break_code_detector:inst|counter[16]~DUPLICATE                         ;                  ;                       ;
; PS2controller:inst3|break_code_detector:inst|counter[19]                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|break_code_detector:inst|counter[19]~DUPLICATE                         ;                  ;                       ;
; PS2controller:inst3|ps2_controller:inst1|count_reg[0]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|ps2_controller:inst1|count_reg[0]~DUPLICATE                            ;                  ;                       ;
; PS2controller:inst3|ps2_controller:inst1|count_reg[1]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|ps2_controller:inst1|count_reg[1]~DUPLICATE                            ;                  ;                       ;
; PS2controller:inst3|ps2_controller:inst1|data_out[1]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|ps2_controller:inst1|data_out[1]~DUPLICATE                             ;                  ;                       ;
; PS2controller:inst3|ps2_controller:inst1|data_out[2]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|ps2_controller:inst1|data_out[2]~DUPLICATE                             ;                  ;                       ;
; PS2controller:inst3|ps2_controller:inst1|data_out[5]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|ps2_controller:inst1|data_out[5]~DUPLICATE                             ;                  ;                       ;
; PS2controller:inst3|ps2_controller:inst1|data_out[6]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PS2controller:inst3|ps2_controller:inst1|data_out[6]~DUPLICATE                             ;                  ;                       ;
; UART:inst44|uart_controller:inst1|shift_reg[1]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; UART:inst44|uart_controller:inst1|shift_reg[1]~DUPLICATE                                   ;                  ;                       ;
; UART:inst44|uart_controller:inst1|shift_reg[3]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; UART:inst44|uart_controller:inst1|shift_reg[3]~DUPLICATE                                   ;                  ;                       ;
; UART:inst44|uart_controller:inst1|shift_reg[6]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; UART:inst44|uart_controller:inst1|shift_reg[6]~DUPLICATE                                   ;                  ;                       ;
; debouncer:inst8|q                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; debouncer:inst8|q~DUPLICATE                                                                ;                  ;                       ;
+----------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 11922 ) ; 0.00 % ( 0 / 11922 )       ; 0.00 % ( 0 / 11922 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 11922 ) ; 0.00 % ( 0 / 11922 )       ; 0.00 % ( 0 / 11922 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 11922 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/output_files/Computer.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,897 / 18,480        ; 26 %  ;
; ALMs needed [=A-B+C]                                        ; 4,897                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,244 / 18,480        ; 34 %  ;
;         [a] ALMs used for LUT logic and registers           ; 685                   ;       ;
;         [b] ALMs used for LUT logic                         ; 3,529                 ;       ;
;         [c] ALMs used for registers                         ; 2,030                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,407 / 18,480        ; 8 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 60 / 18,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 25                    ;       ;
;         [c] Due to LAB input limits                         ; 35                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 907 / 1,848           ; 49 %  ;
;     -- Logic LABs                                           ; 907                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 6,267                 ;       ;
;     -- 7 input functions                                    ; 219                   ;       ;
;     -- 6 input functions                                    ; 3,132                 ;       ;
;     -- 5 input functions                                    ; 432                   ;       ;
;     -- 4 input functions                                    ; 481                   ;       ;
;     -- <=3 input functions                                  ; 2,003                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,494                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 6,755                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,429 / 36,960        ; 15 %  ;
;         -- Secondary logic registers                        ; 1,326 / 36,960        ; 4 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,507                 ;       ;
;         -- Routing optimization registers                   ; 1,248                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 77 / 224              ; 34 %  ;
;     -- Clock pins                                           ; 4 / 9                 ; 44 %  ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %   ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 0 / 308               ; 0 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 0 / 3,153,920         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 3,153,920         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 66                ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 4                 ; 0 %   ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 19.3% / 18.5% / 21.8% ;       ;
; Peak interconnect usage (total/H/V)                         ; 61.7% / 60.6% / 65.2% ;       ;
; Maximum fan-out                                             ; 5218                  ;       ;
; Highest non-global fan-out                                  ; 413                   ;       ;
; Total fan-out                                               ; 57100                 ;       ;
; Average fan-out                                             ; 3.89                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4897 / 18480 ( 26 % ) ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4897                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6244 / 18480 ( 34 % ) ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 685                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3529                  ; 0                              ;
;         [c] ALMs used for registers                         ; 2030                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1407 / 18480 ( 8 % )  ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 60 / 18480 ( < 1 % )  ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 25                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 35                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 907 / 1848 ( 49 % )   ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 907                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 6267                  ; 0                              ;
;     -- 7 input functions                                    ; 219                   ; 0                              ;
;     -- 6 input functions                                    ; 3132                  ; 0                              ;
;     -- 5 input functions                                    ; 432                   ; 0                              ;
;     -- 4 input functions                                    ; 481                   ; 0                              ;
;     -- <=3 input functions                                  ; 2003                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1494                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 5429 / 36960 ( 15 % ) ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1326 / 36960 ( 4 % )  ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 5507                  ; 0                              ;
;         -- Routing optimization registers                   ; 1248                  ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 77                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                              ;
; DSP block                                                   ; 3 / 66 ( 4 % )        ; 0 / 66 ( 0 % )                 ;
; Clock enable block                                          ; 4 / 104 ( 3 % )       ; 0 / 104 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 57111                 ; 0                              ;
;     -- Registered Connections                               ; 19988                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 10                    ; 0                              ;
;     -- Output Ports                                         ; 67                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; PS2_CLK       ; D3    ; 2A       ; 0            ; 20           ; 3            ; 19                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; PS2_DAT       ; G2    ; 2A       ; 0            ; 21           ; 3            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]         ; AB13  ; 4A       ; 33           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]         ; AB12  ; 4A       ; 33           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; UART2_data_rx ; K16   ; 7A       ; 44           ; 45           ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; clk_50        ; M9    ; 3B       ; 22           ; 0            ; 0            ; 1419                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key0          ; U7    ; 3A       ; 10           ; 0            ; 91           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; key1          ; W9    ; 3A       ; 11           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sw_rst        ; U13   ; 4A       ; 33           ; 0            ; 40           ; 5465                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sw_rst_CPU    ; V13   ; 4A       ; 33           ; 0            ; 57           ; 184                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; FPGALED0    ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGALED1    ; AA1   ; 2A       ; 0            ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[0] ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[1] ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[2] ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[3] ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[4] ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[5] ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[6] ; L2    ; 2A       ; 0            ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_LED[7] ; L1    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; b[0]        ; B6    ; 8A       ; 14           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; b[1]        ; B7    ; 8A       ; 14           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; b[2]        ; A8    ; 8A       ; 12           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; b[3]        ; A7    ; 8A       ; 12           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; buzzer      ; T18   ; 5A       ; 54           ; 14           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp0[0]    ; U21   ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp0[1]    ; V21   ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp0[2]    ; W22   ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp0[3]    ; W21   ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp0[4]    ; Y22   ; 4A       ; 48           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp0[5]    ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp0[6]    ; AA22  ; 4A       ; 46           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp1[0]    ; AA20  ; 4A       ; 44           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp1[1]    ; AB20  ; 4A       ; 40           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp1[2]    ; AA19  ; 4A       ; 44           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp1[3]    ; AA18  ; 4A       ; 43           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp1[4]    ; AB18  ; 4A       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp1[5]    ; AA17  ; 4A       ; 43           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp1[6]    ; U22   ; 4A       ; 51           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp2[0]    ; Y19   ; 4A       ; 48           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp2[1]    ; AB17  ; 4A       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp2[2]    ; AA10  ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp2[3]    ; Y14   ; 4A       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp2[4]    ; V14   ; 4A       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp2[5]    ; AB22  ; 4A       ; 46           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp2[6]    ; AB21  ; 4A       ; 40           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp3[0]    ; Y16   ; 4A       ; 40           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp3[1]    ; W16   ; 4A       ; 46           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp3[2]    ; Y17   ; 4A       ; 40           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp3[3]    ; V16   ; 4A       ; 46           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp3[4]    ; U17   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp3[5]    ; V18   ; 4A       ; 51           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp3[6]    ; V19   ; 4A       ; 51           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp4[0]    ; U20   ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp4[1]    ; Y20   ; 4A       ; 48           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp4[2]    ; V20   ; 4A       ; 44           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp4[3]    ; U16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp4[4]    ; U15   ; 4A       ; 43           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp4[5]    ; Y15   ; 4A       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp4[6]    ; P9    ; 3B       ; 29           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp5[0]    ; N9    ; 3B       ; 29           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp5[1]    ; M8    ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp5[2]    ; T14   ; 4A       ; 43           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp5[3]    ; P14   ; 4A       ; 50           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp5[4]    ; C1    ; 2A       ; 0            ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp5[5]    ; C2    ; 2A       ; 0            ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; disp5[6]    ; W19   ; 4A       ; 44           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; g[0]        ; L7    ; 8A       ; 22           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; g[1]        ; K7    ; 8A       ; 22           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; g[2]        ; J7    ; 8A       ; 20           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; g[3]        ; J8    ; 8A       ; 20           ; 45           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hsync       ; H8    ; 8A       ; 20           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; r[0]        ; A9    ; 8A       ; 18           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; r[1]        ; B10   ; 8A       ; 16           ; 45           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; r[2]        ; C9    ; 8A       ; 16           ; 45           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; r[3]        ; A5    ; 8A       ; 16           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vsync       ; G8    ; 8A       ; 20           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 14 / 16 ( 88 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 5 / 32 ( 16 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 40 / 48 ( 83 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 14 / 32 ( 44 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; r[3]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; b[3]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 271        ; 8A       ; b[2]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 262        ; 8A       ; r[0]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; FPGALED1                        ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; FPGALED0                        ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; disp2[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; disp1[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA18     ; 129        ; 4A       ; disp1[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 130        ; 4A       ; disp1[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 132        ; 4A       ; disp1[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; disp0[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; SW[9]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 106        ; 4A       ; SW[8]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; disp2[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ; 121        ; 4A       ; disp1[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; disp1[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB21     ; 124        ; 4A       ; disp2[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 135        ; 4A       ; disp2[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; b[0]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; b[1]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; r[1]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; disp5[4]                        ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C2       ; 18         ; 2A       ; disp5[5]                        ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; r[2]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; PS2_CLK                         ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; PS2_DAT                         ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; vsync                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; hsync                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; g[2]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; g[3]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; g[1]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; UART2_data_rx                   ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K17      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; FPGA_LED[7]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L2       ; 23         ; 2A       ; FPGA_LED[6]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; g[0]                            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; disp5[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M9       ; 88         ; 3B       ; clk_50                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; FPGA_LED[3]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; FPGA_LED[2]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; disp5[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 102        ; 3B       ; disp4[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; disp5[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; disp5[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 155        ; 5A       ; buzzer                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; FPGA_LED[5]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; FPGA_LED[4]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; key0                            ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; sw_rst                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; disp4[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U16      ; 150        ; 4A       ; disp4[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U17      ; 152        ; 4A       ; disp3[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; disp4[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U21      ; 151        ; 4A       ; disp0[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U22      ; 146        ; 4A       ; disp1[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; sw_rst_CPU                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 118        ; 4A       ; disp2[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; disp3[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; disp3[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ; 147        ; 4A       ; disp3[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V20      ; 131        ; 4A       ; disp4[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V21      ; 148        ; 4A       ; disp0[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; FPGA_LED[0]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; key1                            ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; disp3[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; disp5[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; disp0[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W22      ; 140        ; 4A       ; disp0[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; FPGA_LED[1]                     ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; disp2[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 117        ; 4A       ; disp4[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 123        ; 4A       ; disp3[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 125        ; 4A       ; disp3[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; disp2[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ; 139        ; 4A       ; disp4[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y21      ; 143        ; 4A       ; disp0[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; disp0[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; hsync         ; Incomplete set of assignments ;
; vsync         ; Incomplete set of assignments ;
; buzzer        ; Incomplete set of assignments ;
; FPGALED0      ; Incomplete set of assignments ;
; FPGALED1      ; Incomplete set of assignments ;
; b[3]          ; Incomplete set of assignments ;
; b[2]          ; Incomplete set of assignments ;
; b[1]          ; Incomplete set of assignments ;
; b[0]          ; Incomplete set of assignments ;
; disp0[0]      ; Incomplete set of assignments ;
; disp0[1]      ; Incomplete set of assignments ;
; disp0[2]      ; Incomplete set of assignments ;
; disp0[3]      ; Incomplete set of assignments ;
; disp0[4]      ; Incomplete set of assignments ;
; disp0[5]      ; Incomplete set of assignments ;
; disp0[6]      ; Incomplete set of assignments ;
; disp1[0]      ; Incomplete set of assignments ;
; disp1[1]      ; Incomplete set of assignments ;
; disp1[2]      ; Incomplete set of assignments ;
; disp1[3]      ; Incomplete set of assignments ;
; disp1[4]      ; Incomplete set of assignments ;
; disp1[5]      ; Incomplete set of assignments ;
; disp1[6]      ; Incomplete set of assignments ;
; disp2[0]      ; Incomplete set of assignments ;
; disp2[1]      ; Incomplete set of assignments ;
; disp2[2]      ; Incomplete set of assignments ;
; disp2[3]      ; Incomplete set of assignments ;
; disp2[4]      ; Incomplete set of assignments ;
; disp2[5]      ; Incomplete set of assignments ;
; disp2[6]      ; Incomplete set of assignments ;
; disp3[0]      ; Incomplete set of assignments ;
; disp3[1]      ; Incomplete set of assignments ;
; disp3[2]      ; Incomplete set of assignments ;
; disp3[3]      ; Incomplete set of assignments ;
; disp3[4]      ; Incomplete set of assignments ;
; disp3[5]      ; Incomplete set of assignments ;
; disp3[6]      ; Incomplete set of assignments ;
; disp4[0]      ; Incomplete set of assignments ;
; disp4[1]      ; Incomplete set of assignments ;
; disp4[2]      ; Incomplete set of assignments ;
; disp4[3]      ; Incomplete set of assignments ;
; disp4[4]      ; Incomplete set of assignments ;
; disp4[5]      ; Incomplete set of assignments ;
; disp4[6]      ; Incomplete set of assignments ;
; disp5[0]      ; Incomplete set of assignments ;
; disp5[1]      ; Incomplete set of assignments ;
; disp5[2]      ; Incomplete set of assignments ;
; disp5[3]      ; Incomplete set of assignments ;
; disp5[4]      ; Incomplete set of assignments ;
; disp5[5]      ; Incomplete set of assignments ;
; disp5[6]      ; Incomplete set of assignments ;
; FPGA_LED[7]   ; Incomplete set of assignments ;
; FPGA_LED[6]   ; Incomplete set of assignments ;
; FPGA_LED[5]   ; Incomplete set of assignments ;
; FPGA_LED[4]   ; Incomplete set of assignments ;
; FPGA_LED[3]   ; Incomplete set of assignments ;
; FPGA_LED[2]   ; Incomplete set of assignments ;
; FPGA_LED[1]   ; Incomplete set of assignments ;
; FPGA_LED[0]   ; Incomplete set of assignments ;
; g[3]          ; Incomplete set of assignments ;
; g[2]          ; Incomplete set of assignments ;
; g[1]          ; Incomplete set of assignments ;
; g[0]          ; Incomplete set of assignments ;
; r[3]          ; Incomplete set of assignments ;
; r[2]          ; Incomplete set of assignments ;
; r[1]          ; Incomplete set of assignments ;
; r[0]          ; Incomplete set of assignments ;
; sw_rst        ; Incomplete set of assignments ;
; sw_rst_CPU    ; Incomplete set of assignments ;
; clk_50        ; Incomplete set of assignments ;
; key0          ; Incomplete set of assignments ;
; key1          ; Incomplete set of assignments ;
; SW[9]         ; Incomplete set of assignments ;
; SW[8]         ; Incomplete set of assignments ;
; PS2_CLK       ; Incomplete set of assignments ;
; PS2_DAT       ; Incomplete set of assignments ;
; UART2_data_rx ; Incomplete set of assignments ;
+---------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node            ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Entity Name             ; Library Name ;
+---------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------+-------------------------+--------------+
; |TopLevel                             ; 4896.5 (14.2)        ; 6243.0 (14.2)                    ; 1405.5 (0.1)                                      ; 59.0 (0.0)                       ; 0.0 (0.0)            ; 6267 (30)           ; 6755 (0)                  ; 0 (0)         ; 0                 ; 0     ; 3          ; 77   ; 0            ; |TopLevel                                                                    ; TopLevel                ; work         ;
;    |AudioController:inst45|           ; 447.3 (0.0)          ; 454.8 (0.0)                      ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 847 (0)             ; 631 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45                                             ; AudioController         ; work         ;
;       |key_detector:inst1|            ; 7.7 (7.7)            ; 8.3 (8.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|key_detector:inst1                          ; key_detector            ; work         ;
;       |music_frequencies:inst|        ; 432.0 (0.0)          ; 439.3 (0.0)                      ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 824 (0)             ; 624 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst                      ; music_frequencies       ; work         ;
;          |fine_clk_divN:inst|         ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst   ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst1|        ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst10|       ; 17.0 (17.0)          ; 17.5 (17.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst12|       ; 17.8 (17.8)          ; 17.8 (17.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst13|       ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst14|       ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst15|       ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst16|       ; 18.0 (18.0)          ; 19.0 (19.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst17|       ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst18|       ; 17.0 (17.0)          ; 18.0 (18.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst19|       ; 17.5 (17.5)          ; 18.0 (18.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst2|        ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst20|       ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst21|       ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst22|       ; 18.0 (18.0)          ; 18.5 (18.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst23|       ; 18.0 (18.0)          ; 18.5 (18.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst24|       ; 18.0 (18.0)          ; 18.5 (18.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst25|       ; 18.0 (18.0)          ; 18.5 (18.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25 ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst3|        ; 18.0 (18.0)          ; 18.5 (18.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst4|        ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst5|        ; 18.0 (18.0)          ; 18.2 (18.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst7|        ; 18.0 (18.0)          ; 18.0 (18.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst8|        ; 17.0 (17.0)          ; 18.5 (18.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8  ; fine_clk_divN           ; work         ;
;          |fine_clk_divN:inst9|        ; 17.5 (17.5)          ; 18.2 (18.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9  ; fine_clk_divN           ; work         ;
;          |octave_mux:inst26|          ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|music_frequencies:inst|octave_mux:inst26    ; octave_mux              ; work         ;
;       |muxN:inst4|                    ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|muxN:inst4                                  ; muxN                    ; work         ;
;       |special_key_detector:inst7|    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|AudioController:inst45|special_key_detector:inst7                  ; special_key_detector    ; work         ;
;    |CPU:inst|                         ; 1670.3 (0.0)         ; 1953.0 (0.0)                     ; 310.3 (0.0)                                       ; 27.5 (0.0)                       ; 0.0 (0.0)            ; 2340 (0)            ; 548 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |TopLevel|CPU:inst                                                           ; CPU                     ; work         ;
;       |ALU:inst19|                    ; 140.7 (140.7)        ; 131.5 (131.5)                    ; 3.0 (3.0)                                         ; 12.2 (12.2)                      ; 0.0 (0.0)            ; 190 (190)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |TopLevel|CPU:inst|ALU:inst19                                                ; ALU                     ; work         ;
;       |CPU_latchN:inst11|             ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst11                                         ; CPU_latchN              ; work         ;
;       |CPU_latchN:inst12|             ; 7.4 (7.4)            ; 7.8 (7.8)                        ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst12                                         ; CPU_latchN              ; work         ;
;       |CPU_latchN:inst13|             ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst13                                         ; CPU_latchN              ; work         ;
;       |CPU_latchN:inst60|             ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_latchN:inst60                                         ; CPU_latchN              ; work         ;
;       |CPU_regN:inst|                 ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst                                             ; CPU_regN                ; work         ;
;       |CPU_regN:inst16|               ; 10.3 (10.3)          ; 10.5 (10.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst16                                           ; CPU_regN                ; work         ;
;       |CPU_regN:inst2|                ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst2                                            ; CPU_regN                ; work         ;
;       |CPU_regN:inst4|                ; 14.3 (14.3)          ; 16.2 (16.2)                      ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst4                                            ; CPU_regN                ; work         ;
;       |CPU_regN:inst6|                ; 55.6 (55.6)          ; 57.5 (57.5)                      ; 5.0 (5.0)                                         ; 3.1 (3.1)                        ; 0.0 (0.0)            ; 62 (62)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CPU_regN:inst6                                            ; CPU_regN                ; work         ;
;       |CU_counter:inst25|             ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CU_counter:inst25                                         ; CU_counter              ; work         ;
;       |CU_decoder:inst26|             ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CU_decoder:inst26                                         ; CU_decoder              ; work         ;
;       |CU_logic:inst27|               ; 17.3 (17.3)          ; 17.7 (17.7)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|CU_logic:inst27                                           ; CU_logic                ; work         ;
;       |GPR_selector:inst18|           ; 211.1 (0.0)          ; 327.3 (0.0)                      ; 119.9 (0.0)                                       ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 199 (0)             ; 416 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18                                       ; GPR_selector            ; work         ;
;          |CPU_regN:inst11|            ; 12.4 (12.4)          ; 15.2 (15.2)                      ; 3.7 (3.7)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst11                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst13|            ; 2.0 (2.0)            ; 14.5 (14.5)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst13                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst15|            ; 7.3 (7.3)            ; 16.2 (16.2)                      ; 9.2 (9.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst15                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst17|            ; 9.6 (9.6)            ; 15.0 (15.0)                      ; 6.0 (6.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst17                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst19|            ; 12.2 (12.2)          ; 15.2 (15.2)                      ; 3.2 (3.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst19                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst21|            ; 1.5 (1.5)            ; 16.1 (16.1)                      ; 14.6 (14.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst21                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst23|            ; 7.1 (7.1)            ; 15.7 (15.7)                      ; 9.1 (9.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst23                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst25|            ; 12.0 (12.0)          ; 15.8 (15.8)                      ; 4.0 (4.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst25                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst27|            ; 11.5 (11.5)          ; 13.7 (13.7)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst27                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst29|            ; 11.7 (11.7)          ; 14.0 (14.0)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst29                       ; CPU_regN                ; work         ;
;          |CPU_regN:inst5|             ; 1.5 (1.5)            ; 14.3 (14.3)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst5                        ; CPU_regN                ; work         ;
;          |CPU_regN:inst7|             ; 5.8 (5.8)            ; 15.4 (15.4)                      ; 9.6 (9.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst7                        ; CPU_regN                ; work         ;
;          |CPU_regN:inst9|             ; 11.0 (11.0)          ; 13.2 (13.2)                      ; 2.3 (2.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|CPU_regN:inst9                        ; CPU_regN                ; work         ;
;          |GPR_MUX:inst2|              ; 105.5 (105.5)        ; 133.0 (133.0)                    ; 28.5 (28.5)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 167 (167)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|GPR_selector:inst18|GPR_MUX:inst2                         ; GPR_MUX                 ; work         ;
;       |dest_reg_selector:inst59|      ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|dest_reg_selector:inst59                                  ; dest_reg_selector       ; work         ;
;       |flags_setter:inst23|           ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|flags_setter:inst23                                       ; flags_setter            ; work         ;
;       |operand_MUX:inst20|            ; 16.7 (16.7)          ; 19.0 (19.0)                      ; 2.5 (2.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|operand_MUX:inst20                                        ; operand_MUX             ; work         ;
;       |operand_MUX:inst21|            ; 132.6 (132.6)        ; 160.7 (160.7)                    ; 29.2 (29.2)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 213 (213)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|operand_MUX:inst21                                        ; operand_MUX             ; work         ;
;       |systemBus_muxN:inst15|         ; 1018.7 (1018.7)      ; 1161.2 (1161.2)                  ; 148.7 (148.7)                                     ; 6.2 (6.2)                        ; 0.0 (0.0)            ; 1534 (1534)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU:inst|systemBus_muxN:inst15                                     ; systemBus_muxN          ; work         ;
;    |CPUTimer:inst2|                   ; 26.4 (26.4)          ; 26.8 (26.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopLevel|CPUTimer:inst2                                                     ; CPUTimer                ; work         ;
;    |CPU_regN:inst24|                  ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst24                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst25|                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst25                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst26|                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst26                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst27|                  ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst27                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst28|                  ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst28                                                    ; CPU_regN                ; work         ;
;    |CPU_regN:inst32|                  ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|CPU_regN:inst32                                                    ; CPU_regN                ; work         ;
;    |Memory:inst1|                     ; 2453.8 (0.0)         ; 3496.1 (0.0)                     ; 1073.9 (0.0)                                      ; 31.5 (0.0)                       ; 0.0 (0.0)            ; 2508 (0)            ; 5216 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1                                                       ; Memory                  ; work         ;
;       |InstructionBuffer:inst6|       ; 1944.4 (0.0)         ; 2991.3 (0.0)                     ; 1077.3 (0.0)                                      ; 30.4 (0.0)                       ; 0.0 (0.0)            ; 1643 (0)            ; 5216 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6                               ; InstructionBuffer       ; work         ;
;          |d_ffN:inst11|               ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11                  ; d_ffN                   ; work         ;
;          |d_ffN:inst14|               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14                  ; d_ffN                   ; work         ;
;          |d_ffN:inst15|               ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15                  ; d_ffN                   ; work         ;
;          |d_ffN:inst16|               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16                  ; d_ffN                   ; work         ;
;          |fine_clk_divN:inst12|       ; 17.5 (17.5)          ; 18.5 (18.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12          ; fine_clk_divN           ; work         ;
;          |instructionRAM:inst20|      ; 1900.6 (1900.6)      ; 2934.6 (2934.6)                  ; 1064.4 (1064.4)                                   ; 30.4 (30.4)                      ; 0.0 (0.0)            ; 1562 (1562)         ; 5121 (5121)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20         ; instructionRAM          ; work         ;
;          |intermediaryRAM:inst1|      ; 17.0 (17.0)          ; 28.7 (28.7)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1         ; intermediaryRAM         ; work         ;
;       |M_DEMUX:inst|                  ; 6.2 (6.2)            ; 6.9 (6.9)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_DEMUX:inst                                          ; M_DEMUX                 ; work         ;
;       |M_MUX:inst5|                   ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_MUX:inst5                                           ; M_MUX                   ; work         ;
;       |M_RAM:inst4|                   ; 480.2 (480.2)        ; 479.2 (479.2)                    ; 0.0 (0.0)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 820 (820)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_RAM:inst4                                           ; M_RAM                   ; work         ;
;       |M_addr_checker:inst1|          ; 4.8 (4.8)            ; 5.4 (5.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_addr_checker:inst1                                  ; M_addr_checker          ; work         ;
;       |M_mmr_DEMUX:inst38|            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_mmr_DEMUX:inst38                                    ; M_mmr_DEMUX             ; work         ;
;       |M_mmr_MUX:inst40|              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_mmr_MUX:inst40                                      ; M_mmr_MUX               ; work         ;
;       |M_mmr_selector:inst10|         ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|Memory:inst1|M_mmr_selector:inst10                                 ; M_mmr_selector          ; work         ;
;    |PS2controller:inst3|              ; 28.0 (0.5)           ; 30.2 (0.5)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (1)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3                                                ; PS2controller           ; work         ;
;       |PS2bsy_detector:inst2|         ; 2.7 (2.7)            ; 3.1 (3.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3|PS2bsy_detector:inst2                          ; PS2bsy_detector         ; work         ;
;       |break_code_detector:inst|      ; 19.2 (19.2)          ; 19.2 (19.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3|break_code_detector:inst                       ; break_code_detector     ; work         ;
;       |ps2_controller:inst1|          ; 5.7 (5.7)            ; 7.4 (7.4)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|PS2controller:inst3|ps2_controller:inst1                           ; ps2_controller          ; work         ;
;    |UART:inst44|                      ; 29.7 (0.0)           ; 32.8 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44                                                        ; UART                    ; work         ;
;       |bsy_detector:inst2|            ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44|bsy_detector:inst2                                     ; bsy_detector            ; work         ;
;       |uart_clk_divN:inst|            ; 21.8 (21.8)          ; 22.7 (22.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44|uart_clk_divN:inst                                     ; uart_clk_divN           ; work         ;
;       |uart_controller:inst1|         ; 3.5 (3.5)            ; 6.9 (6.9)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|UART:inst44|uart_controller:inst1                                  ; uart_controller         ; work         ;
;    |VGA_controller:inst6|             ; 140.8 (0.0)          ; 148.5 (0.0)                      ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 253 (0)             ; 123 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6                                               ; VGA_controller          ; work         ;
;       |clk_divN:inst15|               ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|clk_divN:inst15                               ; clk_divN                ; work         ;
;       |d_ffN:inst13|                  ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst13                                  ; d_ffN                   ; work         ;
;       |d_ffN:inst14|                  ; 5.7 (5.7)            ; 6.2 (6.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst14                                  ; d_ffN                   ; work         ;
;       |d_ffN:inst17|                  ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst17                                  ; d_ffN                   ; work         ;
;       |d_ffN:inst18|                  ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|d_ffN:inst18                                  ; d_ffN                   ; work         ;
;       |hsync_cnt:inst1|               ; 14.5 (14.5)          ; 14.8 (14.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|hsync_cnt:inst1                               ; hsync_cnt               ; work         ;
;       |pixel_offset_controller:inst7| ; 19.7 (19.7)          ; 21.3 (21.3)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7                 ; pixel_offset_controller ; work         ;
;       |rgb_controller:inst4|          ; 6.3 (6.3)            ; 8.0 (8.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|rgb_controller:inst4                          ; rgb_controller          ; work         ;
;       |sprites:inst6|                 ; 53.0 (0.0)           ; 53.7 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|sprites:inst6                                 ; sprites                 ; work         ;
;          |sprite_ROM_square:inst11|   ; 53.0 (53.0)          ; 53.7 (53.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|sprites:inst6|sprite_ROM_square:inst11        ; sprite_ROM_square       ; work         ;
;       |t_ff:inst|                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|t_ff:inst                                     ; t_ff                    ; work         ;
;       |vsync_cnt:inst2|               ; 15.0 (15.0)          ; 17.5 (17.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|VGA_controller:inst6|vsync_cnt:inst2                               ; vsync_cnt               ; work         ;
;    |debouncer:inst14|                 ; 21.5 (21.5)          ; 22.0 (22.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|debouncer:inst14                                                   ; debouncer               ; work         ;
;    |debouncer:inst8|                  ; 20.7 (20.7)          ; 21.7 (21.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|debouncer:inst8                                                    ; debouncer               ; work         ;
;    |seven_seg_controller:inst10|      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|seven_seg_controller:inst10                                        ; seven_seg_controller    ; work         ;
;    |seven_seg_controller:inst16|      ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|seven_seg_controller:inst16                                        ; seven_seg_controller    ; work         ;
;    |seven_seg_controller:inst4|       ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopLevel|seven_seg_controller:inst4                                         ; seven_seg_controller    ; work         ;
+---------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; hsync         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vsync         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; buzzer        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGALED0      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGALED1      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; b[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; b[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; b[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; b[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp0[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp0[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp0[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp0[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp0[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp0[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp0[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp1[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp1[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp1[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp1[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp1[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp1[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp1[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp2[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp2[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp2[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp2[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp2[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp2[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp2[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp3[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp3[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp3[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp3[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp3[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp3[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp3[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp4[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp4[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp4[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp4[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp4[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp4[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp4[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp5[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp5[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp5[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp5[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp5[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp5[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; disp5[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[7]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[6]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[5]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[4]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[3]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[2]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[1]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_LED[0]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; g[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; g[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; g[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; g[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; r[3]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; r[2]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; r[1]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; r[0]          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sw_rst        ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sw_rst_CPU    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk_50        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key0          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; key1          ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PS2_CLK       ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; PS2_DAT       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; UART2_data_rx ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                            ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------+-------------------+---------+
; sw_rst                                                                                      ;                   ;         ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[15]                                     ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[16]                                     ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[17]                                     ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[12]                                     ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[5]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[4]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[3]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[2]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[1]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[0]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[6]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[7]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[8]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[9]                                      ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[10]                                     ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[11]                                     ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|rdy                       ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[13]                                     ; 1                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[14]                                     ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][0]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][5]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][1]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][4]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][7]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][6]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][2]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][3]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][6]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][5]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][4]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][7]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][1]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][2]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][3]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][5]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][2]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][6]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][7]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][1]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][0]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][3]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][4]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][0]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][6]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][1]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][7]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][3]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][2]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][4]                 ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][5]                 ; 1                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[5]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[6]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[1]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[0]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[7]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[3]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[8]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[9]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[4]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[2]                 ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[10]                ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[7]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[4]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[3]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[1]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[0]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[6]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[5]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[2]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[10]             ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[9]              ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[8]              ; 0                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1|clk_out            ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12|clk_out           ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst|clk_out             ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14|clk_out           ; 1                 ; 0       ;
;      - CPU_regN:inst27|internal_reg[0]                                                      ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out                    ; 1                 ; 0       ;
;      - CPUTimer:inst2|rdy                                                                   ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|clk_out                                               ; 1                 ; 0       ;
;      - inst42                                                                               ; 1                 ; 0       ;
;      - VGA_controller:inst6|hsync_cnt:inst1|hsync~2                                         ; 0                 ; 0       ;
;      - VGA_controller:inst6|vsync_cnt:inst2|vsync~1                                         ; 0                 ; 0       ;
;      - VGA_controller:inst6|rgb_controller:inst4|colour_reg~0                               ; 0                 ; 0       ;
;      - VGA_controller:inst6|rgb_controller:inst4|colour_reg~1                               ; 1                 ; 0       ;
;      - VGA_controller:inst6|rgb_controller:inst4|colour_reg~2                               ; 1                 ; 0       ;
;      - VGA_controller:inst6|rgb_controller:inst4|colour_reg~3                               ; 1                 ; 0       ;
;      - CPU_regN:inst24|internal_reg[6]~0                                                    ; 1                 ; 0       ;
;      - CPU_regN:inst24|internal_reg[6]~2                                                    ; 1                 ; 0       ;
;      - VGA_controller:inst6|rgb_controller:inst4|WideNor0                                   ; 0                 ; 0       ;
;      - VGA_controller:inst6|hsync_cnt:inst1|hsync~3                                         ; 0                 ; 0       ;
;      - VGA_controller:inst6|t_ff:inst|Selector0~0                                           ; 1                 ; 0       ;
;      - VGA_controller:inst6|vsync_cnt:inst2|vsync~2                                         ; 0                 ; 0       ;
;      - VGA_controller:inst6|vsync_cnt:inst2|count_reg[4]~0                                  ; 0                 ; 0       ;
;      - CPU_regN:inst25|internal_reg[1]~1                                                    ; 1                 ; 0       ;
;      - CPU_regN:inst25|internal_reg[1]~2                                                    ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14|counter_reg[23]~0 ; 0                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13|counter_reg[0]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst|counter_reg[3]~0    ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2|counter_reg[9]~0   ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12|counter_reg[6]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1|counter_reg[1]~0   ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17|counter_reg[2]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3|counter_reg[24]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18|counter_reg[7]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15|counter_reg[4]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19|counter_reg[4]~0  ; 0                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4|counter_reg[16]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20|counter_reg[14]~0 ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5|counter_reg[14]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21|counter_reg[17]~0 ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7|counter_reg[17]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22|counter_reg[17]~0 ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16|counter_reg[17]~0 ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23|counter_reg[21]~0 ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8|counter_reg[21]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24|counter_reg[19]~0 ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9|counter_reg[5]~0   ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25|counter_reg[5]~0  ; 1                 ; 0       ;
;      - AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10|counter_reg[14]~0 ; 1                 ; 0       ;
;      - CPU_regN:inst28|internal_reg[2]~1                                                    ; 1                 ; 0       ;
;      - CPU_regN:inst28|internal_reg[2]~2                                                    ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector10~0                                       ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector9~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector10~0                                       ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector9~0                                        ; 0                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|counter_reg[0]~0           ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][0]~0               ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][0]~1               ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram~2                     ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[1][1]~3               ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][5]~4               ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram~5                     ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[0][2]~6               ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][6]~7               ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram~8                     ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram~9                     ; 1                 ; 0       ;
;      - PS2controller:inst3|ps2_controller:inst1|bsy                                         ; 1                 ; 0       ;
;      - PS2controller:inst3|inst5                                                            ; 0                 ; 0       ;
;      - CPU_regN:inst26|internal_reg~0                                                       ; 1                 ; 0       ;
;      - CPU_regN:inst26|internal_reg[1]~1                                                    ; 1                 ; 0       ;
;      - CPU_regN:inst26|internal_reg~2                                                       ; 1                 ; 0       ;
;      - CPU_regN:inst26|internal_reg~3                                                       ; 1                 ; 0       ;
;      - CPU_regN:inst26|internal_reg~4                                                       ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector7~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector0~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector3~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector2~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector1~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector6~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector5~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector4~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector10~0                                       ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector9~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst18|Selector8~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector7~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector0~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector3~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector2~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector1~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector6~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector5~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector4~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector10~0                                       ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector9~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst14|Selector8~0                                        ; 0                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector7~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[0]~0     ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16|Selector0~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector6~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector5~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector4~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector3~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector2~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector1~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst15|Selector0~0                        ; 1                 ; 0       ;
;      - CPUTimer:inst2|count_reg[22]~0                                                       ; 1                 ; 0       ;
;      - CPU_regN:inst32|internal_reg[9]~0                                                    ; 1                 ; 0       ;
;      - CPU_regN:inst32|internal_reg[9]~1                                                    ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector7~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector0~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector3~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector2~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector1~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector6~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector5~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector4~0                                        ; 1                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[7]~5            ; 1                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst17|Selector8~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector7~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector0~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector3~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector2~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector1~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector6~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector5~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector4~0                                        ; 0                 ; 0       ;
;      - VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[5]~5               ; 0                 ; 0       ;
;      - VGA_controller:inst6|d_ffN:inst13|Selector8~0                                        ; 0                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector7~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14|Selector0~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector6~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector5~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector4~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector3~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector2~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector1~0                        ; 1                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|Selector0~0                        ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|transmission_state                                    ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|bsy_posedge_waiting                                   ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|counter_reg[12]~0                                     ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|counter_reg~1                                         ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|counter_reg~2                                         ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|counter_reg~3                                         ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|counter_reg~4                                         ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|counter_reg~5                                         ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|counter_reg~6                                         ; 1                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[0]                                           ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|eot                                                   ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[1]                                           ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[2]                                           ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[3]                                           ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[4]                                           ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[5]                                           ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[6]                                           ; 0                 ; 0       ;
;      - UART:inst44|bsy_detector:inst2|data_out[7]                                           ; 0                 ; 0       ;
;      - sw_rst~inputCLKENA0                                                                  ; 0                 ; 0       ;
; sw_rst_CPU                                                                                  ;                   ;         ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[15]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[26]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[24]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[7]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[5]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[4]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[3]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[2]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[14]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[1]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[0]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[31]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[11]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[33]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[8]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[9]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[34]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[10]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[35]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[32]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[37]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[36]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[28]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[30]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[25]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[12]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[13]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[27]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[29]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[6]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[23]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[22]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[21]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[20]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[19]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[18]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[17]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[16]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[2]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[10]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[9]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[8]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[3]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[1]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[7]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[5]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[4]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[6]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[0]                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[11]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[6]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[10]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[1]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[4]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[11]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[2]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[3]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[7]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[9]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[0]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[8]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[5]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[1]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[20]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[29]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[10]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[17]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[19]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[18]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[22]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[16]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[23]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[7]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[24]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[4]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[11]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[12]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[31]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[15]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[27]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[28]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[21]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[0]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[30]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[14]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[26]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[5]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[2]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[13]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[9]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[25]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[8]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[6]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[3]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[7]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[0]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[10]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[6]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[8]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[9]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[3]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[2]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[4]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[1]                                              ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[11]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[5]                                              ; 0                 ; 0       ;
;      - CPU:inst|CU_counter:inst25|counter_reg[3]                                            ; 0                 ; 0       ;
;      - CPU:inst|CU_counter:inst25|counter_reg[2]                                            ; 0                 ; 0       ;
;      - CPU:inst|CU_counter:inst25|counter_reg[1]                                            ; 0                 ; 0       ;
;      - CPU:inst|CU_counter:inst25|counter_reg[0]                                            ; 0                 ; 0       ;
;      - CPU:inst|CU_counter:inst25|counter_reg[4]                                            ; 0                 ; 0       ;
;      - CPU:inst|CU_counter:inst25|counter_reg[5]                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[12]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[13]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[14]                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[15]                                             ; 0                 ; 0       ;
;      - inst13                                                                               ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst4|internal_reg[15]~1                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst|internal_reg[2]~1                                             ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[6]~0                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst16|internal_reg[1]~0                                           ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst13|internal_reg[5]~0                       ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst13|internal_reg[5]~3                       ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst15|internal_reg[7]~1                       ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst17|internal_reg[27]~1                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst19|internal_reg[12]~1                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst5|internal_reg[28]~0                       ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst5|internal_reg[28]~2                       ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst7|internal_reg[30]~0                       ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst7|internal_reg[30]~1                       ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst9|internal_reg[3]~0                        ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst9|internal_reg[3]~1                        ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst11|internal_reg[15]~0                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst11|internal_reg[15]~1                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst29|internal_reg[22]~0                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst29|internal_reg[22]~1                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst21|internal_reg[18]~0                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst21|internal_reg[18]~2                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst23|internal_reg[18]~2                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst25|internal_reg[14]~2                      ; 0                 ; 0       ;
;      - CPU:inst|GPR_selector:inst18|CPU_regN:inst27|internal_reg[7]~1                       ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst6|internal_reg[27]~5                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_regN:inst2|internal_reg[7]~3                                            ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[7]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[8]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[12]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[12]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[9]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[13]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[13]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[10]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[14]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[14]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[11]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[15]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[15]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[7]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[3]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[3]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[11]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[2]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[2]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[1]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[1]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[6]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[6]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[0]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[0]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[5]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[5]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst12|internal_reg[4]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[4]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[9]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[8]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst13|internal_reg[10]                                          ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst60|internal_reg[0]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst60|internal_reg[3]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst60|internal_reg[2]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst60|internal_reg[1]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst11|internal_reg[0]                                           ; 0                 ; 0       ;
;      - CPU:inst|CPU_latchN:inst11|internal_reg[1]                                           ; 0                 ; 0       ;
;      - CPU:inst|flags_setter:inst23|Z                                                       ; 0                 ; 0       ;
;      - CPU:inst|flags_setter:inst23|V                                                       ; 0                 ; 0       ;
;      - CPU:inst|flags_setter:inst23|N                                                       ; 0                 ; 0       ;
; clk_50                                                                                      ;                   ;         ;
;      - VGA_controller:inst6|t_ff:inst|q                                                     ; 0                 ; 0       ;
;      - VGA_controller:inst6|clk_divN:inst15|counter[17]                                     ; 0                 ; 0       ;
;      - Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out                    ; 0                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|clk_out                                               ; 0                 ; 0       ;
; key0                                                                                        ;                   ;         ;
;      - debouncer:inst8|Selector1~0                                                          ; 0                 ; 0       ;
;      - debouncer:inst8|Selector0~0                                                          ; 0                 ; 0       ;
;      - debouncer:inst8|counter_reg[21]~0                                                    ; 0                 ; 0       ;
;      - debouncer:inst8|state_reg.10~0                                                       ; 0                 ; 0       ;
; key1                                                                                        ;                   ;         ;
;      - debouncer:inst14|Selector1~0                                                         ; 1                 ; 0       ;
;      - debouncer:inst14|Selector0~0                                                         ; 1                 ; 0       ;
;      - debouncer:inst14|counter_reg[21]~0                                                   ; 1                 ; 0       ;
;      - debouncer:inst14|state_reg.10~0                                                      ; 1                 ; 0       ;
; SW[9]                                                                                       ;                   ;         ;
;      - Memory:inst1|M_MUX:inst5|Mux30~3                                                     ; 0                 ; 0       ;
; SW[8]                                                                                       ;                   ;         ;
;      - Memory:inst1|M_MUX:inst5|Mux31~0                                                     ; 1                 ; 0       ;
; PS2_CLK                                                                                     ;                   ;         ;
;      - PS2controller:inst3|ps2_controller:inst1|bsy                                         ; 1                 ; 0       ;
;      - PS2_CLK~inputCLKENA0                                                                 ; 0                 ; 0       ;
; PS2_DAT                                                                                     ;                   ;         ;
;      - PS2controller:inst3|ps2_controller:inst1|data_out[7]                                 ; 1                 ; 0       ;
; UART2_data_rx                                                                               ;                   ;         ;
;      - UART:inst44|uart_controller:inst1|shift_reg[7]                                       ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|transmission_state~0                                  ; 1                 ; 0       ;
;      - UART:inst44|uart_clk_divN:inst|bsy_posedge_waiting~0                                 ; 1                 ; 0       ;
+---------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------+----------------------+---------+-------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location             ; Fan-Out ; Usage                                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+----------------------+---------+-------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10|counter_reg[14]~0 ; LABCELL_X36_Y4_N12   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12|counter_reg[6]~0  ; LABCELL_X35_Y2_N12   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13|counter_reg[0]~0  ; LABCELL_X39_Y2_N12   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14|counter_reg[23]~0 ; LABCELL_X35_Y5_N6    ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15|counter_reg[4]~0  ; LABCELL_X32_Y1_N54   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16|counter_reg[17]~0 ; LABCELL_X25_Y2_N3    ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17|counter_reg[2]~0  ; MLABCELL_X28_Y3_N36  ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18|counter_reg[7]~0  ; MLABCELL_X37_Y4_N54  ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19|counter_reg[4]~0  ; LABCELL_X36_Y5_N54   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1|counter_reg[1]~0   ; LABCELL_X43_Y4_N24   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20|counter_reg[14]~0 ; LABCELL_X31_Y1_N54   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21|counter_reg[17]~0 ; LABCELL_X24_Y3_N12   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22|counter_reg[17]~0 ; LABCELL_X26_Y4_N6    ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23|counter_reg[21]~0 ; LABCELL_X26_Y2_N18   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24|counter_reg[19]~0 ; LABCELL_X29_Y2_N24   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25|counter_reg[5]~0  ; LABCELL_X40_Y2_N12   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2|counter_reg[9]~0   ; MLABCELL_X37_Y6_N48  ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3|counter_reg[24]~0  ; MLABCELL_X37_Y2_N12  ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4|counter_reg[16]~0  ; LABCELL_X39_Y6_N12   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5|counter_reg[14]~0  ; MLABCELL_X42_Y3_N12  ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7|counter_reg[17]~0  ; LABCELL_X36_Y1_N54   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8|counter_reg[21]~0  ; LABCELL_X21_Y2_N18   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9|counter_reg[5]~0   ; LABCELL_X41_Y3_N54   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst|counter_reg[3]~0    ; MLABCELL_X23_Y2_N9   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CPU_regN:inst16|internal_reg[1]~0                                           ; MLABCELL_X4_Y26_N36  ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CPU_regN:inst2|internal_reg[7]~1                                            ; MLABCELL_X18_Y33_N6  ; 12      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CPU_regN:inst4|internal_reg[15]~1                                           ; LABCELL_X7_Y26_N27   ; 38      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CPU_regN:inst6|internal_reg[27]~5                                           ; LABCELL_X10_Y32_N9   ; 16      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CPU_regN:inst6|internal_reg[6]~0                                            ; MLABCELL_X18_Y33_N9  ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CPU_regN:inst|internal_reg[2]~1                                             ; LABCELL_X20_Y22_N36  ; 12      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CU_logic:inst27|Equal1~0                                                    ; LABCELL_X2_Y26_N42   ; 13      ; Sync. load                                            ; no     ; --                   ; --               ; --                        ;
; CPU:inst|CU_logic:inst27|Equal2~0                                                    ; LABCELL_X19_Y25_N54  ; 43      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst11|internal_reg[15]~0                      ; LABCELL_X5_Y30_N9    ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst11|internal_reg[15]~1                      ; LABCELL_X5_Y30_N45   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst13|internal_reg[5]~1                       ; MLABCELL_X9_Y28_N48  ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst13|internal_reg[5]~3                       ; LABCELL_X19_Y29_N57  ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst15|internal_reg[7]~0                       ; LABCELL_X7_Y25_N3    ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst15|internal_reg[7]~1                       ; LABCELL_X19_Y29_N30  ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst17|internal_reg[27]~0                      ; MLABCELL_X9_Y28_N0   ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst17|internal_reg[27]~1                      ; LABCELL_X19_Y29_N0   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst19|internal_reg[12]~0                      ; MLABCELL_X9_Y26_N6   ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst19|internal_reg[12]~1                      ; LABCELL_X6_Y27_N18   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst21|internal_reg[18]~1                      ; LABCELL_X6_Y27_N48   ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst21|internal_reg[18]~2                      ; LABCELL_X6_Y27_N39   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst23|internal_reg[18]~0                      ; MLABCELL_X9_Y30_N24  ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst23|internal_reg[18]~2                      ; LABCELL_X6_Y27_N42   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst25|internal_reg[14]~1                      ; MLABCELL_X9_Y30_N45  ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst25|internal_reg[14]~2                      ; LABCELL_X5_Y30_N57   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst27|internal_reg[7]~0                       ; LABCELL_X6_Y29_N51   ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst27|internal_reg[7]~1                       ; LABCELL_X6_Y27_N54   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst29|internal_reg[22]~0                      ; LABCELL_X5_Y30_N36   ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst29|internal_reg[22]~1                      ; LABCELL_X5_Y30_N18   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst5|internal_reg[28]~0                       ; LABCELL_X14_Y25_N42  ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst5|internal_reg[28]~2                       ; LABCELL_X14_Y25_N36  ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst7|internal_reg[30]~0                       ; LABCELL_X5_Y30_N6    ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst7|internal_reg[30]~1                       ; LABCELL_X5_Y30_N24   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst9|internal_reg[3]~0                        ; LABCELL_X5_Y30_N27   ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU:inst|GPR_selector:inst18|CPU_regN:inst9|internal_reg[3]~1                        ; LABCELL_X5_Y30_N12   ; 32      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU:inst|flags_setter:inst23|Z~0                                                     ; MLABCELL_X18_Y33_N36 ; 3       ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; CPUTimer:inst2|count_reg[22]~0                                                       ; MLABCELL_X34_Y4_N54  ; 28      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst24|internal_reg[6]~0                                                    ; LABCELL_X31_Y6_N57   ; 8       ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst24|internal_reg[6]~2                                                    ; LABCELL_X32_Y6_N57   ; 8       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst25|internal_reg[1]~1                                                    ; LABCELL_X35_Y8_N3    ; 8       ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst25|internal_reg[1]~2                                                    ; LABCELL_X35_Y8_N42   ; 8       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst26|internal_reg[1]~1                                                    ; LABCELL_X31_Y6_N54   ; 4       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst27|internal_reg[0]                                                      ; FF_X32_Y6_N47        ; 14      ; Sync. load                                            ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst28|internal_reg[2]~1                                                    ; LABCELL_X31_Y8_N9    ; 12      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst28|internal_reg[2]~2                                                    ; LABCELL_X31_Y8_N21   ; 12      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; CPU_regN:inst32|internal_reg[9]~1                                                    ; MLABCELL_X34_Y7_N39  ; 14      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out                    ; FF_X40_Y3_N26        ; 5190    ; Clock                                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|counter_reg[0]~0           ; LABCELL_X41_Y2_N0    ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~10               ; MLABCELL_X34_Y24_N3  ; 47      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~100              ; LABCELL_X26_Y16_N15  ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~101              ; LABCELL_X19_Y13_N57  ; 47      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~102              ; LABCELL_X19_Y12_N45  ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~103              ; LABCELL_X40_Y15_N51  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~104              ; LABCELL_X32_Y16_N3   ; 52      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~105              ; LABCELL_X25_Y15_N36  ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~106              ; MLABCELL_X34_Y17_N9  ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~107              ; LABCELL_X32_Y20_N51  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~108              ; MLABCELL_X34_Y19_N0  ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~109              ; MLABCELL_X34_Y16_N24 ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~110              ; LABCELL_X25_Y16_N21  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~111              ; LABCELL_X35_Y15_N9   ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~112              ; MLABCELL_X28_Y18_N54 ; 58      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~113              ; LABCELL_X25_Y16_N6   ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~114              ; LABCELL_X25_Y20_N15  ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~115              ; LABCELL_X26_Y11_N3   ; 55      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~116              ; LABCELL_X24_Y16_N6   ; 57      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~117              ; MLABCELL_X34_Y17_N15 ; 47      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~118              ; MLABCELL_X34_Y14_N24 ; 54      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~119              ; LABCELL_X26_Y16_N57  ; 56      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~12               ; MLABCELL_X28_Y27_N30 ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~120              ; LABCELL_X26_Y16_N42  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~123              ; LABCELL_X19_Y22_N30  ; 40      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~124              ; LABCELL_X19_Y22_N57  ; 40      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~125              ; LABCELL_X19_Y22_N54  ; 44      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~126              ; LABCELL_X19_Y22_N39  ; 45      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~14               ; LABCELL_X35_Y22_N6   ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~15               ; LABCELL_X31_Y26_N48  ; 45      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~17               ; LABCELL_X31_Y26_N54  ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~19               ; MLABCELL_X37_Y25_N18 ; 56      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~21               ; LABCELL_X40_Y25_N18  ; 55      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~22               ; LABCELL_X31_Y26_N51  ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~23               ; LABCELL_X31_Y27_N18  ; 54      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~24               ; MLABCELL_X34_Y25_N15 ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~25               ; LABCELL_X35_Y22_N12  ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~26               ; LABCELL_X31_Y26_N24  ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~27               ; LABCELL_X31_Y25_N30  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~28               ; MLABCELL_X37_Y25_N42 ; 58      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~29               ; LABCELL_X35_Y22_N30  ; 56      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~31               ; MLABCELL_X28_Y26_N36 ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~33               ; LABCELL_X25_Y33_N33  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~34               ; LABCELL_X29_Y28_N15  ; 54      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~35               ; LABCELL_X32_Y26_N9   ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~36               ; LABCELL_X31_Y26_N18  ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~38               ; LABCELL_X31_Y26_N30  ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~40               ; LABCELL_X25_Y26_N30  ; 47      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~42               ; LABCELL_X25_Y34_N57  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~43               ; LABCELL_X24_Y34_N57  ; 47      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~44               ; LABCELL_X26_Y27_N39  ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~46               ; LABCELL_X24_Y30_N3   ; 57      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~47               ; LABCELL_X29_Y29_N15  ; 56      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~48               ; LABCELL_X31_Y26_N42  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~49               ; LABCELL_X32_Y26_N12  ; 54      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~50               ; MLABCELL_X28_Y26_N33 ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~51               ; LABCELL_X25_Y27_N57  ; 60      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~53               ; LABCELL_X19_Y16_N51  ; 45      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~55               ; LABCELL_X19_Y16_N57  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~56               ; MLABCELL_X37_Y19_N24 ; 42      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~57               ; LABCELL_X36_Y14_N18  ; 44      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~58               ; LABCELL_X35_Y13_N36  ; 54      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~59               ; MLABCELL_X34_Y20_N9  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~60               ; MLABCELL_X34_Y20_N3  ; 52      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~61               ; LABCELL_X16_Y10_N57  ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~62               ; LABCELL_X29_Y12_N9   ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~63               ; MLABCELL_X23_Y17_N57 ; 44      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~65               ; LABCELL_X29_Y13_N12  ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~67               ; LABCELL_X32_Y16_N30  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~68               ; MLABCELL_X28_Y19_N21 ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~69               ; MLABCELL_X34_Y16_N0  ; 52      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~7                ; LABCELL_X31_Y26_N27  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~70               ; LABCELL_X29_Y18_N42  ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~71               ; LABCELL_X35_Y15_N24  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~72               ; LABCELL_X17_Y15_N51  ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~73               ; MLABCELL_X23_Y15_N45 ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~74               ; MLABCELL_X42_Y18_N24 ; 45      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~75               ; LABCELL_X31_Y16_N51  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~77               ; MLABCELL_X34_Y15_N48 ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~78               ; LABCELL_X26_Y19_N24  ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~79               ; LABCELL_X31_Y22_N48  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~80               ; MLABCELL_X34_Y15_N18 ; 49      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~81               ; MLABCELL_X18_Y20_N45 ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~82               ; MLABCELL_X23_Y18_N15 ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~83               ; LABCELL_X24_Y11_N24  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~84               ; MLABCELL_X18_Y20_N51 ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~85               ; LABCELL_X31_Y15_N39  ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~86               ; LABCELL_X39_Y17_N57  ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~87               ; LABCELL_X24_Y18_N42  ; 54      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~88               ; MLABCELL_X28_Y19_N12 ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~89               ; MLABCELL_X34_Y16_N6  ; 53      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~90               ; MLABCELL_X34_Y17_N27 ; 52      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~91               ; LABCELL_X35_Y19_N27  ; 51      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~92               ; LABCELL_X36_Y14_N57  ; 50      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~93               ; LABCELL_X29_Y16_N48  ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~94               ; LABCELL_X29_Y16_N36  ; 46      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~95               ; MLABCELL_X34_Y20_N48 ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~96               ; LABCELL_X26_Y16_N24  ; 52      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~97               ; LABCELL_X32_Y11_N6   ; 48      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~98               ; MLABCELL_X23_Y17_N24 ; 54      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|Decoder0~99               ; LABCELL_X29_Y11_N54  ; 55      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debugA[6]~0               ; LABCELL_X29_Y9_N57   ; 10      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debugC[0]~70              ; LABCELL_X26_Y17_N12  ; 14      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debug_address_cnt[6]~0    ; LABCELL_X26_Y17_N27  ; 41      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[0]~0     ; MLABCELL_X37_Y7_N36  ; 12      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[0][2]~6               ; MLABCELL_X34_Y8_N54  ; 4       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[1][1]~3               ; LABCELL_X35_Y7_N39   ; 2       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[2][0]~0               ; MLABCELL_X34_Y8_N36  ; 8       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][6]~7               ; MLABCELL_X34_Y3_N48  ; 8       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[4][5]~4               ; MLABCELL_X34_Y16_N54 ; 8       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[5][0]~1               ; MLABCELL_X34_Y8_N27  ; 8       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|rdy                       ; FF_X34_Y16_N44       ; 58      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; PS2_CLK                                                                              ; PIN_D3               ; 18      ; Clock                                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; PS2_CLK                                                                              ; PIN_D3               ; 2       ; Clock                                                 ; no     ; --                   ; --               ; --                        ;
; PS2controller:inst3|break_code_detector:inst|Equal1~4                                ; LABCELL_X36_Y8_N18   ; 32      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; PS2controller:inst3|inst5                                                            ; LABCELL_X32_Y8_N45   ; 8       ; Async. clear                                          ; no     ; --                   ; --               ; --                        ;
; PS2controller:inst3|ps2_controller:inst1|Equal1~0                                    ; LABCELL_X31_Y9_N15   ; 12      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; PS2controller:inst3|ps2_controller:inst1|bsy                                         ; FF_X31_Y9_N50        ; 8       ; Clock                                                 ; no     ; --                   ; --               ; --                        ;
; PS2controller:inst3|ps2_controller:inst1|data_out[1]~0                               ; LABCELL_X31_Y9_N51   ; 12      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; UART:inst44|uart_clk_divN:inst|clk_out                                               ; FF_X40_Y3_N11        ; 17      ; Clock                                                 ; no     ; --                   ; --               ; --                        ;
; UART:inst44|uart_clk_divN:inst|counter_reg[12]~0                                     ; LABCELL_X40_Y3_N33   ; 19      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; UART:inst44|uart_controller:inst1|Equal1~0                                           ; MLABCELL_X34_Y2_N3   ; 11      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; UART:inst44|uart_controller:inst1|bsy                                                ; FF_X34_Y2_N38        ; 11      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; UART:inst44|uart_controller:inst1|shift_reg[3]~0                                     ; MLABCELL_X34_Y2_N33  ; 11      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|clk_divN:inst15|counter[17]                                     ; FF_X34_Y1_N56        ; 23      ; Clock                                                 ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|hsync_cnt:inst1|hsync~2                                         ; LABCELL_X31_Y6_N0    ; 2       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|hsync_cnt:inst1|hsync~3                                         ; LABCELL_X32_Y8_N42   ; 11      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|pixel_offset_controller:inst7|column_offset_reg[7]~5            ; LABCELL_X29_Y4_N48   ; 11      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|pixel_offset_controller:inst7|row_offset_reg[5]~5               ; LABCELL_X32_Y3_N30   ; 11      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|rgb_controller:inst4|WideNor0                                   ; LABCELL_X32_Y7_N24   ; 8       ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|t_ff:inst|q                                                     ; FF_X32_Y4_N41        ; 83      ; Clock                                                 ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|vsync_cnt:inst2|count_reg[4]~0                                  ; LABCELL_X32_Y4_N51   ; 11      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|vsync_cnt:inst2|vsync~1                                         ; LABCELL_X29_Y7_N33   ; 2       ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; VGA_controller:inst6|vsync_cnt:inst2|vsync~2                                         ; LABCELL_X32_Y4_N42   ; 11      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; clk_50                                                                               ; PIN_M9               ; 5       ; Clock                                                 ; no     ; --                   ; --               ; --                        ;
; clk_50                                                                               ; PIN_M9               ; 1415    ; Clock                                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; debouncer:inst14|Selector28~0                                                        ; LABCELL_X26_Y5_N54   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; debouncer:inst14|counter_reg[21]~0                                                   ; LABCELL_X26_Y6_N12   ; 25      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; debouncer:inst8|Selector28~0                                                         ; LABCELL_X20_Y1_N48   ; 25      ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
; debouncer:inst8|counter_reg[21]~0                                                    ; LABCELL_X20_Y2_N24   ; 25      ; Clock enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                ; MLABCELL_X13_Y21_N9  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                ; MLABCELL_X13_Y21_N6  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~10                                                                               ; MLABCELL_X13_Y20_N15 ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~11                                                                               ; MLABCELL_X13_Y20_N36 ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~12                                                                               ; LABCELL_X20_Y22_N30  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~13                                                                               ; MLABCELL_X13_Y18_N27 ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~14                                                                               ; LABCELL_X14_Y21_N0   ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~15                                                                               ; LABCELL_X16_Y21_N45  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~16                                                                               ; LABCELL_X20_Y22_N33  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~17                                                                               ; MLABCELL_X13_Y20_N3  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~18                                                                               ; MLABCELL_X13_Y20_N45 ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~19                                                                               ; MLABCELL_X13_Y20_N0  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~2                                                                                ; MLABCELL_X13_Y21_N45 ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~3                                                                                ; MLABCELL_X13_Y21_N30 ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~4                                                                                ; LABCELL_X14_Y23_N3   ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~5                                                                                ; MLABCELL_X13_Y20_N12 ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~6                                                                                ; LABCELL_X14_Y21_N57  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~7                                                                                ; LABCELL_X14_Y21_N45  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~8                                                                                ; LABCELL_X14_Y20_N51  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; rtl~9                                                                                ; LABCELL_X12_Y20_N24  ; 32      ; Latch enable                                          ; no     ; --                   ; --               ; --                        ;
; sw_rst                                                                               ; PIN_U13              ; 248     ; Async. clear, Clock enable, Latch enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; sw_rst                                                                               ; PIN_U13              ; 5218    ; Async. clear                                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sw_rst_CPU                                                                           ; PIN_V13              ; 184     ; Sync. clear                                           ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------+----------------------+---------+-------------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                       ;
+-------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+
; Name                                                              ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+
; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out ; FF_X40_Y3_N26 ; 5190    ; Global Clock         ; GCLK4            ; --                        ;
; PS2_CLK                                                           ; PIN_D3        ; 18      ; Global Clock         ; GCLK0            ; --                        ;
; clk_50                                                            ; PIN_M9        ; 1415    ; Global Clock         ; GCLK5            ; --                        ;
; sw_rst                                                            ; PIN_U13       ; 5218    ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------------------------------------+---------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                          ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; CPU:inst|ALU:inst19|Mult0~8   ; Two Independent 18x18 ; DSP_X15_Y31_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPUTimer:inst2|Mult0~mac      ; Two Independent 18x18 ; DSP_X33_Y7_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:inst|ALU:inst19|Mult0~405 ; Sum of two 18x18      ; DSP_X8_Y31_N0  ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 21,937 / 140,056 ( 16 % ) ;
; C12 interconnects            ; 1,296 / 6,048 ( 21 % )    ;
; C2 interconnects             ; 9,887 / 54,648 ( 18 % )   ;
; C4 interconnects             ; 5,543 / 25,920 ( 21 % )   ;
; DQS bus muxes                ; 0 / 17 ( 0 % )            ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )            ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )            ;
; Direct links                 ; 1,104 / 140,056 ( < 1 % ) ;
; Global clocks                ; 4 / 16 ( 25 % )           ;
; Local interconnects          ; 5,389 / 36,960 ( 15 % )   ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 1,830 / 5,984 ( 31 % )    ;
; R14/C12 interconnect drivers ; 2,849 / 9,504 ( 30 % )    ;
; R3 interconnects             ; 11,770 / 60,192 ( 20 % )  ;
; R6 interconnects             ; 18,668 / 127,072 ( 15 % ) ;
; Spine clocks                 ; 15 / 120 ( 13 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )         ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 77        ; 0            ; 77        ; 0            ; 0            ; 77        ; 77        ; 0            ; 77        ; 77        ; 0            ; 67           ; 0            ; 0            ; 0            ; 0            ; 67           ; 0            ; 0            ; 0            ; 0            ; 67           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 77           ; 0         ; 77           ; 77           ; 0         ; 0         ; 77           ; 0         ; 0         ; 77           ; 10           ; 77           ; 77           ; 77           ; 77           ; 10           ; 77           ; 77           ; 77           ; 77           ; 10           ; 77           ; 77           ; 77           ; 77           ; 77           ; 77           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; hsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; buzzer             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGALED0           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGALED1           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[3]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[2]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[1]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[0]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp0[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp0[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp0[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp0[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp0[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp0[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp0[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp1[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp1[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp1[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp1[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp1[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp1[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp1[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp2[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp2[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp2[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp2[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp2[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp2[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp2[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp3[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp3[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp3[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp3[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp3[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp3[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp3[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp4[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp4[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp4[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp4[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp4[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp4[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp4[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp5[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp5[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp5[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp5[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp5[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp5[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; disp5[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_LED[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; g[3]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; g[2]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; g[1]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; g[0]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; r[3]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; r[2]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; r[1]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; r[0]               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_rst             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sw_rst_CPU         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_50             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key0               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; key1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; UART2_data_rx      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                         ; Destination Clock(s)                                                             ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
; clk_50                                                                                  ; CPU:inst|CPU_regN:inst|internal_reg[0],CPU:inst|CU_counter:inst25|counter_reg[0] ; 2573.5            ;
; clk_50                                                                                  ; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                 ; 1735.1            ;
; clk_50                                                                                  ; clk_50                                                                           ; 474.5             ;
; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                        ; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                 ; 390.5             ;
; clk_50                                                                                  ; CPU:inst|CU_counter:inst25|counter_reg[0]                                        ; 371.2             ;
; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                        ; clk_50                                                                           ; 302.4             ;
; I/O                                                                                     ; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out                ; 195.1             ;
; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0],I/O                                    ; clk_50                                                                           ; 124.2             ;
; clk_50,I/O                                                                              ; clk_50                                                                           ; 123.6             ;
; clk_50,Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out                ; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                 ; 122.1             ;
; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                        ; CPU:inst|CU_counter:inst25|counter_reg[0]                                        ; 86.7              ;
; I/O                                                                                     ; clk_50                                                                           ; 84.3              ;
; UART:inst44|uart_controller:inst1|bsy                                                   ; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out                ; 58.2              ;
; clk_50,CPU:inst|CPU_regN:inst|internal_reg[0],CPU:inst|CU_counter:inst25|counter_reg[0] ; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                 ; 53.6              ;
; clk_50                                                                                  ; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out                ; 48.9              ;
; CPU:inst|CPU_regN:inst|internal_reg[0],CPU:inst|CU_counter:inst25|counter_reg[0]        ; clk_50,CPU:inst|CU_counter:inst25|counter_reg[0]                                 ; 48.2              ;
; VGA_controller:inst6|t_ff:inst|q                                                        ; VGA_controller:inst6|t_ff:inst|q                                                 ; 46.4              ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                              ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; Source Register                                                                 ; Destination Register                                                 ; Delay Added in ns ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; UART:inst44|bsy_detector:inst2|data_out[7]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[7]               ; 7.665             ;
; UART:inst44|bsy_detector:inst2|data_out[3]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[3]               ; 7.562             ;
; UART:inst44|bsy_detector:inst2|data_out[4]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[4]               ; 7.528             ;
; UART:inst44|bsy_detector:inst2|data_out[0]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[0]               ; 7.288             ;
; UART:inst44|bsy_detector:inst2|data_out[5]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[5]               ; 7.276             ;
; UART:inst44|bsy_detector:inst2|data_out[2]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[2]               ; 7.000             ;
; UART:inst44|bsy_detector:inst2|data_out[6]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[6]               ; 6.997             ;
; UART:inst44|bsy_detector:inst2|data_out[1]                                      ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[1]               ; 6.847             ;
; sw_rst                                                                          ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst11|q[7]               ; 6.633             ;
; UART:inst44|uart_clk_divN:inst|clk_out                                          ; UART:inst44|uart_clk_divN:inst|clk_out                               ; 6.120             ;
; UART:inst44|bsy_detector:inst2|eot                                              ; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst14|q[0]               ; 5.941             ;
; CPU:inst|CPU_regN:inst|internal_reg[0]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[8]                           ; 5.848             ;
; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out               ; Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out    ; 5.717             ;
; CPU:inst|CPU_regN:inst4|internal_reg[28]                                        ; Memory:inst1|M_RAM:inst4|RAM~124                                     ; 5.697             ;
; CPU:inst|CPU_regN:inst4|internal_reg[17]                                        ; Memory:inst1|M_RAM:inst4|RAM~113                                     ; 5.604             ;
; VGA_controller:inst6|clk_divN:inst15|counter[17]                                ; VGA_controller:inst6|clk_divN:inst15|counter[17]                     ; 5.602             ;
; CPU:inst|CPU_regN:inst4|internal_reg[12]                                        ; Memory:inst1|M_RAM:inst4|RAM~108                                     ; 5.592             ;
; CPU:inst|CPU_regN:inst4|internal_reg[3]                                         ; Memory:inst1|M_RAM:inst4|RAM~99                                      ; 5.589             ;
; CPU:inst|CPU_regN:inst4|internal_reg[15]                                        ; Memory:inst1|M_RAM:inst4|RAM~111                                     ; 5.512             ;
; CPU:inst|CPU_regN:inst4|internal_reg[1]                                         ; Memory:inst1|M_RAM:inst4|RAM~161                                     ; 5.502             ;
; VGA_controller:inst6|t_ff:inst|q                                                ; VGA_controller:inst6|t_ff:inst|q                                     ; 5.341             ;
; CPU:inst|CPU_regN:inst4|internal_reg[30]                                        ; Memory:inst1|M_RAM:inst4|RAM~382                                     ; 5.288             ;
; CPU:inst|CPU_regN:inst4|internal_reg[7]                                         ; Memory:inst1|M_RAM:inst4|RAM~167                                     ; 5.212             ;
; CPU:inst|CPU_regN:inst4|internal_reg[0]                                         ; Memory:inst1|M_RAM:inst4|RAM~160                                     ; 5.191             ;
; CPU:inst|CPU_regN:inst4|internal_reg[14]                                        ; Memory:inst1|M_RAM:inst4|RAM~366                                     ; 5.160             ;
; CPU:inst|CPU_regN:inst4|internal_reg[19]                                        ; Memory:inst1|M_RAM:inst4|RAM~115                                     ; 5.113             ;
; CPU:inst|CPU_regN:inst4|internal_reg[22]                                        ; Memory:inst1|M_RAM:inst4|RAM~118                                     ; 5.040             ;
; CPU:inst|CPU_regN:inst4|internal_reg[29]                                        ; Memory:inst1|M_RAM:inst4|RAM~125                                     ; 5.036             ;
; CPU:inst|CPU_regN:inst4|internal_reg[20]                                        ; Memory:inst1|M_RAM:inst4|RAM~500                                     ; 5.028             ;
; CPU:inst|CPU_regN:inst4|internal_reg[10]                                        ; Memory:inst1|M_RAM:inst4|RAM~170                                     ; 5.021             ;
; CPU:inst|CPU_regN:inst4|internal_reg[6]                                         ; Memory:inst1|M_RAM:inst4|RAM~166                                     ; 5.015             ;
; CPU:inst|CPU_regN:inst4|internal_reg[8]                                         ; Memory:inst1|M_RAM:inst4|RAM~488                                     ; 4.989             ;
; CPU:inst|CPU_regN:inst4|internal_reg[16]                                        ; Memory:inst1|M_RAM:inst4|RAM~112                                     ; 4.982             ;
; CPU:inst|CPU_regN:inst4|internal_reg[25]                                        ; Memory:inst1|M_RAM:inst4|RAM~377                                     ; 4.977             ;
; CPU:inst|CPU_regN:inst4|internal_reg[21]                                        ; Memory:inst1|M_RAM:inst4|RAM~533                                     ; 4.957             ;
; CPU:inst|CPU_regN:inst4|internal_reg[5]                                         ; Memory:inst1|M_RAM:inst4|RAM~165                                     ; 4.949             ;
; CPU:inst|CPU_regN:inst|internal_reg[8]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[7]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[6]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[9]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[11]                                         ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[5]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[4]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[2]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[3]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[1]                                          ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst|internal_reg[10]                                         ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 4.947             ;
; CPU:inst|CPU_regN:inst4|internal_reg[9]                                         ; Memory:inst1|M_RAM:inst4|RAM~489                                     ; 4.923             ;
; CPU:inst|CPU_regN:inst4|internal_reg[2]                                         ; Memory:inst1|M_RAM:inst4|RAM~162                                     ; 4.916             ;
; CPU:inst|CPU_regN:inst4|internal_reg[27]                                        ; Memory:inst1|M_RAM:inst4|RAM~443                                     ; 4.908             ;
; CPU:inst|CPU_regN:inst4|internal_reg[31]                                        ; Memory:inst1|M_RAM:inst4|RAM~255                                     ; 4.895             ;
; CPU:inst|CPU_regN:inst4|internal_reg[18]                                        ; Memory:inst1|M_RAM:inst4|RAM~242                                     ; 4.799             ;
; UART:inst44|uart_controller:inst1|bsy                                           ; UART:inst44|uart_clk_divN:inst|transmission_state                    ; 4.745             ;
; CPU:inst|CPU_regN:inst4|internal_reg[24]                                        ; Memory:inst1|M_RAM:inst4|RAM~536                                     ; 4.728             ;
; CPU:inst|CPU_regN:inst4|internal_reg[11]                                        ; Memory:inst1|M_RAM:inst4|RAM~587                                     ; 4.727             ;
; CPU:inst|CPU_regN:inst4|internal_reg[23]                                        ; Memory:inst1|M_RAM:inst4|RAM~119                                     ; 4.675             ;
; CPU:inst|CPU_regN:inst4|internal_reg[26]                                        ; Memory:inst1|M_RAM:inst4|RAM~570                                     ; 4.650             ;
; debouncer:inst8|q                                                               ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|current   ; 4.646             ;
; CPU:inst|CU_counter:inst25|counter_reg[0]                                       ; CPU:inst|CU_counter:inst25|counter_reg[1]                            ; 4.631             ;
; CPU:inst|CU_counter:inst25|counter_reg[1]                                       ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.567             ;
; CPU:inst|CU_counter:inst25|counter_reg[2]                                       ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.567             ;
; CPU:inst|CU_counter:inst25|counter_reg[5]                                       ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.567             ;
; CPU:inst|CU_counter:inst25|counter_reg[3]                                       ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.567             ;
; CPU:inst|CU_counter:inst25|counter_reg[4]                                       ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.567             ;
; CPU:inst|CPU_regN:inst4|internal_reg[13]                                        ; Memory:inst1|M_RAM:inst4|RAM~621                                     ; 4.486             ;
; CPU:inst|CPU_regN:inst4|internal_reg[4]                                         ; Memory:inst1|M_RAM:inst4|RAM~580                                     ; 4.461             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[14]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.057             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[15]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.057             ;
; CPU:inst|CPU_latchN:inst13|internal_reg[15]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 4.057             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[11]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 3.787             ;
; CPU:inst|CPU_latchN:inst13|internal_reg[14]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 3.787             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[10]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[14]                          ; 3.787             ;
; debouncer:inst14|q                                                              ; Memory:inst1|InstructionBuffer:inst6|instructionRAM:inst20|debugA[0] ; 3.518             ;
; Memory:inst1|M_RAM:inst4|RAM~433                                                ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.399             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[8]                                      ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.337             ;
; CPU:inst|CPU_latchN:inst13|internal_reg[12]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.337             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[12]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.337             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[11] ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[10] ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[8]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[9]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[7]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[6]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[5]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[3]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[1]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[0]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|d_ffN:inst16|q[0]                          ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[4]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|addressWRITE_reg[2]  ; Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1|ram[3][0] ; 3.245             ;
; PS2controller:inst3|PS2bsy_detector:inst2|data_out[2]                           ; PS2controller:inst3|break_code_detector:inst|released                ; 3.217             ;
; PS2controller:inst3|PS2bsy_detector:inst2|data_out[1]                           ; PS2controller:inst3|break_code_detector:inst|released                ; 3.203             ;
; PS2controller:inst3|PS2bsy_detector:inst2|data_out[0]                           ; PS2controller:inst3|break_code_detector:inst|released                ; 3.201             ;
; Memory:inst1|M_RAM:inst4|RAM~465                                                ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.154             ;
; PS2controller:inst3|PS2bsy_detector:inst2|data_out[5]                           ; PS2controller:inst3|break_code_detector:inst|released                ; 3.152             ;
; PS2controller:inst3|PS2bsy_detector:inst2|data_out[7]                           ; PS2controller:inst3|break_code_detector:inst|released                ; 3.150             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[13]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.109             ;
; CPU:inst|CPU_latchN:inst13|internal_reg[13]                                     ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.109             ;
; CPU:inst|CPU_latchN:inst12|internal_reg[9]                                      ; CPU:inst|CPU_latchN:inst12|internal_reg[1]                           ; 3.109             ;
; Memory:inst1|M_RAM:inst4|RAM~215                                                ; CPU:inst|CPU_latchN:inst12|internal_reg[7]                           ; 3.104             ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEBA4F23C7 for design "Computer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 4 clocks (4 global)
    Info (11162): Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12|clk_out~CLKENA0 with 3959 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): clk_50~inputCLKENA0 with 1406 fanout uses global clock CLKCTRL_G5
    Info (11162): sw_rst~inputCLKENA0 with 3977 fanout uses global clock CLKCTRL_G7
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): PS2_CLK~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 2 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver sw_rst~inputCLKENA0, placed at CLKCTRL_G7
        Info (179012): Refclk input I/O pad sw_rst is placed onto PIN_U13
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_CLK~inputCLKENA0, placed at CLKCTRL_G2
        Info (179012): Refclk input I/O pad PS2_CLK is placed onto PIN_D3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Warning (335093): The Timing Analyzer is analyzing 690 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Computer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|inst27|WideOr5  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 13 registers into blocks of type DSP block
    Extra Info (176220): Created 13 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:33
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170089): 6e+03 ns of routing delay (approximately 6.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 16% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:05:24
Info (11888): Total time spent on timing analysis during the Fitter is 35.77 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:27
Info (144001): Generated suppressed messages file C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/output_files/Computer.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 6332 megabytes
    Info: Processing ended: Tue Apr  9 02:29:25 2024
    Info: Elapsed time: 00:07:44
    Info: Total CPU time (on all processors): 00:09:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/output_files/Computer.fit.smsg.


