// Generated by CIRCT firtool-1.62.1

module ClockGate (
  input  wire TE,
  input  wire E,
  input  wire CK,
  output wire Q
);
  reg EN;
  always @(posedge CK) begin
    EN <= TE | E;
  end
  //assign Q = CK & EN;
  assign Q = CK;
endmodule
