{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457747553292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457747553292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 20:52:33 2016 " "Processing started: Fri Mar 11 20:52:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457747553292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457747553292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457747553292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457747553711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/vga_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-SYN " "Found design unit 1: vga_rom-SYN" {  } { { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554214 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Found entity 1: vga_rom" {  } { { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/rom_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/rom_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_test-arch " "Found design unit 1: Rom_test-arch" {  } { { "../ROM_test.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/ROM_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554217 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom_test " "Found entity 1: Rom_test" {  } { { "../ROM_test.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/ROM_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/vga_sync_gen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/vga_sync_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_sync_gen-model_1proc " "Found design unit 1: VGA_sync_gen-model_1proc" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554222 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VGA_sync_gen-model_2proc " "Found design unit 2: VGA_sync_gen-model_2proc" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554222 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync_gen " "Found entity 1: VGA_sync_gen" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kin/desktop/digital design/lab06/vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "../vga_lib.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_lib.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554230 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/row_address_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/row_address_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 row_address_gen-gen " "Found design unit 1: row_address_gen-gen" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554234 ""} { "Info" "ISGN_ENTITY_NAME" "1 row_address_gen " "Found entity 1: row_address_gen" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/output_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/output_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_generator-CTRL " "Found design unit 1: Output_generator-CTRL" {  } { { "../Output_generator.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/Output_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_generator " "Found entity 1: Output_generator" {  } { { "../Output_generator.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/Output_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/col_address_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/col_address_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 col_address_gen-gen " "Found design unit 1: col_address_gen-gen" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554242 ""} { "Info" "ISGN_ENTITY_NAME" "1 col_address_gen " "Found entity 1: col_address_gen" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-div " "Found design unit 1: clk_div-div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554246 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457747554293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:P_CLK " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:P_CLK\"" {  } { { "../top_level.vhd" "P_CLK" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA_sync_gen VGA_sync_gen:VGA_GEN A:model_1proc " "Elaborating entity \"VGA_sync_gen\" using architecture \"A:model_1proc\" for hierarchy \"VGA_sync_gen:VGA_GEN\"" {  } { { "../top_level.vhd" "VGA_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_address_gen row_address_gen:ROW_ADDR_GEN " "Elaborating entity \"row_address_gen\" for hierarchy \"row_address_gen:ROW_ADDR_GEN\"" {  } { { "../top_level.vhd" "ROW_ADDR_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554364 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "button_nat row_address_gen.vhd(17) " "VHDL Signal Declaration warning at row_address_gen.vhd(17): used explicit default value for signal \"button_nat\" because signal was never assigned a value" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457747554365 "|top_level|row_address_gen:ROW_ADDR_GEN"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Vcount_nat row_address_gen.vhd(18) " "VHDL Signal Declaration warning at row_address_gen.vhd(18): used explicit default value for signal \"Vcount_nat\" because signal was never assigned a value" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457747554365 "|top_level|row_address_gen:ROW_ADDR_GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "col_address_gen col_address_gen:COL_ADDR_GEN " "Elaborating entity \"col_address_gen\" for hierarchy \"col_address_gen:COL_ADDR_GEN\"" {  } { { "../top_level.vhd" "COL_ADDR_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554376 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "button_nat col_address_gen.vhd(17) " "VHDL Signal Declaration warning at col_address_gen.vhd(17): used explicit default value for signal \"button_nat\" because signal was never assigned a value" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457747554377 "|top_level|col_address_gen:COL_ADDR_GEN"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Hcount_nat col_address_gen.vhd(18) " "VHDL Signal Declaration warning at col_address_gen.vhd(18): used explicit default value for signal \"Hcount_nat\" because signal was never assigned a value" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457747554377 "|top_level|col_address_gen:COL_ADDR_GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_rom vga_rom:ROM " "Elaborating entity \"vga_rom\" for hierarchy \"vga_rom:ROM\"" {  } { { "../top_level.vhd" "ROM" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_rom:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_rom:ROM\|altsyncram:altsyncram_component\"" {  } { { "../vga_rom.vhd" "altsyncram_component" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_rom:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_rom:ROM\|altsyncram:altsyncram_component\"" {  } { { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457747554485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_rom:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_rom:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../brom.mif " "Parameter \"init_file\" = \"../../brom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554486 ""}  } { { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1457747554486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2s3 " "Found entity 1: altsyncram_h2s3" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457747554582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457747554582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h2s3 vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated " "Elaborating entity \"altsyncram_h2s3\" for hierarchy \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_generator Output_generator:OUTPUT_GEN " "Elaborating entity \"Output_generator\" for hierarchy \"Output_generator:OUTPUT_GEN\"" {  } { { "../top_level.vhd" "OUTPUT_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457747554696 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1457747555435 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1457747555435 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Vert_Sync VCC " "Pin \"Vert_Sync\" is stuck at VCC" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457747555527 "|top_level|Vert_Sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457747555527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457747555668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457747556202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457747556202 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556225 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556226 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556227 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556227 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556227 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556227 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556228 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556228 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556228 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556228 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556229 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1457747556229 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457747556260 "|top_level|button[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1457747556260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457747556261 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457747556261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457747556261 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1457747556261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457747556261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457747556298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 20:52:36 2016 " "Processing ended: Fri Mar 11 20:52:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457747556298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457747556298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457747556298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457747556298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457747558282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457747558283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 20:52:37 2016 " "Processing started: Fri Mar 11 20:52:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457747558283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1457747558283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab06 -c lab06 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1457747558283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1457747558414 ""}
{ "Info" "0" "" "Project  = lab06" {  } {  } 0 0 "Project  = lab06" 0 0 "Fitter" 0 0 1457747558415 ""}
{ "Info" "0" "" "Revision = lab06" {  } {  } 0 0 "Revision = lab06" 0 0 "Fitter" 0 0 1457747558415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1457747558492 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab06 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design lab06" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1457747558665 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1457747558713 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1457747558713 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558842 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558844 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558845 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558845 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558845 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558846 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558846 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558846 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558846 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558847 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558847 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"vga_rom:ROM\|altsyncram:altsyncram_component\|altsyncram_h2s3:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_h2s3.tdf" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/db/altsyncram_h2s3.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 59 0 0 } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 63 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1457747558847 "|top_level|vga_rom:ROM|altsyncram:altsyncram_component|altsyncram_h2s3:auto_generated|ram_block1a11"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1457747558853 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1457747558866 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457747559134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457747559134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1457747559134 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1457747559134 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 587 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747559137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747559137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747559137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747559137 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1457747559137 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1457747559137 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1457747559139 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1457747559140 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Horiz_Sync " "Pin Horiz_Sync not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Horiz_Sync } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Horiz_Sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Vert_Sync " "Pin Vert_Sync not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Vert_Sync } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Vert_Sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[0\] " "Pin rgb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[0] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[1\] " "Pin rgb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[1] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[2\] " "Pin rgb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[2] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[3\] " "Pin rgb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[3] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[4\] " "Pin rgb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[4] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[5\] " "Pin rgb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[5] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[6\] " "Pin rgb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[6] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[7\] " "Pin rgb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[7] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[8\] " "Pin rgb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[8] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[9\] " "Pin rgb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[9] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[10\] " "Pin rgb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[10] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[11\] " "Pin rgb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rgb[11] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "button\[0\] " "Pin button\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { button[0] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "button\[1\] " "Pin button\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { button[1] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "button\[2\] " "Pin button\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { button[2] } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50MHz " "Pin clk50MHz not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk50MHz } } } { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1457747559620 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1457747559620 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab06.sdc " "Synopsys Design Constraints File file not found: 'lab06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1457747559916 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1457747559917 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1457747559920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1457747559920 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1457747559921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk50MHz~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457747559952 ""}  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 582 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457747559952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:P_CLK\|tmp  " "Automatically promoted node clk_div:P_CLK\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457747559952 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|tmp~0 " "Destination node clk_div:P_CLK\|tmp~0" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|tmp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559952 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457747559952 ""}  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|tmp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457747559952 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[1\] " "Destination node clk_div:P_CLK\|counter\[1\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[2\] " "Destination node clk_div:P_CLK\|counter\[2\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[3\] " "Destination node clk_div:P_CLK\|counter\[3\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[4\] " "Destination node clk_div:P_CLK\|counter\[4\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[5\] " "Destination node clk_div:P_CLK\|counter\[5\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[6\] " "Destination node clk_div:P_CLK\|counter\[6\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[7\] " "Destination node clk_div:P_CLK\|counter\[7\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[8\] " "Destination node clk_div:P_CLK\|counter\[8\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[9\] " "Destination node clk_div:P_CLK\|counter\[9\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:P_CLK\|counter\[10\] " "Destination node clk_div:P_CLK\|counter\[10\]" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:P_CLK|counter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1457747559953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1457747559953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1457747559953 ""}  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 0 { 0 ""} 0 581 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1457747559953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1457747560160 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457747560161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1457747560161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457747560162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1457747560163 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1457747560163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1457747560163 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1457747560164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1457747560351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1457747560352 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1457747560352 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 3 14 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 3 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1457747560355 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1457747560355 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1457747560355 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1457747560356 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1457747560356 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1457747560356 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747560791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1457747561436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747561538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1457747561548 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1457747562347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747562347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1457747562617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1457747563225 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1457747563225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747564080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1457747564081 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1457747564081 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1457747564093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457747564136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457747564477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1457747564516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1457747564630 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1457747565040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/output_files/lab06.fit.smsg " "Generated suppressed messages file C:/Users/Kin/Desktop/Digital Design/Lab06/quartus/output_files/lab06.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1457747565599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "889 " "Peak virtual memory: 889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457747565935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 20:52:45 2016 " "Processing ended: Fri Mar 11 20:52:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457747565935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457747565935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457747565935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1457747565935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1457747567694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457747567694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 20:52:47 2016 " "Processing started: Fri Mar 11 20:52:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457747567694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1457747567694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab06 -c lab06 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1457747567695 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1457747568554 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1457747568572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457747568952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 20:52:48 2016 " "Processing ended: Fri Mar 11 20:52:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457747568952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457747568952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457747568952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1457747568952 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1457747569571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1457747572469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457747572470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 20:52:52 2016 " "Processing started: Fri Mar 11 20:52:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457747572470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457747572470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab06 -c lab06 " "Command: quartus_sta lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457747572470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1457747572604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457747572818 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1457747572876 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1457747572876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab06.sdc " "Synopsys Design Constraints File file not found: 'lab06.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1457747573063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1457747573064 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:P_CLK\|tmp clk_div:P_CLK\|tmp " "create_clock -period 1.000 -name clk_div:P_CLK\|tmp clk_div:P_CLK\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573065 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573065 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573065 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1457747573177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573178 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1457747573179 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1457747573189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457747573211 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457747573211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.135 " "Worst-case setup slack is -4.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.135            -105.634 clk50MHz  " "   -4.135            -105.634 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.738             -29.192 clk_div:P_CLK\|tmp  " "   -1.738             -29.192 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747573214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 clk50MHz  " "    0.101               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk_div:P_CLK\|tmp  " "    0.358               0.000 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747573217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457747573222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457747573225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk50MHz  " "   -3.000             -36.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 clk_div:P_CLK\|tmp  " "   -1.000             -42.000 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747573227 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457747573306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1457747573349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1457747573766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457747573834 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457747573834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.571 " "Worst-case setup slack is -3.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.571             -91.076 clk50MHz  " "   -3.571             -91.076 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489             -22.717 clk_div:P_CLK\|tmp  " "   -1.489             -22.717 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747573839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 clk50MHz  " "    0.075               0.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_div:P_CLK\|tmp  " "    0.312               0.000 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747573846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457747573851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457747573856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.000 clk50MHz  " "   -3.000             -36.000 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 clk_div:P_CLK\|tmp  " "   -1.000             -42.000 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747573860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747573860 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1457747573991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1457747574085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1457747574085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.845 " "Worst-case setup slack is -1.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.845             -43.350 clk50MHz  " "   -1.845             -43.350 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -5.664 clk_div:P_CLK\|tmp  " "   -0.518              -5.664 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747574090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.055 " "Worst-case hold slack is -0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.055 clk50MHz  " "   -0.055              -0.055 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_div:P_CLK\|tmp  " "    0.187               0.000 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747574097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457747574112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1457747574119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.074 clk50MHz  " "   -3.000             -38.074 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 clk_div:P_CLK\|tmp  " "   -1.000             -42.000 clk_div:P_CLK\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1457747574125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1457747574125 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457747574410 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1457747574410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457747574543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 20:52:54 2016 " "Processing ended: Fri Mar 11 20:52:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457747574543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457747574543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457747574543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457747574543 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457747575266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457747590264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457747590264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 20:53:10 2016 " "Processing started: Fri Mar 11 20:53:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457747590264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1457747590264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab06 -c lab06 --netlist_type=sgate " "Command: quartus_npp lab06 -c lab06 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1457747590264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457747590391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 20:53:10 2016 " "Processing ended: Fri Mar 11 20:53:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457747590391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457747590391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457747590391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1457747590391 ""}
