var F2837xD__i2c_8h =
[
    [ "I2COAR_BITS", "structI2COAR__BITS.html", "structI2COAR__BITS" ],
    [ "I2COAR_REG", "unionI2COAR__REG.html", "unionI2COAR__REG" ],
    [ "I2CIER_BITS", "structI2CIER__BITS.html", "structI2CIER__BITS" ],
    [ "I2CIER_REG", "unionI2CIER__REG.html", "unionI2CIER__REG" ],
    [ "I2CSTR_BITS", "structI2CSTR__BITS.html", "structI2CSTR__BITS" ],
    [ "I2CSTR_REG", "unionI2CSTR__REG.html", "unionI2CSTR__REG" ],
    [ "I2CDRR_BITS", "structI2CDRR__BITS.html", "structI2CDRR__BITS" ],
    [ "I2CDRR_REG", "unionI2CDRR__REG.html", "unionI2CDRR__REG" ],
    [ "I2CSAR_BITS", "structI2CSAR__BITS.html", "structI2CSAR__BITS" ],
    [ "I2CSAR_REG", "unionI2CSAR__REG.html", "unionI2CSAR__REG" ],
    [ "I2CDXR_BITS", "structI2CDXR__BITS.html", "structI2CDXR__BITS" ],
    [ "I2CDXR_REG", "unionI2CDXR__REG.html", "unionI2CDXR__REG" ],
    [ "I2CMDR_BITS", "structI2CMDR__BITS.html", "structI2CMDR__BITS" ],
    [ "I2CMDR_REG", "unionI2CMDR__REG.html", "unionI2CMDR__REG" ],
    [ "I2CISRC_BITS", "structI2CISRC__BITS.html", "structI2CISRC__BITS" ],
    [ "I2CISRC_REG", "unionI2CISRC__REG.html", "unionI2CISRC__REG" ],
    [ "I2CEMDR_BITS", "structI2CEMDR__BITS.html", "structI2CEMDR__BITS" ],
    [ "I2CEMDR_REG", "unionI2CEMDR__REG.html", "unionI2CEMDR__REG" ],
    [ "I2CPSC_BITS", "structI2CPSC__BITS.html", "structI2CPSC__BITS" ],
    [ "I2CPSC_REG", "unionI2CPSC__REG.html", "unionI2CPSC__REG" ],
    [ "I2CFFTX_BITS", "structI2CFFTX__BITS.html", "structI2CFFTX__BITS" ],
    [ "I2CFFTX_REG", "unionI2CFFTX__REG.html", "unionI2CFFTX__REG" ],
    [ "I2CFFRX_BITS", "structI2CFFRX__BITS.html", "structI2CFFRX__BITS" ],
    [ "I2CFFRX_REG", "unionI2CFFRX__REG.html", "unionI2CFFRX__REG" ],
    [ "I2C_REGS", "structI2C__REGS.html", "structI2C__REGS" ]
];