//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2017, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

example_01-04_dut_example.sv
example_01-05_testbench_example.sv
example_01-06_testbench_top_example.sv

