Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: decode.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "decode.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "decode"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : decode
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 2048

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/utils.vhd" in Library work.
Package <utils> compiled.
Package body <utils> compiled.
Compiling vhdl file "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" in Library work.
Architecture behavioral of Entity decode is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <decode> in library <work> (architecture <behavioral>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <decode> in library <work> (Architecture <behavioral>).
WARNING:Xst:795 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" line 95: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" line 95: Size of operands are different : result is <false>.
WARNING:Xst:795 - "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd" line 95: Size of operands are different : result is <false>.
Entity <decode> analyzed. Unit <decode> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <decode>.
    Related source file is "C:/Users/pc richard/Documents/CG3207/cg3207-project/decode.vhd".
    Found 32-bit register for signal <AluOP1>.
    Found 32-bit register for signal <AluOP2>.
    Found 6-bit register for signal <AluControl>.
    Found 5-bit register for signal <ControlSignals>.
    Found 5-bit register for signal <RegWBAddr>.
    Found 32-bit register for signal <registerOut>.
    Found 32-bit register for signal <lreg>.
    Found 5-bit register for signal <lregAddr>.
    Found 32-bit 32-to-1 multiplexer for signal <lreg$mux0000> created at line 74.
    Found 1024-bit register for signal <registerFile>.
    Found 32-bit 32-to-1 multiplexer for signal <registerFile$mux0001> created at line 91.
    Found 32-bit 32-to-1 multiplexer for signal <registerFile$mux0002> created at line 102.
    Found 32-bit 4-to-1 multiplexer for signal <registerOut$mux0003>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <registerFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1173 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <decode> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 40
 32-bit register                                       : 36
 5-bit register                                        : 3
 6-bit register                                        : 1
# Multiplexers                                         : 4
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ControlSignals_0> (without init value) has a constant value of 0 in block <decode>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1173
 Flip-Flops                                            : 1173
# Multiplexers                                         : 4
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ControlSignals_0> (without init value) has a constant value of 0 in block <decode>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ControlSignals_1> in Unit <decode> is equivalent to the following FF/Latch, which will be removed : <ControlSignals_4> 

Optimizing unit <decode> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block decode, actual ratio is 42.
FlipFlop ControlSignals_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1172
 Flip-Flops                                            : 1172

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : decode.ngr
Top Level Output File Name         : decode
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 224

Cell Usage :
# BELS                             : 4256
#      BUF                         : 3
#      GND                         : 1
#      LUT2                        : 11
#      LUT3                        : 2156
#      LUT4                        : 124
#      LUT4_L                      : 32
#      MUXCY                       : 7
#      MUXF5                       : 1025
#      MUXF6                       : 512
#      MUXF7                       : 256
#      MUXF8                       : 128
#      VCC                         : 1
# FlipFlops/Latches                : 1172
#      FDE                         : 1172
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 223
#      IBUF                        : 70
#      OBUF                        : 153
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                     1711  out of   3584    47%  
 Number of Slice Flip Flops:           1163  out of   7168    16%  
 Number of 4 input LUTs:               2323  out of   7168    32%  
 Number of IOs:                         224
 Number of bonded IOBs:                 224  out of    195   114% (*) 
    IOB Flip Flops:                       9
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 1172  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.373ns (Maximum Frequency: 228.676MHz)
   Minimum input arrival time before clock: 9.769ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: 8.489ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.373ns (frequency: 228.676MHz)
  Total number of paths / destination ports: 4171 / 139
-------------------------------------------------------------------------
Delay:               4.373ns (Levels of Logic = 6)
  Source:            registerFile_0_0 (FF)
  Destination:       AluOP2_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: registerFile_0_0 to AluOP2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.611  registerFile_0_0 (registerFile_0_0)
     LUT3:I1->O            1   0.643   0.000  Mmux_registerFile_mux0002_10 (Mmux_registerFile_mux0002_10)
     MUXF5:I0->O           1   0.276   0.000  Mmux_registerFile_mux0002_8_f5 (Mmux_registerFile_mux0002_8_f5)
     MUXF6:I0->O           1   0.291   0.000  Mmux_registerFile_mux0002_6_f6 (Mmux_registerFile_mux0002_6_f6)
     MUXF7:I0->O           1   0.291   0.000  Mmux_registerFile_mux0002_4_f7 (Mmux_registerFile_mux0002_4_f7)
     MUXF8:I0->O           2   0.291   0.479  Mmux_registerFile_mux0002_2_f8 (registerFile_mux0002<0>)
     LUT3:I2->O            1   0.648   0.000  AluOP2_mux0000<0> (AluOP2_mux0000<0>)
     FDE:D                     0.252          AluOP2_0
    ----------------------------------------
    Total                      4.373ns (3.283ns logic, 1.090ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 57030 / 2344
-------------------------------------------------------------------------
Offset:              9.769ns (Levels of Logic = 10)
  Source:            CurrentInstruction<16> (PAD)
  Destination:       AluControl_0 (FF)
  Destination Clock: CLK rising

  Data Path: CurrentInstruction<16> to AluControl_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           257   0.849   1.333  CurrentInstruction_16_IBUF (CurrentInstruction_16_IBUF)
     BUF:I->O            258   0.648   1.477  CurrentInstruction_16_IBUF_1 (CurrentInstruction_16_IBUF_1)
     LUT4:I0->O            1   0.648   0.000  registerFile_1_cmp_eq0001_wg_lut<1> (registerFile_1_cmp_eq0001_wg_lut<1>)
     MUXCY:S->O            1   0.632   0.000  registerFile_1_cmp_eq0001_wg_cy<1> (registerFile_1_cmp_eq0001_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  registerFile_1_cmp_eq0001_wg_cy<2> (registerFile_1_cmp_eq0001_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  registerFile_1_cmp_eq0001_wg_cy<3> (registerFile_1_cmp_eq0001_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  registerFile_1_cmp_eq0001_wg_cy<4> (registerFile_1_cmp_eq0001_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  registerFile_1_cmp_eq0001_wg_cy<5> (registerFile_1_cmp_eq0001_wg_cy<5>)
     MUXCY:CI->O          34   0.269   1.406  registerFile_1_cmp_eq0001_wg_cy<6> (registerFile_1_cmp_eq0001)
     LUT2:I0->O          111   0.648   1.287  registerOut_or0000_inv1 (registerOut_or0000_inv)
     FDE:CE                    0.312          AluControl_0
    ----------------------------------------
    Total                      9.769ns (4.266ns logic, 5.503ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 148 / 148
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            AluOP1_31 (FF)
  Destination:       AluOP1<31> (PAD)
  Source Clock:      CLK rising

  Data Path: AluOP1_31 to AluOP1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  AluOP1_31 (AluOP1_31)
     OBUF:I->O                 4.520          AluOP1_31_OBUF (AluOP1<31>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 2
-------------------------------------------------------------------------
Delay:               8.489ns (Levels of Logic = 4)
  Source:            CurrentInstruction<3> (PAD)
  Destination:       WaitFor<3> (PAD)

  Data Path: CurrentInstruction<3> to WaitFor<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.730  CurrentInstruction_3_IBUF (CurrentInstruction_3_IBUF)
     LUT3:I0->O            3   0.648   0.674  registerFile_1_cmp_eq000111 (N23)
     LUT3:I0->O            1   0.648   0.420  WaitFor_or00001 (WaitFor_3_OBUF)
     OBUF:I->O                 4.520          WaitFor_3_OBUF (WaitFor<3>)
    ----------------------------------------
    Total                      8.489ns (6.665ns logic, 1.824ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.91 secs
 
--> 

Total memory usage is 321876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

