#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  2 20:13:00 2023
# Process ID: 16640
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2084 C:\Users\Miles\Desktop\Interface_Technology\Verilog_1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user PWM_w_Int 1.0 -dir C:/Users/Miles/Desktop/Interface_Technology
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PWM_w_Int:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PWM_w_Int:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PWM_w_Int:1.0]
set_property  ip_repo_paths  {C:/Users/Miles/Desktop/Interface_Technology/PWM_w_Int_1_0 C:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_w_Int_v1_0 -directory C:/Users/Miles/Desktop/Interface_Technology c:/Users/Miles/Desktop/Interface_Technology/PWM_w_Int_1_0/component.xml
update_compile_order -fileset sources_1
close_project
create_peripheral xilinx.com user PWM_w_Int 1.0 -dir C:/Users/Miles/Desktop/Interface_Technology/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PWM_w_Int:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PWM_w_Int:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PWM_w_Int:1.0]
set_property  ip_repo_paths  {C:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0 C:/Users/Miles/Desktop/Interface_Technology/PWM_w_Int_1_0 C:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_w_Int_v1_0 -directory C:/Users/Miles/Desktop/Interface_Technology/ip_repo c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
update_compile_order -fileset sources_1
set_property supported_families {artix7 Beta artix7l Beta aartix7 Beta} [ipx::current_core]
close [ open C:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_Controller_Int.v w ]
add_files C:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_Controller_Int.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/component.xml
ipx::package_project -root_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/hdl/PWM_w_Int_v1_0.v -top_module_name PWM_w_Int_v1_0
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:aximm_tlm:1.0 [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:axis_tlm:1.0 [ipx::current_core]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s00_axi_aclk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces s00_axi_aclk -of_objects [ipx::current_core]]
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
ipx::package_project -root_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -force
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:aximm_tlm:1.0 [ipx::current_core]
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/hdl/PWM_w_Int_v1_0.v -top_module_name SevenSegDisplay_v1_0
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
ipx::infer_bus_interfaces {} [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::infer_bus_interfaces {} [ipx::current_core]
ipx::infer_bus_interfaces {} [ipx::current_core]
ipx::infer_bus_interfaces {} [ipx::current_core]
ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/component.xml
ipx::package_project -root_dir C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/../ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -force
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Users/Miles/Desktop/Interface_Technology/ip_repo/PWM_w_Int_1_0/hdl/PWM_w_Int_v1_0.v -top_module_name SevenSegDisplay_v1_0
ipx::infer_bus_interfaces {} [ipx::current_core]
ipx::infer_bus_interfaces {} [ipx::current_core]
ipx::infer_bus_interfaces {} [ipx::current_core]
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/ip_repo/component.xml
ipx::open_ipxact_file {C:\Users\Miles\Desktop\Interface_Technology\Verilog_1\..\ip_repo\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_simulation
close_project
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.0 PWM_w_Int_0
endgroup
set_property location {1.5 -258 93} [get_bd_cells PWM_w_Int_0]
set_property location {0.5 -438 94} [get_bd_cells PWM_w_Int_0]
set_property location {1.5 -194 140} [get_bd_cells PWM_w_Int_0]
set_property location {1.5 14 113} [get_bd_cells PWM_w_Int_0]
set_property location {3.5 1391 686} [get_bd_cells PWM_w_Int_0]
set_property location {1.5 569 625} [get_bd_cells PWM_w_Int_0]
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells axi_interconnect_0]
endgroup
delete_bd_objs [get_bd_cells PWM_w_Int_0]
