

================================================================
== Vitis HLS Report for 'kernel3_x2'
================================================================
* Date:           Sun Sep 18 12:42:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.166 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type   |
    +---------+---------+----------+----------+---------+---------+----------+
    |  2215948|  2215948|  9.232 ms|  9.232 ms|  2196611|  2196611|  dataflow|
    +---------+---------+----------+----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |PE_wrapper_0_0_x2_U0                |PE_wrapper_0_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_0_1_x2_U0                |PE_wrapper_0_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_1_0_x2_U0                |PE_wrapper_1_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_1_1_x2_U0                |PE_wrapper_1_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_2_0_x2_U0                |PE_wrapper_2_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_2_1_x2_U0                |PE_wrapper_2_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_3_0_x2_U0                |PE_wrapper_3_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_3_1_x2_U0                |PE_wrapper_3_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_4_0_x2_U0                |PE_wrapper_4_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_4_1_x2_U0                |PE_wrapper_4_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_5_0_x2_U0                |PE_wrapper_5_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_5_1_x2_U0                |PE_wrapper_5_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_6_0_x2_U0                |PE_wrapper_6_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_6_1_x2_U0                |PE_wrapper_6_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_7_0_x2_U0                |PE_wrapper_7_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_7_1_x2_U0                |PE_wrapper_7_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_8_0_x2_U0                |PE_wrapper_8_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_8_1_x2_U0                |PE_wrapper_8_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_9_0_x2_U0                |PE_wrapper_9_0_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_9_1_x2_U0                |PE_wrapper_9_1_x2                |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_10_0_x2_U0               |PE_wrapper_10_0_x2               |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_10_1_x2_U0               |PE_wrapper_10_1_x2               |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_11_0_x2_U0               |PE_wrapper_11_0_x2               |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_11_1_x2_U0               |PE_wrapper_11_1_x2               |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_12_0_x2_U0               |PE_wrapper_12_0_x2               |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |PE_wrapper_12_1_x2_U0               |PE_wrapper_12_1_x2               |  2196610|  2196610|   9.151 ms|   9.151 ms|  2196610|  2196610|     none|
        |A_IO_L2_in_boundary_x2_U0           |A_IO_L2_in_boundary_x2           |    33284|    33284|   0.139 ms|   0.139 ms|    33284|    33284|     none|
        |C_drain_IO_L3_out_x2_U0             |C_drain_IO_L3_out_x2             |    16455|    16455|  68.552 us|  68.552 us|    16455|    16455|     none|
        |B_IO_L2_in_x2_U0                    |B_IO_L2_in_x2                    |    36869|    36869|   0.154 ms|   0.154 ms|    36869|    36869|     none|
        |C_drain_IO_L1_out_0_x2_U0           |C_drain_IO_L1_out_0_x2           |    10438|    10438|  43.485 us|  43.485 us|    10438|    10438|     none|
        |C_drain_IO_L1_out_1_x2_U0           |C_drain_IO_L1_out_1_x2           |    12008|    12008|  50.025 us|  50.025 us|    12008|    12008|     none|
        |C_drain_IO_L1_out_12_x2_U0          |C_drain_IO_L1_out_12_x2          |    10438|    10438|  43.485 us|  43.485 us|    10438|    10438|     none|
        |C_drain_IO_L1_out_2_x2_U0           |C_drain_IO_L1_out_2_x2           |    13578|    13578|  56.566 us|  56.566 us|    13578|    13578|     none|
        |C_drain_IO_L1_out_13_x2_U0          |C_drain_IO_L1_out_13_x2          |    12008|    12008|  50.025 us|  50.025 us|    12008|    12008|     none|
        |C_drain_IO_L1_out_3_x2_U0           |C_drain_IO_L1_out_3_x2           |    15148|    15148|  63.107 us|  63.107 us|    15148|    15148|     none|
        |C_drain_IO_L1_out_14_x2_U0          |C_drain_IO_L1_out_14_x2          |    13578|    13578|  56.566 us|  56.566 us|    13578|    13578|     none|
        |C_drain_IO_L1_out_4_x2_U0           |C_drain_IO_L1_out_4_x2           |    16718|    16718|  69.647 us|  69.647 us|    16718|    16718|     none|
        |C_drain_IO_L1_out_15_x2_U0          |C_drain_IO_L1_out_15_x2          |    15148|    15148|  63.107 us|  63.107 us|    15148|    15148|     none|
        |C_drain_IO_L1_out_5_x2_U0           |C_drain_IO_L1_out_5_x2           |    18288|    18288|  76.188 us|  76.188 us|    18288|    18288|     none|
        |C_drain_IO_L1_out_16_x2_U0          |C_drain_IO_L1_out_16_x2          |    16718|    16718|  69.647 us|  69.647 us|    16718|    16718|     none|
        |C_drain_IO_L1_out_6_x2_U0           |C_drain_IO_L1_out_6_x2           |    19858|    19858|  82.728 us|  82.728 us|    19858|    19858|     none|
        |C_drain_IO_L1_out_17_x2_U0          |C_drain_IO_L1_out_17_x2          |    18288|    18288|  76.188 us|  76.188 us|    18288|    18288|     none|
        |C_drain_IO_L1_out_7_x2_U0           |C_drain_IO_L1_out_7_x2           |    21428|    21428|  89.269 us|  89.269 us|    21428|    21428|     none|
        |C_drain_IO_L1_out_18_x2_U0          |C_drain_IO_L1_out_18_x2          |    19858|    19858|  82.728 us|  82.728 us|    19858|    19858|     none|
        |C_drain_IO_L1_out_8_x2_U0           |C_drain_IO_L1_out_8_x2           |    22998|    22998|  95.810 us|  95.810 us|    22998|    22998|     none|
        |C_drain_IO_L1_out_19_x2_U0          |C_drain_IO_L1_out_19_x2          |    21428|    21428|  89.269 us|  89.269 us|    21428|    21428|     none|
        |C_drain_IO_L1_out_9_x2_U0           |C_drain_IO_L1_out_9_x2           |    24568|    24568|   0.102 ms|   0.102 ms|    24568|    24568|     none|
        |C_drain_IO_L1_out_20_x2_U0          |C_drain_IO_L1_out_20_x2          |    22998|    22998|  95.810 us|  95.810 us|    22998|    22998|     none|
        |C_drain_IO_L1_out_10_x2_U0          |C_drain_IO_L1_out_10_x2          |    26138|    26138|   0.109 ms|   0.109 ms|    26138|    26138|     none|
        |C_drain_IO_L1_out_21_x2_U0          |C_drain_IO_L1_out_21_x2          |    24568|    24568|   0.102 ms|   0.102 ms|    24568|    24568|     none|
        |C_drain_IO_L1_out_22_x2_U0          |C_drain_IO_L1_out_22_x2          |    26138|    26138|   0.109 ms|   0.109 ms|    26138|    26138|     none|
        |C_drain_IO_L1_out_11_x2_U0          |C_drain_IO_L1_out_11_x2          |    27708|    27708|   0.115 ms|   0.115 ms|    27708|    27708|     none|
        |C_drain_IO_L1_out_23_x2_U0          |C_drain_IO_L1_out_23_x2          |    27708|    27708|   0.115 ms|   0.115 ms|    27708|    27708|     none|
        |A_IO_L3_in_x2_U0                    |A_IO_L3_in_x2                    |     4099|     4099|  17.076 us|  17.076 us|     4099|     4099|     none|
        |B_IO_L3_in_x2_U0                    |B_IO_L3_in_x2                    |     4099|     4099|  17.076 us|  17.076 us|     4099|     4099|     none|
        |B_IO_L2_in_boundary_x2_U0           |B_IO_L2_in_boundary_x2           |    34821|    34821|   0.145 ms|   0.145 ms|    34821|    34821|     none|
        |C_drain_IO_L1_out_boundary_0_x2_U0  |C_drain_IO_L1_out_boundary_0_x2  |     4645|     4645|  19.351 us|  19.351 us|     4645|     4645|     none|
        |C_drain_IO_L1_out_boundary_1_x2_U0  |C_drain_IO_L1_out_boundary_1_x2  |     4645|     4645|  19.351 us|  19.351 us|     4645|     4645|     none|
        |C_drain_IO_L2_out_x2_U0             |C_drain_IO_L2_out_x2             |    13315|    13315|  55.470 us|  55.470 us|    13315|    13315|     none|
        |A_IO_L2_in_1_x2_U0                  |A_IO_L2_in_1_x2                  |    82394|    82394|   0.343 ms|   0.343 ms|    82394|    82394|     none|
        |A_IO_L2_in_2_x2_U0                  |A_IO_L2_in_2_x2                  |    81336|    81336|   0.339 ms|   0.339 ms|    81336|    81336|     none|
        |A_IO_L2_in_3_x2_U0                  |A_IO_L2_in_3_x2                  |    80278|    80278|   0.334 ms|   0.334 ms|    80278|    80278|     none|
        |A_IO_L2_in_4_x2_U0                  |A_IO_L2_in_4_x2                  |    79220|    79220|   0.330 ms|   0.330 ms|    79220|    79220|     none|
        |A_IO_L2_in_5_x2_U0                  |A_IO_L2_in_5_x2                  |    78162|    78162|   0.326 ms|   0.326 ms|    78162|    78162|     none|
        |A_IO_L2_in_6_x2_U0                  |A_IO_L2_in_6_x2                  |    77104|    77104|   0.321 ms|   0.321 ms|    77104|    77104|     none|
        |A_IO_L2_in_7_x2_U0                  |A_IO_L2_in_7_x2                  |    76046|    76046|   0.317 ms|   0.317 ms|    76046|    76046|     none|
        |A_IO_L2_in_8_x2_U0                  |A_IO_L2_in_8_x2                  |    74988|    74988|   0.312 ms|   0.312 ms|    74988|    74988|     none|
        |A_IO_L2_in_9_x2_U0                  |A_IO_L2_in_9_x2                  |    73930|    73930|   0.308 ms|   0.308 ms|    73930|    73930|     none|
        |A_IO_L2_in_10_x2_U0                 |A_IO_L2_in_10_x2                 |    72872|    72872|   0.304 ms|   0.304 ms|    72872|    72872|     none|
        |A_IO_L2_in_11_x2_U0                 |A_IO_L2_in_11_x2                 |    71814|    71814|   0.299 ms|   0.299 ms|    71814|    71814|     none|
        |A_IO_L2_in_0_x2_U0                  |A_IO_L2_in_0_x2                  |    83452|    83452|   0.348 ms|   0.348 ms|    83452|    83452|     none|
        |A_PE_dummy_0_x2_U0                  |A_PE_dummy_0_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_1_x2_U0                  |A_PE_dummy_1_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_2_x2_U0                  |A_PE_dummy_2_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_3_x2_U0                  |A_PE_dummy_3_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_4_x2_U0                  |A_PE_dummy_4_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_5_x2_U0                  |A_PE_dummy_5_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_6_x2_U0                  |A_PE_dummy_6_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_7_x2_U0                  |A_PE_dummy_7_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_8_x2_U0                  |A_PE_dummy_8_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_9_x2_U0                  |A_PE_dummy_9_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_10_x2_U0                 |A_PE_dummy_10_x2                 |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_11_x2_U0                 |A_PE_dummy_11_x2                 |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |B_PE_dummy_0_x2_U0                  |B_PE_dummy_0_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |A_PE_dummy_12_x2_U0                 |A_PE_dummy_12_x2                 |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |B_PE_dummy_1_x2_U0                  |B_PE_dummy_1_x2                  |    32770|    32770|   0.137 ms|   0.137 ms|    32770|    32770|     none|
        |C_drain_IO_L2_out_boundary_x2_U0    |C_drain_IO_L2_out_boundary_x2    |     6658|     6658|  27.737 us|  27.737 us|     6658|     6658|     none|
        |kernel3_x2_entry36_U0               |kernel3_x2_entry36               |        0|        0|       0 ns|       0 ns|        0|        0|     none|
        |kernel3_x2_entry53_U0               |kernel3_x2_entry53               |        0|        0|       0 ns|       0 ns|        0|        0|     none|
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      192|     -|
|FIFO                 |        0|      -|    48155|    24984|     -|
|Instance             |      262|     78|    55060|    53786|     2|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|       89|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      262|     78|   103304|    78989|     2|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       19|      2|       11|       18|    ~0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        4|     ~0|        2|        4|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |A_IO_L2_in_0_x2_U0                  |A_IO_L2_in_0_x2                  |        8|   0|    96|   325|    0|
    |A_IO_L2_in_10_x2_U0                 |A_IO_L2_in_10_x2                 |        8|   0|    92|   325|    0|
    |A_IO_L2_in_11_x2_U0                 |A_IO_L2_in_11_x2                 |        8|   0|    92|   325|    0|
    |A_IO_L2_in_1_x2_U0                  |A_IO_L2_in_1_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_2_x2_U0                  |A_IO_L2_in_2_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_3_x2_U0                  |A_IO_L2_in_3_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_4_x2_U0                  |A_IO_L2_in_4_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_5_x2_U0                  |A_IO_L2_in_5_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_6_x2_U0                  |A_IO_L2_in_6_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_7_x2_U0                  |A_IO_L2_in_7_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_8_x2_U0                  |A_IO_L2_in_8_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_9_x2_U0                  |A_IO_L2_in_9_x2                  |        8|   0|    92|   325|    0|
    |A_IO_L2_in_boundary_x2_U0           |A_IO_L2_in_boundary_x2           |        8|   0|  2180|   724|    0|
    |A_IO_L3_in_x2_U0                    |A_IO_L3_in_x2                    |        0|   0|   536|   132|    0|
    |A_PE_dummy_0_x2_U0                  |A_PE_dummy_0_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_10_x2_U0                 |A_PE_dummy_10_x2                 |        0|   0|    23|   107|    0|
    |A_PE_dummy_11_x2_U0                 |A_PE_dummy_11_x2                 |        0|   0|    23|   107|    0|
    |A_PE_dummy_12_x2_U0                 |A_PE_dummy_12_x2                 |        0|   0|    23|   107|    0|
    |A_PE_dummy_1_x2_U0                  |A_PE_dummy_1_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_2_x2_U0                  |A_PE_dummy_2_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_3_x2_U0                  |A_PE_dummy_3_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_4_x2_U0                  |A_PE_dummy_4_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_5_x2_U0                  |A_PE_dummy_5_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_6_x2_U0                  |A_PE_dummy_6_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_7_x2_U0                  |A_PE_dummy_7_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_8_x2_U0                  |A_PE_dummy_8_x2                  |        0|   0|    23|   107|    0|
    |A_PE_dummy_9_x2_U0                  |A_PE_dummy_9_x2                  |        0|   0|    23|   107|    0|
    |B_IO_L2_in_boundary_x2_U0           |B_IO_L2_in_boundary_x2           |       29|   0|   134|   514|    0|
    |B_IO_L2_in_x2_U0                    |B_IO_L2_in_x2                    |       29|   0|   144|   632|    0|
    |B_IO_L3_in_x2_U0                    |B_IO_L3_in_x2                    |        0|   0|   536|   132|    0|
    |B_PE_dummy_0_x2_U0                  |B_PE_dummy_0_x2                  |        0|   0|    23|   107|    0|
    |B_PE_dummy_1_x2_U0                  |B_PE_dummy_1_x2                  |        0|   0|    23|   107|    0|
    |C_drain_IO_L1_out_0_x2_U0           |C_drain_IO_L1_out_0_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_10_x2_U0          |C_drain_IO_L1_out_10_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_11_x2_U0          |C_drain_IO_L1_out_11_x2          |        2|   0|   250|   413|    0|
    |C_drain_IO_L1_out_12_x2_U0          |C_drain_IO_L1_out_12_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_13_x2_U0          |C_drain_IO_L1_out_13_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_14_x2_U0          |C_drain_IO_L1_out_14_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_15_x2_U0          |C_drain_IO_L1_out_15_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_16_x2_U0          |C_drain_IO_L1_out_16_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_17_x2_U0          |C_drain_IO_L1_out_17_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_18_x2_U0          |C_drain_IO_L1_out_18_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_19_x2_U0          |C_drain_IO_L1_out_19_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_1_x2_U0           |C_drain_IO_L1_out_1_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_20_x2_U0          |C_drain_IO_L1_out_20_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_21_x2_U0          |C_drain_IO_L1_out_21_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_22_x2_U0          |C_drain_IO_L1_out_22_x2          |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_23_x2_U0          |C_drain_IO_L1_out_23_x2          |        2|   0|   250|   413|    0|
    |C_drain_IO_L1_out_2_x2_U0           |C_drain_IO_L1_out_2_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_3_x2_U0           |C_drain_IO_L1_out_3_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_4_x2_U0           |C_drain_IO_L1_out_4_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_5_x2_U0           |C_drain_IO_L1_out_5_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_6_x2_U0           |C_drain_IO_L1_out_6_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_7_x2_U0           |C_drain_IO_L1_out_7_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_8_x2_U0           |C_drain_IO_L1_out_8_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_9_x2_U0           |C_drain_IO_L1_out_9_x2           |        2|   0|   246|   413|    0|
    |C_drain_IO_L1_out_boundary_0_x2_U0  |C_drain_IO_L1_out_boundary_0_x2  |        0|   0|   211|   404|    1|
    |C_drain_IO_L1_out_boundary_1_x2_U0  |C_drain_IO_L1_out_boundary_1_x2  |        0|   0|   211|   404|    1|
    |C_drain_IO_L2_out_boundary_x2_U0    |C_drain_IO_L2_out_boundary_x2    |        0|   0|    20|   112|    0|
    |C_drain_IO_L2_out_x2_U0             |C_drain_IO_L2_out_x2             |        0|   0|   168|   242|    0|
    |C_drain_IO_L3_out_x2_U0             |C_drain_IO_L3_out_x2             |        0|   0|   677|   496|    0|
    |PE_wrapper_0_0_x2_U0                |PE_wrapper_0_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_0_1_x2_U0                |PE_wrapper_0_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_10_0_x2_U0               |PE_wrapper_10_0_x2               |        2|   3|  1649|  1328|    0|
    |PE_wrapper_10_1_x2_U0               |PE_wrapper_10_1_x2               |        2|   3|  1649|  1328|    0|
    |PE_wrapper_11_0_x2_U0               |PE_wrapper_11_0_x2               |        2|   3|  1649|  1328|    0|
    |PE_wrapper_11_1_x2_U0               |PE_wrapper_11_1_x2               |        2|   3|  1649|  1328|    0|
    |PE_wrapper_12_0_x2_U0               |PE_wrapper_12_0_x2               |        2|   3|  1649|  1328|    0|
    |PE_wrapper_12_1_x2_U0               |PE_wrapper_12_1_x2               |        2|   3|  1649|  1328|    0|
    |PE_wrapper_1_0_x2_U0                |PE_wrapper_1_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_1_1_x2_U0                |PE_wrapper_1_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_2_0_x2_U0                |PE_wrapper_2_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_2_1_x2_U0                |PE_wrapper_2_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_3_0_x2_U0                |PE_wrapper_3_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_3_1_x2_U0                |PE_wrapper_3_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_4_0_x2_U0                |PE_wrapper_4_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_4_1_x2_U0                |PE_wrapper_4_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_5_0_x2_U0                |PE_wrapper_5_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_5_1_x2_U0                |PE_wrapper_5_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_6_0_x2_U0                |PE_wrapper_6_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_6_1_x2_U0                |PE_wrapper_6_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_7_0_x2_U0                |PE_wrapper_7_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_7_1_x2_U0                |PE_wrapper_7_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_8_0_x2_U0                |PE_wrapper_8_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_8_1_x2_U0                |PE_wrapper_8_1_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_9_0_x2_U0                |PE_wrapper_9_0_x2                |        2|   3|  1649|  1328|    0|
    |PE_wrapper_9_1_x2_U0                |PE_wrapper_9_1_x2                |        2|   3|  1649|  1328|    0|
    |kernel3_x2_entry36_U0               |kernel3_x2_entry36               |        0|   0|     2|    20|    0|
    |kernel3_x2_entry53_U0               |kernel3_x2_entry53               |        0|   0|     2|    29|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                               |                                 |      262|  78| 55060| 53786|    2|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |                   Name                   | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |C_c1_U                                    |        0|  133|   0|    -|     2|   64|      128|
    |C_c_U                                     |        0|  218|   0|    -|    33|   64|     2112|
    |fifo_A_A_IO_L2_in_0_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_10_x2_U                 |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_11_x2_U                 |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_12_x2_U                 |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_1_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_2_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_3_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_4_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_5_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_6_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_7_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_8_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_A_IO_L2_in_9_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_10_0_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_10_1_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_10_2_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_11_0_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_11_1_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_11_2_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_12_0_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_12_1_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_12_2_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_4_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_4_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_4_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_5_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_5_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_5_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_6_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_6_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_6_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_7_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_7_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_7_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_8_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_8_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_8_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_9_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_9_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_A_PE_9_2_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_0_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_1_x2_U                  |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_0_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_0_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_10_0_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_10_1_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_11_0_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_11_1_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_12_0_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_12_1_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_13_0_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_13_1_x2_U                       |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_1_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_1_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_2_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_2_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_3_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_3_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_4_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_4_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_5_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_5_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_6_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_6_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_7_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_7_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_8_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_8_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_9_0_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_B_PE_9_1_x2_U                        |        0|  516|   0|    -|     2|  256|      512|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_10_x2_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_11_x2_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_12_x2_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_1_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_2_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_3_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_4_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_5_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_6_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_7_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_8_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_0_9_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_10_x2_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_11_x2_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_12_x2_U  |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_2_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_3_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_4_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_5_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_6_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_7_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_8_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L1_out_1_9_x2_U   |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L2_out_0_x2_U     |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_C_drain_IO_L2_out_1_x2_U     |        0|  133|   0|    -|     2|   64|      128|
    |fifo_C_drain_PE_0_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_0_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_10_0_x2_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_10_1_x2_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_11_0_x2_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_11_1_x2_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_12_0_x2_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_12_1_x2_U                 |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_1_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_2_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_2_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_3_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_3_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_4_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_4_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_5_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_5_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_6_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_6_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_7_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_7_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_8_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_8_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_9_0_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    |fifo_C_drain_PE_9_1_x2_U                  |        0|   68|   0|    -|     2|   32|       64|
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                                     |        0|48155|   0|    0|   307|23744|    49472|
    +------------------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |A_IO_L3_in_x2_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |B_IO_L3_in_x2_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |kernel3_x2_entry36_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |A_IO_L2_in_0_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_10_x2_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_11_x2_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_1_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_2_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_3_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_4_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_5_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_6_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_7_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_8_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_9_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_boundary_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_0_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_10_x2_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_11_x2_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_12_x2_U0_ap_start                 |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_1_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_2_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_3_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_4_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_5_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_6_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_7_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_8_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_9_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_boundary_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_x2_U0_ap_start                    |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_0_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_1_x2_U0_ap_start                  |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_0_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_10_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_11_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_12_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_13_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_14_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_15_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_16_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_17_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_18_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_19_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_1_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_20_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_21_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_22_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_23_x2_U0_ap_start          |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_2_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_3_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_4_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_5_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_6_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_7_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_8_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_9_x2_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_boundary_0_x2_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L1_out_boundary_1_x2_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L2_out_boundary_x2_U0_ap_start    |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L2_out_x2_U0_ap_start             |        or|   0|  0|   2|           1|           1|
    |C_drain_IO_L3_out_x2_U0_ap_start             |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_10_0_x2_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_10_1_x2_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_11_0_x2_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_11_1_x2_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_12_0_x2_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_12_1_x2_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_4_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_4_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_5_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_5_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_6_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_6_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_7_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_7_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_8_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_8_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_9_0_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_9_1_x2_U0_ap_start                |        or|   0|  0|   2|           1|           1|
    |ap_sync_A_IO_L3_in_x2_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_B_IO_L3_in_x2_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel3_x2_entry36_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |kernel3_x2_entry53_U0_ap_start               |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0| 192|          96|          96|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_x2_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_B_IO_L3_in_x2_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_kernel3_x2_entry36_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  27|          6|    3|          6|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_A_IO_L2_in_0_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_10_x2_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_11_x2_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_1_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_2_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_3_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_4_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_5_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_6_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_7_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_8_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_9_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_boundary_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L3_in_x2_U0_ap_ready                    |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_0_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_10_x2_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_11_x2_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_12_x2_U0_ap_start                 |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_1_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_2_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_3_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_4_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_5_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_6_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_7_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_8_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_9_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_boundary_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_x2_U0_ap_start                    |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_x2_U0_ap_ready                    |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_0_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_1_x2_U0_ap_start                  |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_0_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_10_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_11_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_12_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_13_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_14_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_15_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_16_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_17_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_18_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_19_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_1_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_20_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_21_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_22_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_23_x2_U0_ap_start          |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_2_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_3_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_4_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_5_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_6_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_7_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_8_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_9_x2_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_boundary_0_x2_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L1_out_boundary_1_x2_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L2_out_boundary_x2_U0_ap_start    |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L2_out_x2_U0_ap_start             |  1|   0|    1|          0|
    |ap_sync_reg_C_drain_IO_L3_out_x2_U0_ap_start             |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_10_0_x2_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_10_1_x2_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_11_0_x2_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_11_1_x2_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_12_0_x2_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_12_1_x2_U0_ap_start               |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_4_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_4_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_5_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_5_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_6_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_6_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_7_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_7_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_8_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_8_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_9_0_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_9_1_x2_U0_ap_start                |  1|   0|    1|          0|
    |ap_sync_reg_kernel3_x2_entry36_U0_ap_ready               |  1|   0|    1|          0|
    |ap_sync_reg_kernel3_x2_entry53_U0_ap_start               |  1|   0|    1|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 89|   0|   89|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|m_axi_gmem_C_AWVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLEN     |  out|   32|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WVALID    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WREADY    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WDATA     |  out|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WSTRB     |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WLAST     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WID       |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WUSER     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLEN     |  out|   32|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RDATA     |   in|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RLAST     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
|B_address0             |  out|   12|   ap_memory|             B|         array|
|B_ce0                  |  out|    1|   ap_memory|             B|         array|
|B_d0                   |  out|  503|   ap_memory|             B|         array|
|B_q0                   |   in|  503|   ap_memory|             B|         array|
|B_we0                  |  out|    1|   ap_memory|             B|         array|
|B_address1             |  out|   12|   ap_memory|             B|         array|
|B_ce1                  |  out|    1|   ap_memory|             B|         array|
|B_d1                   |  out|  503|   ap_memory|             B|         array|
|B_q1                   |   in|  503|   ap_memory|             B|         array|
|B_we1                  |  out|    1|   ap_memory|             B|         array|
|C                      |   in|   64|     ap_none|             C|        scalar|
|C_ap_vld               |   in|    1|     ap_none|             C|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    kernel3_x2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    kernel3_x2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    kernel3_x2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    kernel3_x2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    kernel3_x2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    kernel3_x2|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    kernel3_x2|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

