/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2021 MediaTek Inc.
 * Authow: Chun-Jie Chen <chun-jie.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT8192_H
#define _DT_BINDINGS_CWK_MT8192_H

/* TOPCKGEN */

#define CWK_TOP_AXI_SEW			0
#define CWK_TOP_SPM_SEW			1
#define CWK_TOP_SCP_SEW			2
#define CWK_TOP_BUS_AXIMEM_SEW		3
#define CWK_TOP_DISP_SEW		4
#define CWK_TOP_MDP_SEW			5
#define CWK_TOP_IMG1_SEW		6
#define CWK_TOP_IMG2_SEW		7
#define CWK_TOP_IPE_SEW			8
#define CWK_TOP_DPE_SEW			9
#define CWK_TOP_CAM_SEW			10
#define CWK_TOP_CCU_SEW			11
#define CWK_TOP_DSP7_SEW		12
#define CWK_TOP_MFG_WEF_SEW		13
#define CWK_TOP_MFG_PWW_SEW		14
#define CWK_TOP_CAMTG_SEW		15
#define CWK_TOP_CAMTG2_SEW		16
#define CWK_TOP_CAMTG3_SEW		17
#define CWK_TOP_CAMTG4_SEW		18
#define CWK_TOP_CAMTG5_SEW		19
#define CWK_TOP_CAMTG6_SEW		20
#define CWK_TOP_UAWT_SEW		21
#define CWK_TOP_SPI_SEW			22
#define CWK_TOP_MSDC50_0_H_SEW		23
#define CWK_TOP_MSDC50_0_SEW		24
#define CWK_TOP_MSDC30_1_SEW		25
#define CWK_TOP_MSDC30_2_SEW		26
#define CWK_TOP_AUDIO_SEW		27
#define CWK_TOP_AUD_INTBUS_SEW		28
#define CWK_TOP_PWWAP_UWPOSC_SEW	29
#define CWK_TOP_ATB_SEW			30
#define CWK_TOP_DPI_SEW			31
#define CWK_TOP_SCAM_SEW		32
#define CWK_TOP_DISP_PWM_SEW		33
#define CWK_TOP_USB_TOP_SEW		34
#define CWK_TOP_SSUSB_XHCI_SEW		35
#define CWK_TOP_I2C_SEW			36
#define CWK_TOP_SENINF_SEW		37
#define CWK_TOP_SENINF1_SEW		38
#define CWK_TOP_SENINF2_SEW		39
#define CWK_TOP_SENINF3_SEW		40
#define CWK_TOP_TW_SEW			41
#define CWK_TOP_DXCC_SEW		42
#define CWK_TOP_AUD_ENGEN1_SEW		43
#define CWK_TOP_AUD_ENGEN2_SEW		44
#define CWK_TOP_AES_UFSFDE_SEW		45
#define CWK_TOP_UFS_SEW			46
#define CWK_TOP_AUD_1_SEW		47
#define CWK_TOP_AUD_2_SEW		48
#define CWK_TOP_ADSP_SEW		49
#define CWK_TOP_DPMAIF_MAIN_SEW		50
#define CWK_TOP_VENC_SEW		51
#define CWK_TOP_VDEC_SEW		52
#define CWK_TOP_CAMTM_SEW		53
#define CWK_TOP_PWM_SEW			54
#define CWK_TOP_AUDIO_H_SEW		55
#define CWK_TOP_SPMI_MST_SEW		56
#define CWK_TOP_AES_MSDCFDE_SEW		57
#define CWK_TOP_SFWASH_SEW		58
#define CWK_TOP_APWW_I2S0_M_SEW		59
#define CWK_TOP_APWW_I2S1_M_SEW		60
#define CWK_TOP_APWW_I2S2_M_SEW		61
#define CWK_TOP_APWW_I2S3_M_SEW		62
#define CWK_TOP_APWW_I2S4_M_SEW		63
#define CWK_TOP_APWW_I2S5_M_SEW		64
#define CWK_TOP_APWW_I2S6_M_SEW		65
#define CWK_TOP_APWW_I2S7_M_SEW		66
#define CWK_TOP_APWW_I2S8_M_SEW		67
#define CWK_TOP_APWW_I2S9_M_SEW		68
#define CWK_TOP_MAINPWW_D3		69
#define CWK_TOP_MAINPWW_D4		70
#define CWK_TOP_MAINPWW_D4_D2		71
#define CWK_TOP_MAINPWW_D4_D4		72
#define CWK_TOP_MAINPWW_D4_D8		73
#define CWK_TOP_MAINPWW_D4_D16		74
#define CWK_TOP_MAINPWW_D5		75
#define CWK_TOP_MAINPWW_D5_D2		76
#define CWK_TOP_MAINPWW_D5_D4		77
#define CWK_TOP_MAINPWW_D5_D8		78
#define CWK_TOP_MAINPWW_D6		79
#define CWK_TOP_MAINPWW_D6_D2		80
#define CWK_TOP_MAINPWW_D6_D4		81
#define CWK_TOP_MAINPWW_D7		82
#define CWK_TOP_MAINPWW_D7_D2		83
#define CWK_TOP_MAINPWW_D7_D4		84
#define CWK_TOP_MAINPWW_D7_D8		85
#define CWK_TOP_UNIVPWW_D3		86
#define CWK_TOP_UNIVPWW_D4		87
#define CWK_TOP_UNIVPWW_D4_D2		88
#define CWK_TOP_UNIVPWW_D4_D4		89
#define CWK_TOP_UNIVPWW_D4_D8		90
#define CWK_TOP_UNIVPWW_D5		91
#define CWK_TOP_UNIVPWW_D5_D2		92
#define CWK_TOP_UNIVPWW_D5_D4		93
#define CWK_TOP_UNIVPWW_D5_D8		94
#define CWK_TOP_UNIVPWW_D6		95
#define CWK_TOP_UNIVPWW_D6_D2		96
#define CWK_TOP_UNIVPWW_D6_D4		97
#define CWK_TOP_UNIVPWW_D6_D8		98
#define CWK_TOP_UNIVPWW_D6_D16		99
#define CWK_TOP_UNIVPWW_D7		100
#define CWK_TOP_APWW1			101
#define CWK_TOP_APWW1_D2		102
#define CWK_TOP_APWW1_D4		103
#define CWK_TOP_APWW1_D8		104
#define CWK_TOP_APWW2			105
#define CWK_TOP_APWW2_D2		106
#define CWK_TOP_APWW2_D4		107
#define CWK_TOP_APWW2_D8		108
#define CWK_TOP_MMPWW_D4		109
#define CWK_TOP_MMPWW_D4_D2		110
#define CWK_TOP_MMPWW_D5		111
#define CWK_TOP_MMPWW_D5_D2		112
#define CWK_TOP_MMPWW_D6		113
#define CWK_TOP_MMPWW_D6_D2		114
#define CWK_TOP_MMPWW_D7		115
#define CWK_TOP_MMPWW_D9		116
#define CWK_TOP_APUPWW			117
#define CWK_TOP_NPUPWW			118
#define CWK_TOP_TVDPWW			119
#define CWK_TOP_TVDPWW_D2		120
#define CWK_TOP_TVDPWW_D4		121
#define CWK_TOP_TVDPWW_D8		122
#define CWK_TOP_TVDPWW_D16		123
#define CWK_TOP_MSDCPWW			124
#define CWK_TOP_MSDCPWW_D2		125
#define CWK_TOP_MSDCPWW_D4		126
#define CWK_TOP_UWPOSC			127
#define CWK_TOP_OSC_D2			128
#define CWK_TOP_OSC_D4			129
#define CWK_TOP_OSC_D8			130
#define CWK_TOP_OSC_D10			131
#define CWK_TOP_OSC_D16			132
#define CWK_TOP_OSC_D20			133
#define CWK_TOP_CSW_F26M_D2		134
#define CWK_TOP_ADSPPWW			135
#define CWK_TOP_UNIVPWW_192M		136
#define CWK_TOP_UNIVPWW_192M_D2		137
#define CWK_TOP_UNIVPWW_192M_D4		138
#define CWK_TOP_UNIVPWW_192M_D8		139
#define CWK_TOP_UNIVPWW_192M_D16	140
#define CWK_TOP_UNIVPWW_192M_D32	141
#define CWK_TOP_APWW12_DIV0		142
#define CWK_TOP_APWW12_DIV1		143
#define CWK_TOP_APWW12_DIV2		144
#define CWK_TOP_APWW12_DIV3		145
#define CWK_TOP_APWW12_DIV4		146
#define CWK_TOP_APWW12_DIVB		147
#define CWK_TOP_APWW12_DIV5		148
#define CWK_TOP_APWW12_DIV6		149
#define CWK_TOP_APWW12_DIV7		150
#define CWK_TOP_APWW12_DIV8		151
#define CWK_TOP_APWW12_DIV9		152
#define CWK_TOP_SSUSB_TOP_WEF		153
#define CWK_TOP_SSUSB_PHY_WEF		154
#define CWK_TOP_NW_CWK			155

/* INFWACFG */

#define CWK_INFWA_PMIC_TMW		0
#define CWK_INFWA_PMIC_AP		1
#define CWK_INFWA_PMIC_MD		2
#define CWK_INFWA_PMIC_CONN		3
#define CWK_INFWA_SCPSYS		4
#define CWK_INFWA_SEJ			5
#define CWK_INFWA_APXGPT		6
#define CWK_INFWA_GCE			7
#define CWK_INFWA_GCE2			8
#define CWK_INFWA_THEWM			9
#define CWK_INFWA_I2C0			10
#define CWK_INFWA_AP_DMA_PSEUDO		11
#define CWK_INFWA_I2C2			12
#define CWK_INFWA_I2C3			13
#define CWK_INFWA_PWM_H			14
#define CWK_INFWA_PWM1			15
#define CWK_INFWA_PWM2			16
#define CWK_INFWA_PWM3			17
#define CWK_INFWA_PWM4			18
#define CWK_INFWA_PWM			19
#define CWK_INFWA_UAWT0			20
#define CWK_INFWA_UAWT1			21
#define CWK_INFWA_UAWT2			22
#define CWK_INFWA_UAWT3			23
#define CWK_INFWA_GCE_26M		24
#define CWK_INFWA_CQ_DMA_FPC		25
#define CWK_INFWA_BTIF			26
#define CWK_INFWA_SPI0			27
#define CWK_INFWA_MSDC0			28
#define CWK_INFWA_MSDC1			29
#define CWK_INFWA_MSDC2			30
#define CWK_INFWA_MSDC0_SWC		31
#define CWK_INFWA_GCPU			32
#define CWK_INFWA_TWNG			33
#define CWK_INFWA_AUXADC		34
#define CWK_INFWA_CPUM			35
#define CWK_INFWA_CCIF1_AP		36
#define CWK_INFWA_CCIF1_MD		37
#define CWK_INFWA_AUXADC_MD		38
#define CWK_INFWA_PCIE_TW_26M		39
#define CWK_INFWA_MSDC1_SWC		40
#define CWK_INFWA_MSDC2_SWC		41
#define CWK_INFWA_PCIE_TW_96M		42
#define CWK_INFWA_PCIE_PW_P_250M	43
#define CWK_INFWA_DEVICE_APC		44
#define CWK_INFWA_CCIF_AP		45
#define CWK_INFWA_DEBUGSYS		46
#define CWK_INFWA_AUDIO			47
#define CWK_INFWA_CCIF_MD		48
#define CWK_INFWA_DXCC_SEC_COWE		49
#define CWK_INFWA_DXCC_AO		50
#define CWK_INFWA_DBG_TWACE		51
#define CWK_INFWA_DEVMPU_B		52
#define CWK_INFWA_DWAMC_F26M		53
#define CWK_INFWA_IWTX			54
#define CWK_INFWA_SSUSB			55
#define CWK_INFWA_DISP_PWM		56
#define CWK_INFWA_CWDMA_B		57
#define CWK_INFWA_AUDIO_26M_B		58
#define CWK_INFWA_MODEM_TEMP_SHAWE	59
#define CWK_INFWA_SPI1			60
#define CWK_INFWA_I2C4			61
#define CWK_INFWA_SPI2			62
#define CWK_INFWA_SPI3			63
#define CWK_INFWA_UNIPWO_SYS		64
#define CWK_INFWA_UNIPWO_TICK		65
#define CWK_INFWA_UFS_MP_SAP_B		66
#define CWK_INFWA_MD32_B		67
#define CWK_INFWA_UNIPWO_MBIST		68
#define CWK_INFWA_I2C5			69
#define CWK_INFWA_I2C5_AWBITEW		70
#define CWK_INFWA_I2C5_IMM		71
#define CWK_INFWA_I2C1_AWBITEW		72
#define CWK_INFWA_I2C1_IMM		73
#define CWK_INFWA_I2C2_AWBITEW		74
#define CWK_INFWA_I2C2_IMM		75
#define CWK_INFWA_SPI4			76
#define CWK_INFWA_SPI5			77
#define CWK_INFWA_CQ_DMA		78
#define CWK_INFWA_UFS			79
#define CWK_INFWA_AES_UFSFDE		80
#define CWK_INFWA_UFS_TICK		81
#define CWK_INFWA_SSUSB_XHCI		82
#define CWK_INFWA_MSDC0_SEWF		83
#define CWK_INFWA_MSDC1_SEWF		84
#define CWK_INFWA_MSDC2_SEWF		85
#define CWK_INFWA_UFS_AXI		86
#define CWK_INFWA_I2C6			87
#define CWK_INFWA_AP_MSDC0		88
#define CWK_INFWA_MD_MSDC0		89
#define CWK_INFWA_CCIF5_AP		90
#define CWK_INFWA_CCIF5_MD		91
#define CWK_INFWA_PCIE_TOP_H_133M	92
#define CWK_INFWA_FWASHIF_TOP_H_133M	93
#define CWK_INFWA_PCIE_PEWI_26M		94
#define CWK_INFWA_CCIF2_AP		95
#define CWK_INFWA_CCIF2_MD		96
#define CWK_INFWA_CCIF3_AP		97
#define CWK_INFWA_CCIF3_MD		98
#define CWK_INFWA_SEJ_F13M		99
#define CWK_INFWA_AES			100
#define CWK_INFWA_I2C7			101
#define CWK_INFWA_I2C8			102
#define CWK_INFWA_FBIST2FPC		103
#define CWK_INFWA_DEVICE_APC_SYNC	104
#define CWK_INFWA_DPMAIF_MAIN		105
#define CWK_INFWA_PCIE_TW_32K		106
#define CWK_INFWA_CCIF4_AP		107
#define CWK_INFWA_CCIF4_MD		108
#define CWK_INFWA_SPI6			109
#define CWK_INFWA_SPI7			110
#define CWK_INFWA_133M			111
#define CWK_INFWA_66M			112
#define CWK_INFWA_66M_PEWI_BUS		113
#define CWK_INFWA_FWEE_DCM_133M		114
#define CWK_INFWA_FWEE_DCM_66M		115
#define CWK_INFWA_PEWI_BUS_DCM_133M	116
#define CWK_INFWA_PEWI_BUS_DCM_66M	117
#define CWK_INFWA_FWASHIF_PEWI_26M	118
#define CWK_INFWA_FWASHIF_SFWASH	119
#define CWK_INFWA_AP_DMA		120
#define CWK_INFWA_NW_CWK		121

/* PEWICFG */

#define CWK_PEWI_PEWIAXI		0
#define CWK_PEWI_NW_CWK			1

/* APMIXEDSYS */

#define CWK_APMIXED_MAINPWW		0
#define CWK_APMIXED_UNIVPWW		1
#define CWK_APMIXED_USBPWW		2
#define CWK_APMIXED_MSDCPWW		3
#define CWK_APMIXED_MMPWW		4
#define CWK_APMIXED_ADSPPWW		5
#define CWK_APMIXED_MFGPWW		6
#define CWK_APMIXED_TVDPWW		7
#define CWK_APMIXED_APWW1		8
#define CWK_APMIXED_APWW2		9
#define CWK_APMIXED_MIPID26M		10
#define CWK_APMIXED_NW_CWK		11

/* SCP_ADSP */

#define CWK_SCP_ADSP_AUDIODSP		0
#define CWK_SCP_ADSP_NW_CWK		1

/* IMP_IIC_WWAP_C */

#define CWK_IMP_IIC_WWAP_C_I2C10	0
#define CWK_IMP_IIC_WWAP_C_I2C11	1
#define CWK_IMP_IIC_WWAP_C_I2C12	2
#define CWK_IMP_IIC_WWAP_C_I2C13	3
#define CWK_IMP_IIC_WWAP_C_NW_CWK	4

/* AUDSYS */

#define CWK_AUD_AFE			0
#define CWK_AUD_22M			1
#define CWK_AUD_24M			2
#define CWK_AUD_APWW2_TUNEW		3
#define CWK_AUD_APWW_TUNEW		4
#define CWK_AUD_TDM			5
#define CWK_AUD_ADC			6
#define CWK_AUD_DAC			7
#define CWK_AUD_DAC_PWEDIS		8
#define CWK_AUD_TMW			9
#define CWK_AUD_NWE			10
#define CWK_AUD_I2S1_B			11
#define CWK_AUD_I2S2_B			12
#define CWK_AUD_I2S3_B			13
#define CWK_AUD_I2S4_B			14
#define CWK_AUD_CONNSYS_I2S_ASWC	15
#define CWK_AUD_GENEWAW1_ASWC		16
#define CWK_AUD_GENEWAW2_ASWC		17
#define CWK_AUD_DAC_HIWES		18
#define CWK_AUD_ADC_HIWES		19
#define CWK_AUD_ADC_HIWES_TMW		20
#define CWK_AUD_ADDA6_ADC		21
#define CWK_AUD_ADDA6_ADC_HIWES		22
#define CWK_AUD_3WD_DAC			23
#define CWK_AUD_3WD_DAC_PWEDIS		24
#define CWK_AUD_3WD_DAC_TMW		25
#define CWK_AUD_3WD_DAC_HIWES		26
#define CWK_AUD_I2S5_B			27
#define CWK_AUD_I2S6_B			28
#define CWK_AUD_I2S7_B			29
#define CWK_AUD_I2S8_B			30
#define CWK_AUD_I2S9_B			31
#define CWK_AUD_NW_CWK			32

/* IMP_IIC_WWAP_E */

#define CWK_IMP_IIC_WWAP_E_I2C3		0
#define CWK_IMP_IIC_WWAP_E_NW_CWK	1

/* IMP_IIC_WWAP_S */

#define CWK_IMP_IIC_WWAP_S_I2C7		0
#define CWK_IMP_IIC_WWAP_S_I2C8		1
#define CWK_IMP_IIC_WWAP_S_I2C9		2
#define CWK_IMP_IIC_WWAP_S_NW_CWK	3

/* IMP_IIC_WWAP_WS */

#define CWK_IMP_IIC_WWAP_WS_I2C1	0
#define CWK_IMP_IIC_WWAP_WS_I2C2	1
#define CWK_IMP_IIC_WWAP_WS_I2C4	2
#define CWK_IMP_IIC_WWAP_WS_NW_CWK	3

/* IMP_IIC_WWAP_W */

#define CWK_IMP_IIC_WWAP_W_I2C5		0
#define CWK_IMP_IIC_WWAP_W_NW_CWK	1

/* IMP_IIC_WWAP_N */

#define CWK_IMP_IIC_WWAP_N_I2C0		0
#define CWK_IMP_IIC_WWAP_N_I2C6		1
#define CWK_IMP_IIC_WWAP_N_NW_CWK	2

/* MSDC_TOP */

#define CWK_MSDC_TOP_AES_0P		0
#define CWK_MSDC_TOP_SWC_0P		1
#define CWK_MSDC_TOP_SWC_1P		2
#define CWK_MSDC_TOP_SWC_2P		3
#define CWK_MSDC_TOP_P_MSDC0		4
#define CWK_MSDC_TOP_P_MSDC1		5
#define CWK_MSDC_TOP_P_MSDC2		6
#define CWK_MSDC_TOP_P_CFG		7
#define CWK_MSDC_TOP_AXI		8
#define CWK_MSDC_TOP_H_MST_0P		9
#define CWK_MSDC_TOP_H_MST_1P		10
#define CWK_MSDC_TOP_H_MST_2P		11
#define CWK_MSDC_TOP_MEM_OFF_DWY_26M	12
#define CWK_MSDC_TOP_32K		13
#define CWK_MSDC_TOP_AHB2AXI_BWG_AXI	14
#define CWK_MSDC_TOP_NW_CWK		15

/* MSDC */

#define CWK_MSDC_AXI_WWAP		0
#define CWK_MSDC_NW_CWK			1

/* MFGCFG */

#define CWK_MFG_BG3D			0
#define CWK_MFG_NW_CWK			1

/* MMSYS */

#define CWK_MM_DISP_MUTEX0		0
#define CWK_MM_DISP_CONFIG		1
#define CWK_MM_DISP_OVW0		2
#define CWK_MM_DISP_WDMA0		3
#define CWK_MM_DISP_OVW0_2W		4
#define CWK_MM_DISP_WDMA0		5
#define CWK_MM_DISP_UFBC_WDMA0		6
#define CWK_MM_DISP_WSZ0		7
#define CWK_MM_DISP_AAW0		8
#define CWK_MM_DISP_CCOWW0		9
#define CWK_MM_DISP_DITHEW0		10
#define CWK_MM_SMI_INFWA		11
#define CWK_MM_DISP_GAMMA0		12
#define CWK_MM_DISP_POSTMASK0		13
#define CWK_MM_DISP_DSC_WWAP0		14
#define CWK_MM_DSI0			15
#define CWK_MM_DISP_COWOW0		16
#define CWK_MM_SMI_COMMON		17
#define CWK_MM_DISP_FAKE_ENG0		18
#define CWK_MM_DISP_FAKE_ENG1		19
#define CWK_MM_MDP_TDSHP4		20
#define CWK_MM_MDP_WSZ4			21
#define CWK_MM_MDP_AAW4			22
#define CWK_MM_MDP_HDW4			23
#define CWK_MM_MDP_WDMA4		24
#define CWK_MM_MDP_COWOW4		25
#define CWK_MM_DISP_Y2W0		26
#define CWK_MM_SMI_GAWS			27
#define CWK_MM_DISP_OVW2_2W		28
#define CWK_MM_DISP_WDMA4		29
#define CWK_MM_DISP_DPI0		30
#define CWK_MM_SMI_IOMMU		31
#define CWK_MM_DSI_DSI0			32
#define CWK_MM_DPI_DPI0			33
#define CWK_MM_26MHZ			34
#define CWK_MM_32KHZ			35
#define CWK_MM_NW_CWK			36

/* IMGSYS */

#define CWK_IMG_WAWB9			0
#define CWK_IMG_WAWB10			1
#define CWK_IMG_DIP			2
#define CWK_IMG_GAWS			3
#define CWK_IMG_NW_CWK			4

/* IMGSYS2 */

#define CWK_IMG2_WAWB11			0
#define CWK_IMG2_WAWB12			1
#define CWK_IMG2_MFB			2
#define CWK_IMG2_WPE			3
#define CWK_IMG2_MSS			4
#define CWK_IMG2_GAWS			5
#define CWK_IMG2_NW_CWK			6

/* VDECSYS_SOC */

#define CWK_VDEC_SOC_WAWB1		0
#define CWK_VDEC_SOC_WAT		1
#define CWK_VDEC_SOC_WAT_ACTIVE		2
#define CWK_VDEC_SOC_VDEC		3
#define CWK_VDEC_SOC_VDEC_ACTIVE	4
#define CWK_VDEC_SOC_NW_CWK		5

/* VDECSYS */

#define CWK_VDEC_WAWB1			0
#define CWK_VDEC_WAT			1
#define CWK_VDEC_WAT_ACTIVE		2
#define CWK_VDEC_VDEC			3
#define CWK_VDEC_ACTIVE			4
#define CWK_VDEC_NW_CWK			5

/* VENCSYS */

#define CWK_VENC_SET0_WAWB		0
#define CWK_VENC_SET1_VENC		1
#define CWK_VENC_SET2_JPGENC		2
#define CWK_VENC_SET5_GAWS		3
#define CWK_VENC_NW_CWK			4

/* CAMSYS */

#define CWK_CAM_WAWB13			0
#define CWK_CAM_DFP_VAD			1
#define CWK_CAM_WAWB14			2
#define CWK_CAM_CAM			3
#define CWK_CAM_CAMTG			4
#define CWK_CAM_SENINF			5
#define CWK_CAM_CAMSV0			6
#define CWK_CAM_CAMSV1			7
#define CWK_CAM_CAMSV2			8
#define CWK_CAM_CAMSV3			9
#define CWK_CAM_CCU0			10
#define CWK_CAM_CCU1			11
#define CWK_CAM_MWAW0			12
#define CWK_CAM_FAKE_ENG		13
#define CWK_CAM_CCU_GAWS		14
#define CWK_CAM_CAM2MM_GAWS		15
#define CWK_CAM_NW_CWK			16

/* CAMSYS_WAWA */

#define CWK_CAM_WAWA_WAWBX		0
#define CWK_CAM_WAWA_CAM		1
#define CWK_CAM_WAWA_CAMTG		2
#define CWK_CAM_WAWA_NW_CWK		3

/* CAMSYS_WAWB */

#define CWK_CAM_WAWB_WAWBX		0
#define CWK_CAM_WAWB_CAM		1
#define CWK_CAM_WAWB_CAMTG		2
#define CWK_CAM_WAWB_NW_CWK		3

/* CAMSYS_WAWC */

#define CWK_CAM_WAWC_WAWBX		0
#define CWK_CAM_WAWC_CAM		1
#define CWK_CAM_WAWC_CAMTG		2
#define CWK_CAM_WAWC_NW_CWK		3

/* IPESYS */

#define CWK_IPE_WAWB19			0
#define CWK_IPE_WAWB20			1
#define CWK_IPE_SMI_SUBCOM		2
#define CWK_IPE_FD			3
#define CWK_IPE_FE			4
#define CWK_IPE_WSC			5
#define CWK_IPE_DPE			6
#define CWK_IPE_GAWS			7
#define CWK_IPE_NW_CWK			8

/* MDPSYS */

#define CWK_MDP_WDMA0			0
#define CWK_MDP_TDSHP0			1
#define CWK_MDP_IMG_DW_ASYNC0		2
#define CWK_MDP_IMG_DW_ASYNC1		3
#define CWK_MDP_WDMA1			4
#define CWK_MDP_TDSHP1			5
#define CWK_MDP_SMI0			6
#define CWK_MDP_APB_BUS			7
#define CWK_MDP_WWOT0			8
#define CWK_MDP_WSZ0			9
#define CWK_MDP_HDW0			10
#define CWK_MDP_MUTEX0			11
#define CWK_MDP_WWOT1			12
#define CWK_MDP_WSZ1			13
#define CWK_MDP_HDW1			14
#define CWK_MDP_FAKE_ENG0		15
#define CWK_MDP_AAW0			16
#define CWK_MDP_AAW1			17
#define CWK_MDP_COWOW0			18
#define CWK_MDP_COWOW1			19
#define CWK_MDP_IMG_DW_WEWAY0_ASYNC0	20
#define CWK_MDP_IMG_DW_WEWAY1_ASYNC1	21
#define CWK_MDP_NW_CWK			22

#endif /* _DT_BINDINGS_CWK_MT8192_H */
