# Synopsys Internship Application – Harsha C

**Name:** Harsha C  
**College:** Manipal School of Information Sciences (MSIS) , Manipal
**Degrees:**  
  - Master of Engineering (M.E.) in VLSI Design  - 2025
  - Bachelor of Engineering (B.E.) in Electrical & Electronics Engineering (EEE) - 2023
**Location:** India 

--------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Why I am a Good Fit
I am a highly motivated VLSI engineer with an **M.E. in VLSI Design** graduating in 2025 and I have completed my **B.E in Electrical & Electronics Engineering (EEE)**.  
My academic journey and technical experience have shaped a strong foundation in **RTL design, Design & verification methodologies (UVM, assertions), physical design**, and **low-power architectural optimization**.

With hands-on proficiency in **SystemVerilog, EDA tools Cadence: Virtuoso, Xcelium, Genus, Innovus**, and **protocol design projects**, I’m confident in my ability to contribute meaningfully to R&D work at Synopsys.

I am committed, adaptable, and eager to work collaboratively on complex semiconductor design challenges.

--------------------------------------------------------------------------------------------------------------------------------------------------------------------

# Technical Skills

- **Operating Systems:** Windows, Linux, UNIX  
- **Languages:** C, Verilog, SystemVerilog, Shell Scripting, Perl  
- **Verification Methodologies:** UVM, Functional/Formal Verification, Assertion-Based Verification  
- **EDA Tools:** Cadence Virtuoso, Xcelium, Genus, Innovus, Synopsys DC, QuestaSim/ModelSim  
- **Digital Design Expertise:** RTL Design, Physical Design (P&R), Floorplanning, CTS, Routing  
- **Low-Power Design:** Approximate Computing  
- **Others:** Git, Linux Shell, Waveform Debugging, Timing Analysis

--------------------------------------------------------------------------------------------------------------------------------------------------------------------

# Key Projects

## 1. **Approximate Multiplier Design**
- Designed a **low-power approximate multiplier** optimized for area, gate count, power, and delay.
- Performed **gate-level simulations, synthesis, and timing analysis** for arithmetic accuracy.
- Evaluated **accuracy–performance trade-offs** for power-efficient embedded computing.

-----------------

## 2. **Design and Verification of Floating-Point Unit (FPU) for RISC-V**
- Developed an **IEEE-754 compliant 32-bit FPU** in SystemVerilog.
- Supported: **Add, Subtract, Multiply, Divide, Square Root, Compare, Fused Multiply-Add (FMA)**.
- Verified using **UVM-style testbench**, assertions, random/directed test cases, and coverage metrics.
- Targeted for **RISC-V processor integration** in high-performance computing applications.

-----------------

## 3. **AMBA APB Protocol Design and Verification**
- Designed and verified the **APB protocol** using SystemVerilog.
- Created **APB master/slave** modules to simulate read/write operations.
- Used **assertions, coverage**, and waveform analysis to ensure **protocol compliance** and timing correctness.

-----------------

## 4. **Physical Design of SPI Protocol**
- Performed **full Physical Design (PD)** of the SPI protocol using **Cadence Innovus**.
- Involved in **floorplanning, placement, CTS, routing, and signoff (DRC/LVS)**.
- Optimized **timing (setup/hold), congestion, and area** using early global route and placement optimization.

-----------------

## 5. **Physical Design of UART with Integrated FIFO**
- Implemented PD flow for a **UART module with FIFO** for efficient serial communication.
- Handled **floorplan, placement, CTS, routing**, and complete **signoff checks (DRC, LVS, IR drop, STA)**.
- Achieved reliable integration-ready design with **minimal violations** and **optimized area/timing**.

--------------------------------------------------------------------------------------------------------------------------------------------------------------------

# Contact

- **Name:** Harsha C  
- **Email:** harsha.c0746@gmail.com  
- **Phone:** +91-9591119380  
- **LinkedIn:** linkedin.com/in/harsha-c-5b247b238
- **Location:** India  


