//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29373293
// Cuda compilation tools, release 11.2, V11.2.67
// Based on NVVM 7.0.1
//

.version 7.2
.target sm_70
.address_size 64

	// .globl	_Z3fooPfS_S_S_

.visible .entry _Z3fooPfS_S_S_(
	.param .u64 _Z3fooPfS_S_S__param_0,
	.param .u64 _Z3fooPfS_S_S__param_1,
	.param .u64 _Z3fooPfS_S_S__param_2,
	.param .u64 _Z3fooPfS_S_S__param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd1, [_Z3fooPfS_S_S__param_0];
	ld.param.u64 	%rd2, [_Z3fooPfS_S_S__param_1];
	ld.param.u64 	%rd3, [_Z3fooPfS_S_S__param_2];
	ld.param.u64 	%rd4, [_Z3fooPfS_S_S__param_3];
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r1, %r3, %r2, %r4;
	setp.gt.u32 	%p1, %r1, 63;
	@%p1 bra 	LBB0_2;

	mul.wide.u32 	%rd5, %r1, 1024;
	cvta.to.global.u64 	%rd6, %rd1;
	shl.b64 	%rd7, %rd5, 2;
	add.s64 	%rd8, %rd6, %rd7;
	cvta.to.global.u64 	%rd9, %rd2;
	add.s64 	%rd10, %rd9, %rd7;
	ld.global.f32 	%f1, [%rd10];
	ld.global.f32 	%f2, [%rd8];
	add.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd7;
	ld.global.f32 	%f4, [%rd12];
	add.f32 	%f5, %f3, %f4;
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd14, %rd13, %rd7;
	st.global.f32 	[%rd14], %f5;
	ld.global.f32 	%f6, [%rd10+262144];
	ld.global.f32 	%f7, [%rd8+262144];
	add.f32 	%f8, %f7, %f6;
	ld.global.f32 	%f9, [%rd12+262144];
	add.f32 	%f10, %f8, %f9;
	st.global.f32 	[%rd14+262144], %f10;
	ld.global.f32 	%f11, [%rd10+524288];
	ld.global.f32 	%f12, [%rd8+524288];
	add.f32 	%f13, %f12, %f11;
	ld.global.f32 	%f14, [%rd12+524288];
	add.f32 	%f15, %f13, %f14;
	st.global.f32 	[%rd14+524288], %f15;

LBB0_2:
	ret;

}

