---
layout: default
title: Appendix 2.4 - Standard Die-to-Die Interfaces and Future Trends
---

# ğŸ“˜ Appendix 2.4ï¼šUCIeãªã©ã®æ¨™æº–ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ã¨ä»Šå¾Œã®å‹•å‘  
**Appendix 2.4: Standard Die-to-Die Interfaces and Future Trends**

---

## ğŸ“Œ æ¦‚è¦ / Overview

æœ¬è³‡æ–™ã§ã¯ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã‚„2.5D/3Dé›†ç©ã«ãŠã‘ã‚‹**ä»£è¡¨çš„ãªãƒãƒƒãƒ—é–“ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ï¼ˆDie-to-Die I/Fï¼‰**ã«ã¤ã„ã¦ã€  
ä¸»è¦è¦æ ¼ã®æ¯”è¼ƒã¨æŠ€è¡“çš„ãªä½ç½®ã¥ã‘ã€ãã—ã¦ä»Šå¾Œã®æ½®æµã‚’ã¾ã¨ã‚ã¾ã™ã€‚  
*This appendix covers standard Die-to-Die interfaces used in chiplet and 2.5D/3D integration, including key specifications and future directions.*

---

## ğŸ”Œ ãªãœæ¨™æº–I/FãŒå¿…è¦ã‹ï¼Ÿ  
**Why Are Standard Interfaces Needed?**

| ğŸ’¡ è¦–ç‚¹ / Perspective | ğŸ” è§£èª¬ / Explanation |
|------------------------|-------------------------|
| **ç•°ç¨®ãƒ™ãƒ³ãƒ€ãƒ¼å¯¾å¿œ**<br>Multi-vendor Integration | ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆè¨­è¨ˆã§ã¯ç•°ãªã‚‹ä¼æ¥­ã®IP/ãƒ€ã‚¤ã‚’çµ±åˆã™ã‚‹å¿…è¦ãŒã‚ã‚‹<br>Chiplets may come from different vendors |
| **SoCå†…ã¨ã®é•ã„**<br>Beyond Traditional SoC Buses | ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å†…ã§ã®é«˜é€Ÿãƒ»ä½æ¶ˆè²»é›»åŠ›é€šä¿¡ãŒè¦æ±‚ã•ã‚Œã‚‹<br>Package-level interconnects require high-speed, low-power |
| **ã‚ªãƒ¼ãƒ—ãƒ³åŒ–ã®åŠ é€Ÿ**<br>Move Toward Openness | å°‚ç”¨ãƒã‚¹ã‹ã‚‰ã‚ªãƒ¼ãƒ—ãƒ³ãªæ¨™æº–I/Fã¸<br>Shift from proprietary to open and reusable interfaces |

---

## ğŸ”· ä¸»è¦ãªDie-to-Dieã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹ä¸€è¦§  
**Comparison of Representative Die-to-Die I/F Standards**

| ğŸŒ è¦æ ¼ / Standard | ğŸš€ å¸¯åŸŸå¹… / Bandwidth | â±ï¸ ãƒ¬ã‚¤ãƒ†ãƒ³ã‚· / Latency | ğŸ“˜ ç‰¹å¾´ / Features |
|--------------------|------------------------|--------------------------|----------------------|
| **UCIe** | 32Gbps/laneï¼ˆv1.1ï¼‰ | æ•°nsä»¥ä¸‹ | ã‚ªãƒ¼ãƒ—ãƒ³ãƒ»æ¥­ç•Œæ¨™æº–åŒ–ä¸­ï¼ˆIntel, TSMCç­‰ï¼‰<br>Open industry consortium |
| **XSR** | ï½112Gbps | ä½ | SerDesãƒ™ãƒ¼ã‚¹ã®é«˜é€ŸI/O<br>SerDes-based for high-speed links |
| **BoW**<br>(Bunch of Wires) | 2â€“16Gbps/lane | ä½ | OIFä¸»å°ã®ä½é›»åŠ›ã‚ªãƒ¼ãƒ—ãƒ³I/F<br>Open serial I/F by OIF |
| **AIB** | ï½20Gbps | ä½ | Intelç‹¬è‡ªã€EMIBå‘ã‘<br>Intel proprietary, used in EMIB |
| **HBI**<br>(Hybrid Bonding I/F) | >1000Gbps/mmÂ² | è¶…ä½ | TSV + Hybrid Bondingãƒ™ãƒ¼ã‚¹<br>Requires TSV + Hybrid bonding |

---

## ğŸ§© UCIeã®æ§‹é€ ã¨ç‰¹å¾´  
**UCIe (Universal Chiplet Interconnect Express)**

### âœ¦ æ¦‚è¦

- 2022å¹´ã«IntelãŒæå”±ã€ç¾åœ¨ã¯**æ¥­ç•Œã‚³ãƒ³ã‚½ãƒ¼ã‚·ã‚¢ãƒ **å½¢å¼ã§ç®¡ç†  
  *Proposed by Intel, now governed by an industry consortium*
- **éšå±¤åŒ–ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚¹ã‚¿ãƒƒã‚¯**ã«ã‚ˆã‚Šã€ä»–ã®æ¨™æº–ï¼ˆPCIeã€CXLç­‰ï¼‰ã¨ã®äº’æ›æ€§ã‚ã‚Š  
  *Layered protocol stack allows interoperability with PCIe/CXL*
- PHYãƒ¬ã‚¤ãƒ¤ã€Linkãƒ¬ã‚¤ãƒ¤ã€Protocolãƒ¬ã‚¤ãƒ¤ã®3éšå±¤æ§‹æˆ

```
  UCIe Stack:
+-------------------------+
| Protocol Layer         | â† PCIe, CXL, etc.
+-------------------------+
| Link Layer             |
+-------------------------+
| Die-to-Die PHY Layer   | â† é…ç·šè·é›¢ < 2mm
```

---

## ğŸ”„ æŠ€è¡“å‹•å‘ã¨è¨­è¨ˆãƒˆãƒ¬ãƒ³ãƒ‰  
**Trends in Interconnect Technology and Design**

| ğŸ§  è¦³ç‚¹ / Focus | ğŸ“Š å‚¾å‘ / Trend |
|------------------|-------------------------|
| **é…ç·šè·é›¢**<br>Wiring Distance | æ•°mmä»¥ä¸‹ã‚’æƒ³å®šã€ä½ã‚¹ã‚¤ãƒ³ã‚°é§†å‹•ãŒå¯èƒ½<br>Short-range (< 2mm) driving enables low-power links |
| **ä¿¡å·æ–¹å¼**<br>Signaling | PAM4/NRZç­‰ã®å¤šå€¤ä¿¡å·åŒ–å¯¾å¿œ<br>Use of NRZ/PAM4 for bandwidth efficiency |
| **ã‚ªãƒ¼ãƒ—ãƒ³åŒ–**<br>Standardization | BoW/UCIeã¸ã®æ¥­ç•Œé›†ç´„ãŒé€²è¡Œ<br>Convergence toward BoW and UCIe |
| **ç†±ãƒ»EMIå¯¾ç­–**<br>Thermal and EMI | å¸¯åŸŸå¹…å¢—åŠ ã«ä¼´ã†ç†±é›†ä¸­ã¨é›»ç£å¹²æ¸‰ãŒæ–°ãŸãªèª²é¡Œ<br>Higher bandwidth brings thermal/EMI concerns |

---

## ğŸ“Œ ã¾ã¨ã‚ / Summary

æ¨™æº–åŒ–ã•ã‚ŒãŸDie-to-Die I/Fã¯ã€**ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆæŠ€è¡“ã®ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ã¨å†åˆ©ç”¨æ€§**ã®éµã‚’æ¡ã‚Šã¾ã™ã€‚  
*Standardized interfaces are essential for scalable and reusable chiplet integration.*

â¡ UCIeã¯ãã®ä¸­å¿ƒçš„å­˜åœ¨ã¨ã—ã¦ã€ä»Šå¾Œ**EDAãƒ„ãƒ¼ãƒ«ãƒ»IPè¨­è¨ˆã®å‰æ**ã«ã‚‚ãªã‚Šã†ã‚‹è¦æ ¼ã§ã™ã€‚  
â¡ UCIe will likely become a default assumption for **EDA/IP design ecosystems**.

---

## ğŸ”— ç‰¹åˆ¥ç·¨ ç¬¬2ç«  ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹  
[ğŸ“ æˆ»ã‚‹ï½œBack to Chapter 2 Top](./README.md)
