Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 11 22:29:42 2024
| Host         : DESKTOP-IIDP9S7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (371)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1365)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (371)
--------------------------
 There are 62 register/latch pins with no clock driven by root clock pin: CD0/count_reg[1]/Q (HIGH)

 There are 302 register/latch pins with no clock driven by root clock pin: CD2/count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: music/btSpeedGen/PWM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1365)
---------------------------------------------------
 There are 1365 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.449        0.000                      0                  244        0.165        0.000                      0                  244        4.500        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.449        0.000                      0                  244        0.165        0.000                      0                  244        4.500        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 3.339ns (59.805%)  route 2.244ns (40.195%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.326    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.649 r  music/btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.649    music/btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[29]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.109    15.098    music/btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 3.331ns (59.748%)  route 2.244ns (40.252%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.326    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.641 r  music/btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.641    music/btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[31]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.109    15.098    music/btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 3.255ns (59.192%)  route 2.244ns (40.808%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.326    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.565 r  music/btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.565    music/btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[30]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.109    15.098    music/btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 3.235ns (59.043%)  route 2.244ns (40.957%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  music/btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.326    music/btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.545 r  music/btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.545    music/btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y75         FDCE                                         r  music/btSpeedGen/count_reg[28]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X52Y75         FDCE (Setup_fdce_C_D)        0.109    15.098    music/btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 3.222ns (59.042%)  route 2.235ns (40.958%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.523 r  music/btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.523    music/btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[25]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y74         FDCE (Setup_fdce_C_D)        0.109    15.112    music/btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 3.214ns (58.982%)  route 2.235ns (41.018%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.515 r  music/btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.515    music/btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[27]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y74         FDCE (Setup_fdce_C_D)        0.109    15.112    music/btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 music/toneGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/toneGen/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 3.109ns (57.806%)  route 2.269ns (42.194%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/toneGen/clk_IBUF_BUFG
    SLICE_X14Y69         FDCE                                         r  music/toneGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/toneGen/count_reg[3]/Q
                         net (fo=5, routed)           0.965     6.548    music/toneGen/count_reg[3]
    SLICE_X13Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.672 r  music/toneGen/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.672    music/toneGen/count1_carry_i_7_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  music/toneGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.222    music/toneGen/count1_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  music/toneGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.336    music/toneGen/count1_carry__0_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  music/toneGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.450    music/toneGen/count1_carry__1_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.564 r  music/toneGen/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.296     8.860    music/toneGen/count1_carry__2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.410 r  music/toneGen/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.410    music/toneGen/count_reg[0]_i_1__0_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.527 r  music/toneGen/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.527    music/toneGen/count_reg[4]_i_1__0_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.644 r  music/toneGen/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.644    music/toneGen/count_reg[8]_i_1__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.761 r  music/toneGen/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.761    music/toneGen/count_reg[12]_i_1__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.878 r  music/toneGen/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.878    music/toneGen/count_reg[16]_i_1__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  music/toneGen/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.004    music/toneGen/count_reg[20]_i_1__0_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.121 r  music/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    music/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.444 r  music/toneGen/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.444    music/toneGen/count_reg[28]_i_1__0_n_6
    SLICE_X14Y76         FDCE                                         r  music/toneGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/toneGen/clk_IBUF_BUFG
    SLICE_X14Y76         FDCE                                         r  music/toneGen/count_reg[29]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X14Y76         FDCE (Setup_fdce_C_D)        0.109    15.098    music/toneGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 music/toneGen/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/toneGen/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 3.101ns (57.743%)  route 2.269ns (42.257%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/toneGen/clk_IBUF_BUFG
    SLICE_X14Y69         FDCE                                         r  music/toneGen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y69         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/toneGen/count_reg[3]/Q
                         net (fo=5, routed)           0.965     6.548    music/toneGen/count_reg[3]
    SLICE_X13Y71         LUT4 (Prop_lut4_I3_O)        0.124     6.672 r  music/toneGen/count1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.672    music/toneGen/count1_carry_i_7_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.222 r  music/toneGen/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.222    music/toneGen/count1_carry_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  music/toneGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.336    music/toneGen/count1_carry__0_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  music/toneGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.450    music/toneGen/count1_carry__1_n_0
    SLICE_X13Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.564 r  music/toneGen/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.296     8.860    music/toneGen/count1_carry__2_n_0
    SLICE_X14Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.410 r  music/toneGen/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.410    music/toneGen/count_reg[0]_i_1__0_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.527 r  music/toneGen/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.527    music/toneGen/count_reg[4]_i_1__0_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.644 r  music/toneGen/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.644    music/toneGen/count_reg[8]_i_1__0_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.761 r  music/toneGen/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.761    music/toneGen/count_reg[12]_i_1__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.878 r  music/toneGen/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.878    music/toneGen/count_reg[16]_i_1__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  music/toneGen/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.004    music/toneGen/count_reg[20]_i_1__0_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.121 r  music/toneGen/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.121    music/toneGen/count_reg[24]_i_1__0_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.436 r  music/toneGen/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.436    music/toneGen/count_reg[28]_i_1__0_n_4
    SLICE_X14Y76         FDCE                                         r  music/toneGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/toneGen/clk_IBUF_BUFG
    SLICE_X14Y76         FDCE                                         r  music/toneGen/count_reg[31]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X14Y76         FDCE (Setup_fdce_C_D)        0.109    15.098    music/toneGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 3.138ns (58.402%)  route 2.235ns (41.598%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.439 r  music/btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.439    music/btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[26]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y74         FDCE (Setup_fdce_C_D)        0.109    15.112    music/btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 music/btSpeedGen/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music/btSpeedGen/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 3.118ns (58.247%)  route 2.235ns (41.753%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.545     5.066    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y71         FDCE                                         r  music/btSpeedGen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.518     5.584 r  music/btSpeedGen/count_reg[15]/Q
                         net (fo=5, routed)           0.997     6.580    music/btSpeedGen/count_reg[15]
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  music/btSpeedGen/count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     6.704    music/btSpeedGen/count1_carry__0_i_7__0_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.237 r  music/btSpeedGen/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    music/btSpeedGen/count1_carry__0_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  music/btSpeedGen/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.354    music/btSpeedGen/count1_carry__1_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.511 r  music/btSpeedGen/count1_carry__2/CO[1]
                         net (fo=34, routed)          1.238     8.750    music/btSpeedGen/count1_carry__2_n_2
    SLICE_X52Y68         LUT2 (Prop_lut2_I0_O)        0.332     9.082 r  music/btSpeedGen/count[0]_i_4/O
                         net (fo=1, routed)           0.000     9.082    music/btSpeedGen/count[0]_i_4_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.615 r  music/btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    music/btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.732 r  music/btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.732    music/btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.849 r  music/btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.849    music/btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.966 r  music/btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.966    music/btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.083 r  music/btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    music/btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.200 r  music/btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.200    music/btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.419 r  music/btSpeedGen/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.419    music/btSpeedGen/count_reg[24]_i_1_n_7
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         1.425    14.766    music/btSpeedGen/clk_IBUF_BUFG
    SLICE_X52Y74         FDCE                                         r  music/btSpeedGen/count_reg[24]/C
                         clock pessimism              0.272    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y74         FDCE (Setup_fdce_C_D)        0.109    15.112    music/btSpeedGen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.141ns (62.735%)  route 0.084ns (37.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.084     1.669    key_de/inst/inst/rx_data[3]
    SLICE_X48Y33         FDCE                                         r  key_de/inst/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.829     1.956    key_de/inst/inst/clk
    SLICE_X48Y33         FDCE                                         r  key_de/inst/inst/key_in_reg[3]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.047     1.504    key_de/inst/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.834%)  route 0.131ns (48.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y34         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.131     1.717    key_de/inst/inst/rx_data[7]
    SLICE_X48Y33         FDCE                                         r  key_de/inst/inst/key_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.829     1.956    key_de/inst/inst/clk
    SLICE_X48Y33         FDCE                                         r  key_de/inst/inst/key_in_reg[7]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.078     1.536    key_de/inst/inst/key_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.074%)  route 0.128ns (43.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y34         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=3, routed)           0.128     1.738    key_de/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X49Y34         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.830     1.957    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y34         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X49Y34         FDCE (Hold_fdce_C_D)         0.070     1.549    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=6, routed)           0.133     1.718    key_de/inst/inst/rx_data[5]
    SLICE_X48Y33         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.829     1.956    key_de/inst/inst/clk
    SLICE_X48Y33         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.071     1.528    key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.559     1.442    key_de/op/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.062     1.632    key_de/op/signal_delay
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.099     1.731 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.731    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.827     1.954    key_de/op/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X44Y33         FDRE (Hold_fdre_C_D)         0.091     1.533    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.027%)  route 0.140ns (45.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y34         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.140     1.749    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X49Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.829     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X49Y33         FDCE (Hold_fdce_C_D)         0.072     1.550    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.251%)  route 0.170ns (47.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y35         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.170     1.756    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X50Y35         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y35         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.120     1.601    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X41Y39         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDPE (Prop_fdpe_C_Q)         0.128     1.572 r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/Q
                         net (fo=5, routed)           0.069     1.641    key_de/inst/inst/Ps2Interface_i/clk_inter
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.099     1.740 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.740    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X41Y39         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X41Y39         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y39         FDPE (Hold_fdpe_C_D)         0.091     1.535    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.564     1.447    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y38         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDPE (Prop_fdpe_C_Q)         0.128     1.575 r  key_de/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.069     1.644    key_de/inst/inst/Ps2Interface_i/data_inter
    SLICE_X51Y38         LUT6 (Prop_lut6_I4_O)        0.099     1.743 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.743    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X51Y38         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.835     1.962    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y38         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y38         FDPE (Hold_fdpe_C_D)         0.091     1.538    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 key_de/op/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.953%)  route 0.172ns (48.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.559     1.442    key_de/op/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  key_de/op/signal_single_pulse_reg/Q
                         net (fo=3, routed)           0.172     1.755    key_de/op/pulse_been_ready
    SLICE_X42Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.800 r  key_de/op/key_down[35]_i_1/O
                         net (fo=1, routed)           0.000     1.800    key_de/op_n_1
    SLICE_X42Y33         FDCE                                         r  key_de/key_down_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=204, routed)         0.826     1.953    key_de/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  key_de/key_down_reg[35]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.120     1.595    key_de/key_down_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y68   music/btSpeedGen/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y70   music/btSpeedGen/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y70   music/btSpeedGen/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y71   music/btSpeedGen/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y71   music/btSpeedGen/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y71   music/btSpeedGen/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y71   music/btSpeedGen/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y72   music/btSpeedGen/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y72   music/btSpeedGen/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   CD2/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   CD2/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   CD2/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   CD2/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   CD2/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   CD2/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   CD2/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y70   music/btSpeedGen/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y70   music/btSpeedGen/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y71   music/btSpeedGen/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y71   music/btSpeedGen/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y71   music/btSpeedGen/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y71   music/btSpeedGen/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   music/btSpeedGen/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   music/btSpeedGen/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   music/btSpeedGen/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   music/btSpeedGen/count_reg[19]/C



