--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml multi_function_counter.twx multi_function_counter.ncd -o
multi_function_counter.twr multi_function_counter.pcf -ucf
multi_function_counter.ucf

Design file:              multi_function_counter.ncd
Physical constraint file: multi_function_counter.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    1.187(R)|    0.232(R)|clock_BUFGP       |   0.000|
data<1>     |    2.887(R)|   -1.127(R)|clock_BUFGP       |   0.000|
data<2>     |    1.311(R)|    0.133(R)|clock_BUFGP       |   0.000|
data<3>     |    1.201(R)|    0.221(R)|clock_BUFGP       |   0.000|
dir_sel     |    4.014(R)|   -0.097(R)|clock_BUFGP       |   0.000|
enable      |    3.799(R)|   -0.147(R)|clock_BUFGP       |   0.000|
load        |    4.207(R)|   -0.097(R)|clock_BUFGP       |   0.000|
mod_sel<0>  |    5.031(R)|   -0.681(R)|clock_BUFGP       |   0.000|
mod_sel<1>  |    5.786(R)|   -1.425(R)|clock_BUFGP       |   0.000|
reset       |    3.432(R)|    0.140(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cout        |    7.831(R)|clock_BUFGP       |   0.000|
digit<0>    |    7.855(R)|clock_BUFGP       |   0.000|
digit<1>    |    7.625(R)|clock_BUFGP       |   0.000|
digit<2>    |    8.230(R)|clock_BUFGP       |   0.000|
digit<3>    |    7.952(R)|clock_BUFGP       |   0.000|
digit<4>    |    7.958(R)|clock_BUFGP       |   0.000|
digit<5>    |    7.964(R)|clock_BUFGP       |   0.000|
digit<6>    |    7.963(R)|clock_BUFGP       |   0.000|
word<0>     |    8.016(R)|clock_BUFGP       |   0.000|
word<1>     |    8.421(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.268|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 03 20:02:17 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



