Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 19 11:28:22 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     46.373        0.000                      0                14210        0.066        0.000                      0                14210        2.000        0.000                       0                  4139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                             17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       46.373        0.000                      0                14210        0.066        0.000                      0                14210       31.572        0.000                       0                  4134  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.373ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.642ns (3.544%)  route 17.474ns (96.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.550    17.164    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 46.373    

Slack (MET) :             46.373ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.116ns  (logic 0.642ns (3.544%)  route 17.474ns (96.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.550    17.164    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 46.373    

Slack (MET) :             46.461ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.028ns  (logic 0.642ns (3.561%)  route 17.386ns (96.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.462    17.076    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 46.461    

Slack (MET) :             46.461ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.028ns  (logic 0.642ns (3.561%)  route 17.386ns (96.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.462    17.076    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 46.461    

Slack (MET) :             46.461ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.028ns  (logic 0.642ns (3.561%)  route 17.386ns (96.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.462    17.076    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 46.461    

Slack (MET) :             46.461ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.028ns  (logic 0.642ns (3.561%)  route 17.386ns (96.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.462    17.076    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 46.461    

Slack (MET) :             46.461ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.028ns  (logic 0.642ns (3.561%)  route 17.386ns (96.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.462    17.076    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 46.461    

Slack (MET) :             46.461ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.028ns  (logic 0.642ns (3.561%)  route 17.386ns (96.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.462    17.076    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                 46.461    

Slack (MET) :             46.662ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 0.642ns (3.601%)  route 17.185ns (96.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.261    16.875    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -16.875    
  -------------------------------------------------------------------
                         slack                                 46.662    

Slack (MET) :             46.838ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.651ns  (logic 0.642ns (3.637%)  route 17.009ns (96.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.740    -0.952    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y29         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.434 f  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=34, routed)          1.924     1.490    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X14Y19         LUT4 (Prop_lut4_I3_O)        0.124     1.614 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        15.085    16.698    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y37          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y37          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[7]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -16.698    
  -------------------------------------------------------------------
                         slack                                 46.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.268%)  route 0.224ns (51.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X96Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[1][11]/Q
                         net (fo=7, routed)           0.224    -0.212    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg_n_0_[1][11]
    SLICE_X97Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.167 r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data[2][11]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/inst/inst_pipe/inst_dist/p_1_in[11]
    SLICE_X97Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X97Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][11]/C
                         clock pessimism              0.508    -0.323    
    SLICE_X97Y49         FDRE (Hold_fdre_C_D)         0.091    -0.232    design_1_i/top_0/inst/inst_pipe/inst_dist/dist_data_reg[2][11]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.578    -0.630    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X83Y66         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.433    design_1_i/top_0/inst/inst_pipe/inst_reverb/p_2_in[1]
    SLICE_X82Y66         SRL16E                                       r  design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.845    -0.870    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X82Y66         SRL16E                                       r  design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[8]_srl8/CLK
                         clock pessimism              0.254    -0.617    
    SLICE_X82Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.500    design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[8]_srl8
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.408%)  route 0.413ns (71.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.607    -0.601    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X92Y52         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/index_d4_reg[10]/Q
                         net (fo=13, routed)          0.413    -0.023    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.924    -0.791    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.283    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.100    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.349%)  route 0.309ns (68.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.590    -0.618    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X88Y45         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0][1]/Q
                         net (fo=1, routed)           0.309    -0.168    design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0]_12[1]
    SLICE_X86Y55         SRL16E                                       r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.853    -0.862    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X86Y55         SRL16E                                       r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][1]_srl5/CLK
                         clock pessimism              0.508    -0.354    
    SLICE_X86Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.245    design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][1]_srl5
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.448%)  route 0.268ns (65.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X95Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[0][0]/Q
                         net (fo=7, routed)           0.268    -0.190    design_1_i/top_0/inst/inst_pipe/inst_dist/Q[0]
    SLICE_X92Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.883    -0.832    design_1_i/top_0/inst/inst_pipe/inst_dist/clk_out1
    SLICE_X92Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][0]/C
                         clock pessimism              0.508    -0.324    
    SLICE_X92Y48         FDRE (Hold_fdre_C_D)         0.052    -0.272    design_1_i/top_0/inst/inst_pipe/inst_dist/pure_data_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[3][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.562%)  route 0.267ns (65.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.562    -0.646    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X41Y46         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[3][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[3][36]/Q
                         net (fo=4, routed)           0.267    -0.238    design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[3]_19[36]
    SLICE_X38Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.825    -0.890    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X38Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4][36]/C
                         clock pessimism              0.508    -0.382    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.059    -0.323    design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4][36]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111101]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.038%)  route 0.273ns (65.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.588    -0.620    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X73Y45         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111101]/Q
                         net (fo=2, routed)           0.273    -0.205    design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-_n_0_1111111101]
    SLICE_X67Y54         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.848    -0.867    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X67Y54         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]/C
                         clock pessimism              0.508    -0.359    
    SLICE_X67Y54         FDRE (Hold_fdre_C_D)         0.066    -0.293    design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/read_index_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.459%)  route 0.168ns (50.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.606    -0.602    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X90Y53         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/read_index_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/read_index_reg[14]/Q
                         net (fo=14, routed)          0.168    -0.270    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.919    -0.796    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.542    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.359    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/read_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.389%)  route 0.168ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.607    -0.601    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/clk_out1
    SLICE_X90Y52         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/read_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/read_index_reg[11]/Q
                         net (fo=13, routed)          0.168    -0.268    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.919    -0.796    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.542    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.359    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.319%)  route 0.282ns (66.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.558    -0.650    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X35Y53         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4][29]/Q
                         net (fo=4, routed)           0.282    -0.226    design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[4]_20[29]
    SLICE_X36Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=4134, routed)        0.830    -0.885    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X36Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[5][29]/C
                         clock pessimism              0.508    -0.377    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.059    -0.318    design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[5][29]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y5       design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y14      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[5]__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y5       design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X4Y16      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[11]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y8       design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[5]__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X0Y16      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[3]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y31      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[8]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X4Y13      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[11]__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y41      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X1Y13      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[3]__1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X86Y55     design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[5][7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X82Y66     design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[8]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X100Y46    design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X82Y66     design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[8]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X34Y30     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



