<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
	<meta http-equiv="content-type" content="text/html; charset=utf-8">
	<title>Syllabus</title>
	<meta name="generator" content="LibreOffice 4.2.8.2 (Linux)">
	<meta name="created" content="0;0">
	<meta name="changed" content="20170417;200948619791026">
	<meta name="" content="">
	<style type="text/css">
	<!--
		h1 { color: #000000; font-size: 16pt }
		h3 { color: #000000 }
		h3.cjk { font-family: "Droid Sans Fallback" }
		h3.ctl { font-family: "FreeSans" }
		h2.cjk { font-family: "Droid Sans Fallback" }
		h2.ctl { font-family: "FreeSans" }
	-->
	</style>
</head>
<body lang="en-IN" dir="ltr" style="background: transparent">
<h1 align="center" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<span style="display: inline-block; border: none; padding: 0cm"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><font color="#727272">CAD
for VLSI</span></span></font></font></font></h1>
<p align="center" style="margin-bottom: 0.79cm; line-height: 150%"><span style="display: inline-block; border: none; padding: 0cm"><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>Subject
Code: 10EC7</span></span></font></font></font></strong></p>
<h2 class="western" align="center" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<span style="display: inline-block; border: none; padding: 0cm"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><font color="#727272">PART
– A</span></span></font></font></font></h2>
<h3 class="western" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<span style="display: inline-block; border: none; padding: 0cm"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><font color="#727272">UNIT
- 1&amp;2</span></span></font></font></font></h3>
<p style="margin-bottom: 0.79cm; line-height: 150%"><span style="display: inline-block; border: none; padding: 0cm"><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>INTRODUCTION
TO VLSI METHODOLOGIES</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>:
</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="font-weight: normal"><span style="background: #ffffff"><strong>VLSI
Physical Design Automation - Design and Fabrication of VLSI Devices -
Fabrication process and its impact on Physical Design.</span></span></span></font></font></font></strong></p>
<h3 class="western" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<span style="display: inline-block; border: none; padding: 0cm"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><font color="#727272">UNIT
- 3&amp;4</span></span></font></font></font></h3>
<p style="margin-bottom: 0.79cm; line-height: 150%"><span style="display: inline-block; border: none; padding: 0cm"><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>QUICK
TOUR OF VLSI DESIGN AUTOMATION TOOLS</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>:
</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="font-weight: normal"><span style="background: #ffffff"><strong>Data
structures and Basic Algorithms, Algorithmic Graph theory and
computational complexity, Tractable and Intractable problems.</span></span></span></font></font></font></strong></p>
<h2 class="western" align="center" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<span style="display: inline-block; border: none; padding: 0cm"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><font color="#727272"><strong><b>PART
– B</b></strong></span></span></font></font></font></h2>
<h3 class="western" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<span style="display: inline-block; border: none; padding: 0cm"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><font color="#727272">UNIT
- 5&amp;6</span></span></font></font></font></h3>
<p style="margin-bottom: 0.79cm; line-height: 150%"><span style="display: inline-block; border: none; padding: 0cm"><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>GENERAL
PURPOSE METHODS FOR COMBINATIONAL OPTIMIZATION</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>:
</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="font-weight: normal"><span style="background: #ffffff"><strong>partitioning,
floor planning and pin assignment,placement, routing.</span></span></span></font></font></font></strong></p>
<h3 class="western" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<span style="display: inline-block; border: none; padding: 0cm"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><font color="#727272">UNIT
- 7&amp;8</span></span></font></font></font></h3>
<p style="margin-bottom: 0.79cm; line-height: 150%"><span style="display: inline-block; border: none; padding: 0cm"><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>SIMULATION-LOGIC
SYNTHESIS</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="background: #ffffff"><strong>:
</span></font></font></font></strong><font color="#727272"><font face="Raleway, sans-serif"><font size="3" style="font-size: 11pt"><span style="font-weight: normal"><span style="background: #ffffff"><strong>Verification-High
level synthesis -Compaction. Physical Design Automation of FPGAs,
MCMS-VHDL- Verilog-Implementation of Simple circuits using VHDL and
Verilog.</span></span></span></font></font></font></strong></p>
<h2 class="western" align="center" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<br><br>
</h2>
<h3 class="western" style="margin-top: 0cm; margin-bottom: 0.79cm; line-height: 150%">
<br><br>
</h3>
</body>
</html>