# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv_j.ip_user_files/bd/Instr_ROM/ip/Instr_ROM_blk_mem_gen_0_0/sim/Instr_ROM_blk_mem_gen_0_0.v" \
"../../../../riscv_j.ip_user_files/bd/Instr_ROM/sim/Instr_ROM.v" \
"../../../../riscv_j.ip_user_files/bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/sim/BRAM_32B_SDP_blk_mem_gen_0_0.v" \
"../../../../riscv_j.ip_user_files/bd/BRAM_32B_SDP/sim/BRAM_32B_SDP.v" \
"../../../../riscv_j.ip_user_files/bd/Data_RAM/ip/Data_RAM_blk_mem_gen_0_0/sim/Data_RAM_blk_mem_gen_0_0.v" \
"../../../../riscv_j.ip_user_files/bd/Data_RAM/sim/Data_RAM.v" \

sv xil_defaultlib  \
"../../../../riscv_j.srcs/sources_1/new/alu.sv" \
"../../../../riscv_j.srcs/sources_1/new/branch_control.sv" \
"../../../../riscv_j.srcs/sources_1/new/core_top.sv" \
"../../../../riscv_j.srcs/sources_1/new/data_mem.sv" \
"../../../../riscv_j.srcs/sources_1/new/data_mmu.sv" \
"../../../../riscv_j.srcs/sources_1/new/instr_decode.sv" \
"../../../../riscv_j.srcs/sources_1/new/instr_mem.sv" \
"../../../../riscv_j.srcs/sources_1/new/instruction_fetch.sv" \
"../../../../riscv_j.srcs/sources_1/new/program_counter.sv" \
"../../../../riscv_j.srcs/sources_1/new/register_file.sv" \
"../../../../riscv_j.srcs/sources_1/new/anton_mcu_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
