C:/lscc/radiant/2024.2/bin/nt64/moduleparser.exe -PROJ Sim -pf C:/lscc/radiant/2024.2/cae_library/synthesis/vhdl/iCE40UP.vhd -pf C:/lscc/radiant/2024.2/cae_library/synthesis/verilog/iCE40UP.v -lib iCE40UP -sort -lst C:/Users/rdesantos/Documents/GitHub/E155Project/FPGA/Radient/Passthrough/Passthrough/Sim/source_files.lst