// Seed: 4013400996
module module_0 (
    output tri1 id_0,
    input  wire id_1
);
  always @(posedge 1) id_0 = 1;
  wire id_3;
  module_2(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1
);
  assign id_0 = id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_0, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4  = !id_6;
  assign id_10 = 1'b0 == 1;
  tri1 id_11;
  initial begin
    $display({id_1, id_8, id_11, 1, 1, id_8 ^ id_11} >> id_1);
  end
  final $display;
  assign id_8 = 1;
endmodule
