INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shubham/Vivado_Exercises/polar_4_ex/polar_4_ex.srcs/sources_1/ip/polar_4/sim/polar_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polar_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/shubham/Vivado_Exercises/polar_4_ex/imports/example_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeAxiStream
INFO: [VRFC 10-311] analyzing module readAxiStream
INFO: [VRFC 10-311] analyzing module example_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado_Exercises/polar_4_ex/polar_4_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
