

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_var'
================================================================
* Date:           Wed Oct  8 15:53:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3083|     3083|  30.830 us|  30.830 us|  3083|  3083|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_var  |     3081|     3081|        13|          3|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 16 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 18 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_9 = load i11 %i" [activation_accelerator.cpp:257]   --->   Operation 22 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.94ns)   --->   "%icmp_ln255 = icmp_eq  i11 %i_9, i11 1024" [activation_accelerator.cpp:255]   --->   Operation 23 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln255 = add i11 %i_9, i11 1" [activation_accelerator.cpp:255]   --->   Operation 25 'add' 'add_ln255' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %for.inc9.i.split, void %for.end11.i.exitStub" [activation_accelerator.cpp:255]   --->   Operation 26 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_9, i32 2, i32 9" [activation_accelerator.cpp:257]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i8 %lshr_ln" [activation_accelerator.cpp:257]   --->   Operation 28 'zext' 'zext_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 29 'getelementptr' 'x_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 30 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 31 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln257" [activation_accelerator.cpp:257]   --->   Operation 32 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i11 %i_9" [activation_accelerator.cpp:257]   --->   Operation 33 'trunc' 'trunc_ln257' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:257]   --->   Operation 34 'load' 'x_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:257]   --->   Operation 35 'load' 'x_2_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:257]   --->   Operation 36 'load' 'x_4_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:257]   --->   Operation 37 'load' 'x_6_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln255 = store i11 %add_ln255, i11 %i" [activation_accelerator.cpp:255]   --->   Operation 38 'store' 'store_ln255' <Predicate = (!icmp_ln255)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:257]   --->   Operation 39 'load' 'x_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:257]   --->   Operation 40 'load' 'x_2_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:257]   --->   Operation 41 'load' 'x_4_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:257]   --->   Operation 42 'load' 'x_6_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln257" [activation_accelerator.cpp:257]   --->   Operation 43 'mux' 'tmp_s' <Predicate = (!icmp_ln255)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 44 [4/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 44 'fsub' 'diff' <Predicate = (!icmp_ln255)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 45 [3/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 45 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 46 [2/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 46 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 47 [1/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:257]   --->   Operation 47 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 48 [3/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:258]   --->   Operation 48 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 49 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:258]   --->   Operation 49 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 50 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:258]   --->   Operation 50 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.89>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var" [activation_accelerator.cpp:258]   --->   Operation 51 'load' 'var_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [4/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 52 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%var_load = load i32 %var"   --->   Operation 60 'load' 'var_load' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln255)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln255)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 53 [3/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 53 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.89>
ST_12 : Operation 54 [2/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 54 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.32>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln256 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:256]   --->   Operation 55 'specpipeline' 'specpipeline_ln256' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [activation_accelerator.cpp:253]   --->   Operation 56 'specloopname' 'specloopname_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:258]   --->   Operation 57 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln255 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:255]   --->   Operation 58 'store' 'store_ln255' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln255 = br void %for.inc9.i" [activation_accelerator.cpp:255]   --->   Operation 59 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
var                (alloca           ) [ 01111111111111]
i                  (alloca           ) [ 01000000000000]
mean_read          (read             ) [ 01111110000000]
store_ln0          (store            ) [ 00000000000000]
store_ln0          (store            ) [ 00000000000000]
br_ln0             (br               ) [ 00000000000000]
i_9                (load             ) [ 00000000000000]
icmp_ln255         (icmp             ) [ 01111111111000]
empty              (speclooptripcount) [ 00000000000000]
add_ln255          (add              ) [ 00000000000000]
br_ln255           (br               ) [ 00000000000000]
lshr_ln            (partselect       ) [ 00000000000000]
zext_ln257         (zext             ) [ 00000000000000]
x_addr             (getelementptr    ) [ 00100000000000]
x_2_addr           (getelementptr    ) [ 00100000000000]
x_4_addr           (getelementptr    ) [ 00100000000000]
x_6_addr           (getelementptr    ) [ 00100000000000]
trunc_ln257        (trunc            ) [ 00100000000000]
store_ln255        (store            ) [ 00000000000000]
x_load             (load             ) [ 00000000000000]
x_2_load           (load             ) [ 00000000000000]
x_4_load           (load             ) [ 00000000000000]
x_6_load           (load             ) [ 00000000000000]
tmp_s              (mux              ) [ 01111110000000]
diff               (fsub             ) [ 01110001110000]
mul_i1             (fmul             ) [ 01110000001111]
var_load_1         (load             ) [ 01110000000111]
specpipeline_ln256 (specpipeline     ) [ 00000000000000]
specloopname_ln253 (specloopname     ) [ 00000000000000]
var_1              (fadd             ) [ 00000000000000]
store_ln255        (store            ) [ 00000000000000]
br_ln255           (br               ) [ 00000000000000]
var_load           (load             ) [ 00000000000000]
write_ln0          (write            ) [ 00000000000000]
ret_ln0            (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mean">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="var_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="var_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mean_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="71" class="1004" name="x_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="x_4_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_6_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="2"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="diff/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="var_1/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="11" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_9_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln255_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln255_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln257_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln257_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln255_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="0" index="3" bw="32" slack="0"/>
<pin id="192" dir="0" index="4" bw="32" slack="0"/>
<pin id="193" dir="0" index="5" bw="2" slack="1"/>
<pin id="194" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="var_load_1_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="9"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load_1/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln255_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="12"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/13 "/>
</bind>
</comp>

<comp id="209" class="1004" name="var_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="9"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load/10 "/>
</bind>
</comp>

<comp id="213" class="1005" name="var_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="var "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="228" class="1005" name="mean_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mean_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln255_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln255 "/>
</bind>
</comp>

<comp id="237" class="1005" name="x_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="x_2_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="x_4_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="x_6_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="trunc_ln257_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="1"/>
<pin id="259" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln257 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_s_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="267" class="1005" name="diff_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="273" class="1005" name="mul_i1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="var_load_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="71" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="78" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="85" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="92" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="145" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="181"><net_src comp="145" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="154" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="99" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="105" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="111" pin="3"/><net_sink comp="187" pin=3"/></net>

<net id="199"><net_src comp="117" pin="3"/><net_sink comp="187" pin=4"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="208"><net_src comp="127" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="216"><net_src comp="50" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="54" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="231"><net_src comp="58" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="236"><net_src comp="148" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="71" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="245"><net_src comp="78" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="250"><net_src comp="85" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="255"><net_src comp="92" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="260"><net_src comp="178" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="187" pin=5"/></net>

<net id="265"><net_src comp="187" pin="6"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="270"><net_src comp="123" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="276"><net_src comp="131" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="281"><net_src comp="200" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: var_1_out | {10 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_var : x | {1 2 }
	Port: activation_accelerator_Pipeline_loop_var : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_var : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_var : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_var : mean | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_9 : 1
		icmp_ln255 : 2
		add_ln255 : 2
		br_ln255 : 3
		lshr_ln : 2
		zext_ln257 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln257 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		store_ln255 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		var_1 : 1
		write_ln0 : 1
	State 11
	State 12
	State 13
		store_ln255 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_123      |    2    |   227   |   214   |
|          |       grp_fu_127      |    0    |   168   |   434   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_131      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_s_fu_187     |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln255_fu_154   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln255_fu_148   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|   read   |  mean_read_read_fu_58 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_64 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     lshr_ln_fu_160    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln257_fu_170   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln257_fu_178  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   523   |   832   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    diff_reg_267   |   32   |
|     i_reg_221     |   11   |
| icmp_ln255_reg_233|    1   |
| mean_read_reg_228 |   32   |
|   mul_i1_reg_273  |   32   |
|   tmp_s_reg_262   |   32   |
|trunc_ln257_reg_257|    2   |
| var_load_1_reg_278|   32   |
|    var_reg_213    |   32   |
|  x_2_addr_reg_242 |    8   |
|  x_4_addr_reg_247 |    8   |
|  x_6_addr_reg_252 |    8   |
|   x_addr_reg_237  |    8   |
+-------------------+--------+
|       Total       |   238  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_127    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   523  |   832  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   761  |   877  |
+-----------+--------+--------+--------+--------+
