$date
	Tue Apr 29 14:32:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 16 ! sum [15:0] $end
$var wire 1 " cout $end
$var reg 16 # a [15:0] $end
$var reg 16 $ b [15:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 16 & a [15:0] $end
$var wire 16 ' b [15:0] $end
$var wire 1 % cin $end
$var wire 16 ( sum [15:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
b10 !
b10 (
b1 $
b1 '
b1 #
b1 &
#20000
b100000000 !
b100000000 (
b11111111 #
b11111111 &
#30000
1"
b0 !
b0 (
1%
b101010101010101 $
b101010101010101 '
b1010101010101010 #
b1010101010101010 &
#40000
b100000000 !
b100000000 (
0"
b11110000 $
b11110000 '
b1111 #
b1111 &
#50000
b1000000000000001 !
b1000000000000001 (
b1 $
b1 '
b111111111111111 #
b111111111111111 &
#60000
b1111111111111111 !
b1111111111111111 (
1"
b1111111111111111 $
b1111111111111111 '
b1111111111111111 #
b1111111111111111 &
#80000
