#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Mar 18 16:38:25 2016
# Process ID: 22121
# Log file: /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/vivado.log
# Journal file: /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.xpr
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper.sysdef /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk/NoC_integration_wrapper.hdf

launch_sdk -workspace /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk -hwspec /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk/NoC_integration_wrapper.hdf
open_bd_design {/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/NoC_integration.bd}
delete_bd_objs [get_bd_intf_nets network_interface_0_port_in] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells network_interface_0]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper.sysdef /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk/NoC_integration_wrapper.hdf

launch_sdk -workspace /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk -hwspec /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk/NoC_integration_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv ttu.ee:user:dummy_network_interface:1.0 dummy_network_interface_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dummy_network_interface_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins dummy_network_interface_0/port_in] [get_bd_intf_pins dummy_network_interface_0/Port_out]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper.sysdef /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk/NoC_integration_wrapper.hdf

launch_sdk -workspace /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk -hwspec /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.sdk/NoC_integration_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name dummy_network_interface_v1_0_project -directory /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.tmp/dummy_network_interface_v1_0_project /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/ip_repo/network_interface_1.0/component.xml
update_compile_order -fileset sim_1
close_project
startgroup
delete_bd_objs [get_bd_intf_nets dummy_network_interface_0_port_in] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells dummy_network_interface_0] [get_bd_cells rst_processing_system7_0_100M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells axi_mem_intercon]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_project
startgroup
create_bd_cell -type ip -vlnv ttu.ee:user:dummy_network_interface:1.0 dummy_network_interface_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dummy_network_interface_0/S00_AXI]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins dummy_network_interface_0/port_in] [get_bd_intf_pins dummy_network_interface_0/Port_out]
save_bd_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_project
