# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, Altera MegaCore Function License
# Agreement, or other applicable license agreement, including,
# without limitation, that your use is for the sole purpose of
# programming logic devices manufactured by Altera and sold by
# Altera or its authorized distributors.  Please refer to the
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 18:29:59  January 19, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY sram_ctrl
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:29:59  JANUARY 19, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation

set_location_assignment PIN_N2 -to I_CLK_50MHZ
set_location_assignment PIN_G26 -to I_SYSTEM_RST_N

set_location_assignment PIN_AE4 -to OUT_DATA_ADR[0]
set_location_assignment PIN_AF4 -to OUT_DATA_ADR[1]
set_location_assignment PIN_AC5 -to OUT_DATA_ADR[2]
set_location_assignment PIN_AC6 -to OUT_DATA_ADR[3]
set_location_assignment PIN_AD4 -to OUT_DATA_ADR[4]
set_location_assignment PIN_AD5 -to OUT_DATA_ADR[5]
set_location_assignment PIN_AE5 -to OUT_DATA_ADR[6]
set_location_assignment PIN_AF5 -to OUT_DATA_ADR[7]
set_location_assignment PIN_AD6 -to OUT_DATA_ADR[8]
set_location_assignment PIN_AD7 -to OUT_DATA_ADR[9]
set_location_assignment PIN_V10 -to OUT_DATA_ADR[10]
set_location_assignment PIN_V9 -to OUT_DATA_ADR[11]
set_location_assignment PIN_AC7 -to OUT_DATA_ADR[12]
set_location_assignment PIN_W8 -to OUT_DATA_ADR[13]
set_location_assignment PIN_W10 -to OUT_DATA_ADR[14]
set_location_assignment PIN_Y10 -to OUT_DATA_ADR[15]
set_location_assignment PIN_AB8 -to OUT_DATA_ADR[16]
set_location_assignment PIN_AC8 -to OUT_DATA_ADR[17]
set_location_assignment PIN_AD8 -to DIO[0]
set_location_assignment PIN_AE6 -to DIO[1]
set_location_assignment PIN_AF6 -to DIO[2]
set_location_assignment PIN_AA9 -to DIO[3]
set_location_assignment PIN_AA10 -to DIO[4]
set_location_assignment PIN_AB10 -to DIO[5]
set_location_assignment PIN_AA11 -to DIO[6]
set_location_assignment PIN_Y11 -to DIO[7]
set_location_assignment PIN_AE7 -to DIO[8]
set_location_assignment PIN_AF7 -to DIO[9]
set_location_assignment PIN_AE8 -to DIO[10]
set_location_assignment PIN_AF8 -to DIO[11]
set_location_assignment PIN_W11 -to DIO[12]
set_location_assignment PIN_W12 -to DIO[13]
set_location_assignment PIN_AC9 -to DIO[14]
set_location_assignment PIN_AC10 -to DIO[15]
set_location_assignment PIN_AE10 -to WE_N
set_location_assignment PIN_AD10 -to OE
set_location_assignment PIN_AF9 -to UB
set_location_assignment PIN_AE9 -to LB
set_location_assignment PIN_AC11 -to CE_N

set_location_assignment PIN_AE23 -to OUT_DATA[0]
set_location_assignment PIN_AF23 -to OUT_DATA[1]
set_location_assignment PIN_AB21 -to OUT_DATA[2]
set_location_assignment PIN_AC22 -to OUT_DATA[3]
set_location_assignment PIN_AD22 -to OUT_DATA[4]
set_location_assignment PIN_AD23 -to OUT_DATA[5]
set_location_assignment PIN_AD21 -to OUT_DATA[6]
set_location_assignment PIN_AC21 -to OUT_DATA[7]
set_location_assignment PIN_AA14 -to OUT_DATA[8]
set_location_assignment PIN_Y13 -to OUT_DATA[9]
set_location_assignment PIN_AA13 -to OUT_DATA[10]
set_location_assignment PIN_AC14 -to OUT_DATA[11]
set_location_assignment PIN_AD15 -to OUT_DATA[12]
set_location_assignment PIN_AE15 -to OUT_DATA[13]
set_location_assignment PIN_AF13 -to OUT_DATA[14]
set_location_assignment PIN_AE13 -to OUT_DATA[15]


set_global_assignment -name VHDL_FILE SRAM_controller.vhd
set_global_assignment -name VHDL_FILE ../Users/bielbyka/Downloads/sram_ctrl.vhd
set_global_assignment -name VHDL_FILE key_counter.vhd
set_global_assignment -name VHDL_FILE hex_keypad_driver.vhd
set_global_assignment -name VHDL_FILE "../EE316-Project1/SRAM_TEST.vhd"
set_global_assignment -name VHDL_FILE one_hz_counter.vhd

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
