// Seed: 2025981024
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input uwire id_2,
    input tri   id_3
);
  tri id_5 = id_2;
  id_6(
      .id_0(id_0), .id_1(id_3), .id_2(1), .id_3(1), .id_4(id_3), .id_5(-1)
  );
endmodule
module module_1 (
    input supply1 id_0
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    .id_33(id_23),
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_34;
  assign module_3.id_4 = 0;
  parameter id_35 = -1'd0;
  wire id_36;
  assign id_22 = id_23;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  always_comb begin : LABEL_0
    id_3 <= (-1);
  end
  for (id_5 = 1; id_2 ? id_1 : id_5; id_4 = id_2) wire id_6, id_7;
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7,
      id_7,
      id_4,
      id_1,
      id_8,
      id_6,
      id_8,
      id_4,
      id_6,
      id_1,
      id_8,
      id_4,
      id_7,
      id_5,
      id_4,
      id_2,
      id_5,
      id_8,
      id_8,
      id_5,
      id_5,
      id_1,
      id_5,
      id_6,
      id_7
  );
  wire id_9;
  wire id_10;
endmodule
