#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1446840 .scope module, "testbench" "testbench" 2 22;
 .timescale 0 0;
v0x147f540_0 .net "JRmuxOut", 31 0, v0x14734a0_0;  1 drivers
v0x147f670_0 .net "PCplus4", 31 0, L_0x1491240;  1 drivers
L_0x7f4090a650f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x147f7c0_0 .net/2u *"_s6", 31 0, L_0x7f4090a650f0;  1 drivers
v0x147f880_0 .net "adderResult", 31 0, v0x14756e0_0;  1 drivers
v0x147f940_0 .net "aluAddress", 31 0, v0x1457750_0;  1 drivers
v0x147fa50_0 .net "aluMuxOut", 31 0, v0x14752a0_0;  1 drivers
v0x147fb60_0 .net "andResult", 0 0, v0x1475c90_0;  1 drivers
v0x147fc50_0 .net "branchMuxResult", 31 0, v0x1476560_0;  1 drivers
v0x147fd60_0 .var "clk", 0 0;
v0x147ff20_0 .net "controlSignals", 10 0, v0x1477350_0;  1 drivers
v0x147ffe0_0 .net "currPC", 31 0, v0x1474590_0;  1 drivers
v0x1480080_0 .net "dataMemRead", 31 0, v0x147ad40_0;  1 drivers
v0x1480140_0 .net "instr", 31 0, v0x147c230_0;  1 drivers
v0x1480290_0 .net "instructionCount", 31 0, v0x147c340_0;  1 drivers
v0x1480350_0 .net "isJAL", 0 0, v0x1476cd0_0;  1 drivers
v0x14803f0_0 .net "isJR", 0 0, v0x1476dc0_0;  1 drivers
v0x14804e0_0 .net "jumpAddr", 31 0, L_0x1491890;  1 drivers
v0x1480690_0 .net "nextPC", 31 0, v0x147ca40_0;  1 drivers
v0x1480780_0 .net "readData1", 31 0, v0x147d480_0;  1 drivers
v0x1480890_0 .net "readData2", 31 0, v0x147d550_0;  1 drivers
v0x1480950_0 .net "regA0", 31 0, L_0x1491c40;  1 drivers
v0x1480a60_0 .net "regRA", 31 0, L_0x1491cb0;  1 drivers
v0x1480b70_0 .net "regV0", 31 0, L_0x14912e0;  1 drivers
v0x1480c80_0 .net "runStats", 0 0, v0x147f270_0;  1 drivers
v0x1480d70_0 .net "signExtendedValue", 31 0, v0x147eca0_0;  1 drivers
v0x1480e30_0 .net "syscall_control", 0 0, v0x1477430_0;  1 drivers
v0x1480f20_0 .net "writeData", 31 0, v0x147b530_0;  1 drivers
v0x1481030_0 .net "writeReg", 4 0, v0x147e8f0_0;  1 drivers
v0x1481140_0 .net "zero", 0 0, v0x1472d80_0;  1 drivers
L_0x1491a10 .part v0x1477350_0, 10, 1;
L_0x1491b00 .part v0x147c230_0, 16, 5;
L_0x1491ba0 .part v0x147c230_0, 11, 5;
L_0x1491d20 .arith/sum 32, v0x1474590_0, L_0x7f4090a650f0;
L_0x1491e80 .part v0x147c230_0, 21, 5;
L_0x1492030 .part v0x147c230_0, 16, 5;
L_0x14920d0 .part v0x1477350_0, 2, 1;
L_0x1492170 .part v0x1477350_0, 8, 1;
L_0x14922a0 .part v0x1477350_0, 9, 1;
L_0x1492340 .part v0x1477350_0, 1, 1;
L_0x1492440 .part v0x1477350_0, 3, 3;
L_0x14924e0 .part v0x1477350_0, 0, 1;
L_0x1492690 .part v0x1477350_0, 7, 1;
L_0x1492730 .part v0x1477350_0, 6, 1;
S_0x1442430 .scope module, "ALU_block" "alu" 2 99, 3 9 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 3 "aluOp"
    .port_info 3 /OUTPUT 32 "address"
    .port_info 4 /OUTPUT 1 "zero"
v0x1457750_0 .var "address", 31 0;
v0x1472ad0_0 .net "aluOp", 2 0, L_0x1492440;  1 drivers
v0x1472bb0_0 .net "data1", 31 0, v0x147d480_0;  alias, 1 drivers
v0x1472ca0_0 .net "data2", 31 0, v0x14752a0_0;  alias, 1 drivers
v0x1472d80_0 .var "zero", 0 0;
E_0x1443820 .event edge, v0x1472ad0_0, v0x1472bb0_0, v0x1472ca0_0, v0x1457750_0;
S_0x1472f30 .scope module, "JRmux" "mux" 2 68, 4 6 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x14731f0_0 .net "controlSignal", 0 0, v0x1476dc0_0;  alias, 1 drivers
v0x14732d0_0 .net "input0", 31 0, L_0x1491890;  alias, 1 drivers
v0x14733b0_0 .net "input1", 31 0, L_0x1491cb0;  alias, 1 drivers
v0x14734a0_0 .var "muxOut", 31 0;
E_0x1473190 .event edge, v0x14731f0_0, v0x14732d0_0, v0x14733b0_0;
S_0x1473630 .scope module, "JumpAddr_block" "getJumpAddr" 2 62, 5 8 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x1473850_0 .net "PCplus4", 31 0, L_0x1491240;  alias, 1 drivers
v0x1473950_0 .net *"_s1", 3 0, L_0x14913e0;  1 drivers
v0x1473a30_0 .net *"_s10", 29 0, L_0x1491750;  1 drivers
L_0x7f4090a650a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1473b20_0 .net *"_s15", 1 0, L_0x7f4090a650a8;  1 drivers
v0x1473c00_0 .net *"_s3", 25 0, L_0x1491480;  1 drivers
v0x1473d30_0 .net *"_s4", 25 0, L_0x1491610;  1 drivers
v0x1473e10_0 .net *"_s6", 23 0, L_0x1491520;  1 drivers
L_0x7f4090a65060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1473ef0_0 .net *"_s8", 1 0, L_0x7f4090a65060;  1 drivers
v0x1473fd0_0 .net "instr", 31 0, v0x147c230_0;  alias, 1 drivers
v0x1474140_0 .net "jumpAddr", 31 0, L_0x1491890;  alias, 1 drivers
L_0x14913e0 .part L_0x1491240, 28, 4;
L_0x1491480 .part v0x147c230_0, 0, 26;
L_0x1491520 .part L_0x1491480, 0, 24;
L_0x1491610 .concat [ 2 24 0 0], L_0x7f4090a65060, L_0x1491520;
L_0x1491750 .concat [ 26 4 0 0], L_0x1491610, L_0x14913e0;
L_0x1491890 .concat [ 30 2 0 0], L_0x1491750, L_0x7f4090a650a8;
S_0x1474260 .scope module, "PC_block" "pc" 2 53, 6 12 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x14744b0_0 .net "clk", 0 0, v0x147fd60_0;  1 drivers
v0x1474590_0 .var "currPC", 31 0;
v0x1474670_0 .net "nextPC", 31 0, v0x147ca40_0;  alias, 1 drivers
E_0x1474430 .event posedge, v0x14744b0_0;
S_0x14747e0 .scope module, "PCadd4" "add4" 2 56, 7 4 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x1474a40_0 .net "PCplus4", 31 0, L_0x1491240;  alias, 1 drivers
L_0x7f4090a65018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1474b20_0 .net/2u *"_s0", 31 0, L_0x7f4090a65018;  1 drivers
v0x1474be0_0 .net "currPC", 31 0, v0x1474590_0;  alias, 1 drivers
L_0x1491240 .arith/sum 32, v0x1474590_0, L_0x7f4090a65018;
S_0x1474d20 .scope module, "aluMux" "mux" 2 96, 4 6 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1474ff0_0 .net "controlSignal", 0 0, L_0x1492340;  1 drivers
v0x14750d0_0 .net "input0", 31 0, v0x147d550_0;  alias, 1 drivers
v0x14751b0_0 .net "input1", 31 0, v0x147eca0_0;  alias, 1 drivers
v0x14752a0_0 .var "muxOut", 31 0;
E_0x1474f90 .event edge, v0x1474ff0_0, v0x14750d0_0, v0x14751b0_0;
S_0x1475420 .scope module, "branchAdder" "adder" 2 80, 8 9 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcPlus4"
    .port_info 1 /INPUT 32 "signedImmediate"
    .port_info 2 /OUTPUT 32 "adderResult"
v0x14756e0_0 .var "adderResult", 31 0;
v0x14757e0_0 .net "pcPlus4", 31 0, L_0x1491240;  alias, 1 drivers
v0x14758f0_0 .net "signedImmediate", 31 0, v0x147eca0_0;  alias, 1 drivers
E_0x1475660 .event edge, v0x1473850_0, v0x14751b0_0;
S_0x14759f0 .scope module, "branchAnd" "andGate" 2 83, 9 8 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "andResult"
v0x1475c90_0 .var "andResult", 0 0;
v0x1475d70_0 .net "branch", 0 0, L_0x1492170;  1 drivers
v0x1475e30_0 .net "zero", 0 0, v0x1472d80_0;  alias, 1 drivers
E_0x1475c10 .event edge, v0x1475d70_0, v0x1472d80_0;
S_0x1475f70 .scope module, "branchMux" "mux" 2 86, 4 6 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x14762d0_0 .net "controlSignal", 0 0, v0x1475c90_0;  alias, 1 drivers
v0x14763c0_0 .net "input0", 31 0, L_0x1491240;  alias, 1 drivers
v0x1476460_0 .net "input1", 31 0, v0x14756e0_0;  alias, 1 drivers
v0x1476560_0 .var "muxOut", 31 0;
E_0x1476270 .event edge, v0x1475c90_0, v0x1473850_0, v0x14756e0_0;
S_0x14766d0 .scope module, "control_block" "control" 2 65, 10 20 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "syscall"
    .port_info 2 /OUTPUT 11 "signals"
    .port_info 3 /OUTPUT 1 "isJR"
    .port_info 4 /OUTPUT 1 "isJAL"
v0x1476950_0 .var "ALUop", 2 0;
v0x1476a50_0 .var "ALUsrc", 0 0;
v0x1476b10_0 .var "branch", 0 0;
v0x1476be0_0 .net "instr", 31 0, v0x147c230_0;  alias, 1 drivers
v0x1476cd0_0 .var "isJAL", 0 0;
v0x1476dc0_0 .var "isJR", 0 0;
v0x1476e60_0 .var "jump", 0 0;
v0x1476f00_0 .var "memRead", 0 0;
v0x1476fc0_0 .var "memToReg", 0 0;
v0x1477110_0 .var "memWrite", 0 0;
v0x14771d0_0 .var "regDst", 0 0;
v0x1477290_0 .var "regWrite", 0 0;
v0x1477350_0 .var "signals", 10 0;
v0x1477430_0 .var "syscall", 0 0;
E_0x14768d0 .event edge, v0x1473fd0_0;
S_0x14775c0 .scope module, "dataMem" "memReadWrite" 2 102, 11 15 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x1478100_0 .net "address", 31 0, v0x1457750_0;  alias, 1 drivers
v0x14781f0_0 .net "clk", 0 0, v0x147fd60_0;  alias, 1 drivers
v0x1478290 .array "mem", 536870655 536870911, 31 0;
v0x147ab70_0 .net "memRead", 0 0, L_0x1492690;  1 drivers
v0x147ac30_0 .net "memWrite", 0 0, L_0x14924e0;  1 drivers
v0x147ad40_0 .var "readData", 31 0;
v0x147ae20_0 .net "writeData", 31 0, v0x147d550_0;  alias, 1 drivers
E_0x1477820 .event negedge, v0x14744b0_0;
v0x1478290_0 .array/port v0x1478290, 0;
v0x1478290_1 .array/port v0x1478290, 1;
E_0x14778a0/0 .event edge, v0x147ab70_0, v0x1457750_0, v0x1478290_0, v0x1478290_1;
v0x1478290_2 .array/port v0x1478290, 2;
v0x1478290_3 .array/port v0x1478290, 3;
v0x1478290_4 .array/port v0x1478290, 4;
v0x1478290_5 .array/port v0x1478290, 5;
E_0x14778a0/1 .event edge, v0x1478290_2, v0x1478290_3, v0x1478290_4, v0x1478290_5;
v0x1478290_6 .array/port v0x1478290, 6;
v0x1478290_7 .array/port v0x1478290, 7;
v0x1478290_8 .array/port v0x1478290, 8;
v0x1478290_9 .array/port v0x1478290, 9;
E_0x14778a0/2 .event edge, v0x1478290_6, v0x1478290_7, v0x1478290_8, v0x1478290_9;
v0x1478290_10 .array/port v0x1478290, 10;
v0x1478290_11 .array/port v0x1478290, 11;
v0x1478290_12 .array/port v0x1478290, 12;
v0x1478290_13 .array/port v0x1478290, 13;
E_0x14778a0/3 .event edge, v0x1478290_10, v0x1478290_11, v0x1478290_12, v0x1478290_13;
v0x1478290_14 .array/port v0x1478290, 14;
v0x1478290_15 .array/port v0x1478290, 15;
v0x1478290_16 .array/port v0x1478290, 16;
v0x1478290_17 .array/port v0x1478290, 17;
E_0x14778a0/4 .event edge, v0x1478290_14, v0x1478290_15, v0x1478290_16, v0x1478290_17;
v0x1478290_18 .array/port v0x1478290, 18;
v0x1478290_19 .array/port v0x1478290, 19;
v0x1478290_20 .array/port v0x1478290, 20;
v0x1478290_21 .array/port v0x1478290, 21;
E_0x14778a0/5 .event edge, v0x1478290_18, v0x1478290_19, v0x1478290_20, v0x1478290_21;
v0x1478290_22 .array/port v0x1478290, 22;
v0x1478290_23 .array/port v0x1478290, 23;
v0x1478290_24 .array/port v0x1478290, 24;
v0x1478290_25 .array/port v0x1478290, 25;
E_0x14778a0/6 .event edge, v0x1478290_22, v0x1478290_23, v0x1478290_24, v0x1478290_25;
v0x1478290_26 .array/port v0x1478290, 26;
v0x1478290_27 .array/port v0x1478290, 27;
v0x1478290_28 .array/port v0x1478290, 28;
v0x1478290_29 .array/port v0x1478290, 29;
E_0x14778a0/7 .event edge, v0x1478290_26, v0x1478290_27, v0x1478290_28, v0x1478290_29;
v0x1478290_30 .array/port v0x1478290, 30;
v0x1478290_31 .array/port v0x1478290, 31;
v0x1478290_32 .array/port v0x1478290, 32;
v0x1478290_33 .array/port v0x1478290, 33;
E_0x14778a0/8 .event edge, v0x1478290_30, v0x1478290_31, v0x1478290_32, v0x1478290_33;
v0x1478290_34 .array/port v0x1478290, 34;
v0x1478290_35 .array/port v0x1478290, 35;
v0x1478290_36 .array/port v0x1478290, 36;
v0x1478290_37 .array/port v0x1478290, 37;
E_0x14778a0/9 .event edge, v0x1478290_34, v0x1478290_35, v0x1478290_36, v0x1478290_37;
v0x1478290_38 .array/port v0x1478290, 38;
v0x1478290_39 .array/port v0x1478290, 39;
v0x1478290_40 .array/port v0x1478290, 40;
v0x1478290_41 .array/port v0x1478290, 41;
E_0x14778a0/10 .event edge, v0x1478290_38, v0x1478290_39, v0x1478290_40, v0x1478290_41;
v0x1478290_42 .array/port v0x1478290, 42;
v0x1478290_43 .array/port v0x1478290, 43;
v0x1478290_44 .array/port v0x1478290, 44;
v0x1478290_45 .array/port v0x1478290, 45;
E_0x14778a0/11 .event edge, v0x1478290_42, v0x1478290_43, v0x1478290_44, v0x1478290_45;
v0x1478290_46 .array/port v0x1478290, 46;
v0x1478290_47 .array/port v0x1478290, 47;
v0x1478290_48 .array/port v0x1478290, 48;
v0x1478290_49 .array/port v0x1478290, 49;
E_0x14778a0/12 .event edge, v0x1478290_46, v0x1478290_47, v0x1478290_48, v0x1478290_49;
v0x1478290_50 .array/port v0x1478290, 50;
v0x1478290_51 .array/port v0x1478290, 51;
v0x1478290_52 .array/port v0x1478290, 52;
v0x1478290_53 .array/port v0x1478290, 53;
E_0x14778a0/13 .event edge, v0x1478290_50, v0x1478290_51, v0x1478290_52, v0x1478290_53;
v0x1478290_54 .array/port v0x1478290, 54;
v0x1478290_55 .array/port v0x1478290, 55;
v0x1478290_56 .array/port v0x1478290, 56;
v0x1478290_57 .array/port v0x1478290, 57;
E_0x14778a0/14 .event edge, v0x1478290_54, v0x1478290_55, v0x1478290_56, v0x1478290_57;
v0x1478290_58 .array/port v0x1478290, 58;
v0x1478290_59 .array/port v0x1478290, 59;
v0x1478290_60 .array/port v0x1478290, 60;
v0x1478290_61 .array/port v0x1478290, 61;
E_0x14778a0/15 .event edge, v0x1478290_58, v0x1478290_59, v0x1478290_60, v0x1478290_61;
v0x1478290_62 .array/port v0x1478290, 62;
v0x1478290_63 .array/port v0x1478290, 63;
v0x1478290_64 .array/port v0x1478290, 64;
v0x1478290_65 .array/port v0x1478290, 65;
E_0x14778a0/16 .event edge, v0x1478290_62, v0x1478290_63, v0x1478290_64, v0x1478290_65;
v0x1478290_66 .array/port v0x1478290, 66;
v0x1478290_67 .array/port v0x1478290, 67;
v0x1478290_68 .array/port v0x1478290, 68;
v0x1478290_69 .array/port v0x1478290, 69;
E_0x14778a0/17 .event edge, v0x1478290_66, v0x1478290_67, v0x1478290_68, v0x1478290_69;
v0x1478290_70 .array/port v0x1478290, 70;
v0x1478290_71 .array/port v0x1478290, 71;
v0x1478290_72 .array/port v0x1478290, 72;
v0x1478290_73 .array/port v0x1478290, 73;
E_0x14778a0/18 .event edge, v0x1478290_70, v0x1478290_71, v0x1478290_72, v0x1478290_73;
v0x1478290_74 .array/port v0x1478290, 74;
v0x1478290_75 .array/port v0x1478290, 75;
v0x1478290_76 .array/port v0x1478290, 76;
v0x1478290_77 .array/port v0x1478290, 77;
E_0x14778a0/19 .event edge, v0x1478290_74, v0x1478290_75, v0x1478290_76, v0x1478290_77;
v0x1478290_78 .array/port v0x1478290, 78;
v0x1478290_79 .array/port v0x1478290, 79;
v0x1478290_80 .array/port v0x1478290, 80;
v0x1478290_81 .array/port v0x1478290, 81;
E_0x14778a0/20 .event edge, v0x1478290_78, v0x1478290_79, v0x1478290_80, v0x1478290_81;
v0x1478290_82 .array/port v0x1478290, 82;
v0x1478290_83 .array/port v0x1478290, 83;
v0x1478290_84 .array/port v0x1478290, 84;
v0x1478290_85 .array/port v0x1478290, 85;
E_0x14778a0/21 .event edge, v0x1478290_82, v0x1478290_83, v0x1478290_84, v0x1478290_85;
v0x1478290_86 .array/port v0x1478290, 86;
v0x1478290_87 .array/port v0x1478290, 87;
v0x1478290_88 .array/port v0x1478290, 88;
v0x1478290_89 .array/port v0x1478290, 89;
E_0x14778a0/22 .event edge, v0x1478290_86, v0x1478290_87, v0x1478290_88, v0x1478290_89;
v0x1478290_90 .array/port v0x1478290, 90;
v0x1478290_91 .array/port v0x1478290, 91;
v0x1478290_92 .array/port v0x1478290, 92;
v0x1478290_93 .array/port v0x1478290, 93;
E_0x14778a0/23 .event edge, v0x1478290_90, v0x1478290_91, v0x1478290_92, v0x1478290_93;
v0x1478290_94 .array/port v0x1478290, 94;
v0x1478290_95 .array/port v0x1478290, 95;
v0x1478290_96 .array/port v0x1478290, 96;
v0x1478290_97 .array/port v0x1478290, 97;
E_0x14778a0/24 .event edge, v0x1478290_94, v0x1478290_95, v0x1478290_96, v0x1478290_97;
v0x1478290_98 .array/port v0x1478290, 98;
v0x1478290_99 .array/port v0x1478290, 99;
v0x1478290_100 .array/port v0x1478290, 100;
v0x1478290_101 .array/port v0x1478290, 101;
E_0x14778a0/25 .event edge, v0x1478290_98, v0x1478290_99, v0x1478290_100, v0x1478290_101;
v0x1478290_102 .array/port v0x1478290, 102;
v0x1478290_103 .array/port v0x1478290, 103;
v0x1478290_104 .array/port v0x1478290, 104;
v0x1478290_105 .array/port v0x1478290, 105;
E_0x14778a0/26 .event edge, v0x1478290_102, v0x1478290_103, v0x1478290_104, v0x1478290_105;
v0x1478290_106 .array/port v0x1478290, 106;
v0x1478290_107 .array/port v0x1478290, 107;
v0x1478290_108 .array/port v0x1478290, 108;
v0x1478290_109 .array/port v0x1478290, 109;
E_0x14778a0/27 .event edge, v0x1478290_106, v0x1478290_107, v0x1478290_108, v0x1478290_109;
v0x1478290_110 .array/port v0x1478290, 110;
v0x1478290_111 .array/port v0x1478290, 111;
v0x1478290_112 .array/port v0x1478290, 112;
v0x1478290_113 .array/port v0x1478290, 113;
E_0x14778a0/28 .event edge, v0x1478290_110, v0x1478290_111, v0x1478290_112, v0x1478290_113;
v0x1478290_114 .array/port v0x1478290, 114;
v0x1478290_115 .array/port v0x1478290, 115;
v0x1478290_116 .array/port v0x1478290, 116;
v0x1478290_117 .array/port v0x1478290, 117;
E_0x14778a0/29 .event edge, v0x1478290_114, v0x1478290_115, v0x1478290_116, v0x1478290_117;
v0x1478290_118 .array/port v0x1478290, 118;
v0x1478290_119 .array/port v0x1478290, 119;
v0x1478290_120 .array/port v0x1478290, 120;
v0x1478290_121 .array/port v0x1478290, 121;
E_0x14778a0/30 .event edge, v0x1478290_118, v0x1478290_119, v0x1478290_120, v0x1478290_121;
v0x1478290_122 .array/port v0x1478290, 122;
v0x1478290_123 .array/port v0x1478290, 123;
v0x1478290_124 .array/port v0x1478290, 124;
v0x1478290_125 .array/port v0x1478290, 125;
E_0x14778a0/31 .event edge, v0x1478290_122, v0x1478290_123, v0x1478290_124, v0x1478290_125;
v0x1478290_126 .array/port v0x1478290, 126;
v0x1478290_127 .array/port v0x1478290, 127;
v0x1478290_128 .array/port v0x1478290, 128;
v0x1478290_129 .array/port v0x1478290, 129;
E_0x14778a0/32 .event edge, v0x1478290_126, v0x1478290_127, v0x1478290_128, v0x1478290_129;
v0x1478290_130 .array/port v0x1478290, 130;
v0x1478290_131 .array/port v0x1478290, 131;
v0x1478290_132 .array/port v0x1478290, 132;
v0x1478290_133 .array/port v0x1478290, 133;
E_0x14778a0/33 .event edge, v0x1478290_130, v0x1478290_131, v0x1478290_132, v0x1478290_133;
v0x1478290_134 .array/port v0x1478290, 134;
v0x1478290_135 .array/port v0x1478290, 135;
v0x1478290_136 .array/port v0x1478290, 136;
v0x1478290_137 .array/port v0x1478290, 137;
E_0x14778a0/34 .event edge, v0x1478290_134, v0x1478290_135, v0x1478290_136, v0x1478290_137;
v0x1478290_138 .array/port v0x1478290, 138;
v0x1478290_139 .array/port v0x1478290, 139;
v0x1478290_140 .array/port v0x1478290, 140;
v0x1478290_141 .array/port v0x1478290, 141;
E_0x14778a0/35 .event edge, v0x1478290_138, v0x1478290_139, v0x1478290_140, v0x1478290_141;
v0x1478290_142 .array/port v0x1478290, 142;
v0x1478290_143 .array/port v0x1478290, 143;
v0x1478290_144 .array/port v0x1478290, 144;
v0x1478290_145 .array/port v0x1478290, 145;
E_0x14778a0/36 .event edge, v0x1478290_142, v0x1478290_143, v0x1478290_144, v0x1478290_145;
v0x1478290_146 .array/port v0x1478290, 146;
v0x1478290_147 .array/port v0x1478290, 147;
v0x1478290_148 .array/port v0x1478290, 148;
v0x1478290_149 .array/port v0x1478290, 149;
E_0x14778a0/37 .event edge, v0x1478290_146, v0x1478290_147, v0x1478290_148, v0x1478290_149;
v0x1478290_150 .array/port v0x1478290, 150;
v0x1478290_151 .array/port v0x1478290, 151;
v0x1478290_152 .array/port v0x1478290, 152;
v0x1478290_153 .array/port v0x1478290, 153;
E_0x14778a0/38 .event edge, v0x1478290_150, v0x1478290_151, v0x1478290_152, v0x1478290_153;
v0x1478290_154 .array/port v0x1478290, 154;
v0x1478290_155 .array/port v0x1478290, 155;
v0x1478290_156 .array/port v0x1478290, 156;
v0x1478290_157 .array/port v0x1478290, 157;
E_0x14778a0/39 .event edge, v0x1478290_154, v0x1478290_155, v0x1478290_156, v0x1478290_157;
v0x1478290_158 .array/port v0x1478290, 158;
v0x1478290_159 .array/port v0x1478290, 159;
v0x1478290_160 .array/port v0x1478290, 160;
v0x1478290_161 .array/port v0x1478290, 161;
E_0x14778a0/40 .event edge, v0x1478290_158, v0x1478290_159, v0x1478290_160, v0x1478290_161;
v0x1478290_162 .array/port v0x1478290, 162;
v0x1478290_163 .array/port v0x1478290, 163;
v0x1478290_164 .array/port v0x1478290, 164;
v0x1478290_165 .array/port v0x1478290, 165;
E_0x14778a0/41 .event edge, v0x1478290_162, v0x1478290_163, v0x1478290_164, v0x1478290_165;
v0x1478290_166 .array/port v0x1478290, 166;
v0x1478290_167 .array/port v0x1478290, 167;
v0x1478290_168 .array/port v0x1478290, 168;
v0x1478290_169 .array/port v0x1478290, 169;
E_0x14778a0/42 .event edge, v0x1478290_166, v0x1478290_167, v0x1478290_168, v0x1478290_169;
v0x1478290_170 .array/port v0x1478290, 170;
v0x1478290_171 .array/port v0x1478290, 171;
v0x1478290_172 .array/port v0x1478290, 172;
v0x1478290_173 .array/port v0x1478290, 173;
E_0x14778a0/43 .event edge, v0x1478290_170, v0x1478290_171, v0x1478290_172, v0x1478290_173;
v0x1478290_174 .array/port v0x1478290, 174;
v0x1478290_175 .array/port v0x1478290, 175;
v0x1478290_176 .array/port v0x1478290, 176;
v0x1478290_177 .array/port v0x1478290, 177;
E_0x14778a0/44 .event edge, v0x1478290_174, v0x1478290_175, v0x1478290_176, v0x1478290_177;
v0x1478290_178 .array/port v0x1478290, 178;
v0x1478290_179 .array/port v0x1478290, 179;
v0x1478290_180 .array/port v0x1478290, 180;
v0x1478290_181 .array/port v0x1478290, 181;
E_0x14778a0/45 .event edge, v0x1478290_178, v0x1478290_179, v0x1478290_180, v0x1478290_181;
v0x1478290_182 .array/port v0x1478290, 182;
v0x1478290_183 .array/port v0x1478290, 183;
v0x1478290_184 .array/port v0x1478290, 184;
v0x1478290_185 .array/port v0x1478290, 185;
E_0x14778a0/46 .event edge, v0x1478290_182, v0x1478290_183, v0x1478290_184, v0x1478290_185;
v0x1478290_186 .array/port v0x1478290, 186;
v0x1478290_187 .array/port v0x1478290, 187;
v0x1478290_188 .array/port v0x1478290, 188;
v0x1478290_189 .array/port v0x1478290, 189;
E_0x14778a0/47 .event edge, v0x1478290_186, v0x1478290_187, v0x1478290_188, v0x1478290_189;
v0x1478290_190 .array/port v0x1478290, 190;
v0x1478290_191 .array/port v0x1478290, 191;
v0x1478290_192 .array/port v0x1478290, 192;
v0x1478290_193 .array/port v0x1478290, 193;
E_0x14778a0/48 .event edge, v0x1478290_190, v0x1478290_191, v0x1478290_192, v0x1478290_193;
v0x1478290_194 .array/port v0x1478290, 194;
v0x1478290_195 .array/port v0x1478290, 195;
v0x1478290_196 .array/port v0x1478290, 196;
v0x1478290_197 .array/port v0x1478290, 197;
E_0x14778a0/49 .event edge, v0x1478290_194, v0x1478290_195, v0x1478290_196, v0x1478290_197;
v0x1478290_198 .array/port v0x1478290, 198;
v0x1478290_199 .array/port v0x1478290, 199;
v0x1478290_200 .array/port v0x1478290, 200;
v0x1478290_201 .array/port v0x1478290, 201;
E_0x14778a0/50 .event edge, v0x1478290_198, v0x1478290_199, v0x1478290_200, v0x1478290_201;
v0x1478290_202 .array/port v0x1478290, 202;
v0x1478290_203 .array/port v0x1478290, 203;
v0x1478290_204 .array/port v0x1478290, 204;
v0x1478290_205 .array/port v0x1478290, 205;
E_0x14778a0/51 .event edge, v0x1478290_202, v0x1478290_203, v0x1478290_204, v0x1478290_205;
v0x1478290_206 .array/port v0x1478290, 206;
v0x1478290_207 .array/port v0x1478290, 207;
v0x1478290_208 .array/port v0x1478290, 208;
v0x1478290_209 .array/port v0x1478290, 209;
E_0x14778a0/52 .event edge, v0x1478290_206, v0x1478290_207, v0x1478290_208, v0x1478290_209;
v0x1478290_210 .array/port v0x1478290, 210;
v0x1478290_211 .array/port v0x1478290, 211;
v0x1478290_212 .array/port v0x1478290, 212;
v0x1478290_213 .array/port v0x1478290, 213;
E_0x14778a0/53 .event edge, v0x1478290_210, v0x1478290_211, v0x1478290_212, v0x1478290_213;
v0x1478290_214 .array/port v0x1478290, 214;
v0x1478290_215 .array/port v0x1478290, 215;
v0x1478290_216 .array/port v0x1478290, 216;
v0x1478290_217 .array/port v0x1478290, 217;
E_0x14778a0/54 .event edge, v0x1478290_214, v0x1478290_215, v0x1478290_216, v0x1478290_217;
v0x1478290_218 .array/port v0x1478290, 218;
v0x1478290_219 .array/port v0x1478290, 219;
v0x1478290_220 .array/port v0x1478290, 220;
v0x1478290_221 .array/port v0x1478290, 221;
E_0x14778a0/55 .event edge, v0x1478290_218, v0x1478290_219, v0x1478290_220, v0x1478290_221;
v0x1478290_222 .array/port v0x1478290, 222;
v0x1478290_223 .array/port v0x1478290, 223;
v0x1478290_224 .array/port v0x1478290, 224;
v0x1478290_225 .array/port v0x1478290, 225;
E_0x14778a0/56 .event edge, v0x1478290_222, v0x1478290_223, v0x1478290_224, v0x1478290_225;
v0x1478290_226 .array/port v0x1478290, 226;
v0x1478290_227 .array/port v0x1478290, 227;
v0x1478290_228 .array/port v0x1478290, 228;
v0x1478290_229 .array/port v0x1478290, 229;
E_0x14778a0/57 .event edge, v0x1478290_226, v0x1478290_227, v0x1478290_228, v0x1478290_229;
v0x1478290_230 .array/port v0x1478290, 230;
v0x1478290_231 .array/port v0x1478290, 231;
v0x1478290_232 .array/port v0x1478290, 232;
v0x1478290_233 .array/port v0x1478290, 233;
E_0x14778a0/58 .event edge, v0x1478290_230, v0x1478290_231, v0x1478290_232, v0x1478290_233;
v0x1478290_234 .array/port v0x1478290, 234;
v0x1478290_235 .array/port v0x1478290, 235;
v0x1478290_236 .array/port v0x1478290, 236;
v0x1478290_237 .array/port v0x1478290, 237;
E_0x14778a0/59 .event edge, v0x1478290_234, v0x1478290_235, v0x1478290_236, v0x1478290_237;
v0x1478290_238 .array/port v0x1478290, 238;
v0x1478290_239 .array/port v0x1478290, 239;
v0x1478290_240 .array/port v0x1478290, 240;
v0x1478290_241 .array/port v0x1478290, 241;
E_0x14778a0/60 .event edge, v0x1478290_238, v0x1478290_239, v0x1478290_240, v0x1478290_241;
v0x1478290_242 .array/port v0x1478290, 242;
v0x1478290_243 .array/port v0x1478290, 243;
v0x1478290_244 .array/port v0x1478290, 244;
v0x1478290_245 .array/port v0x1478290, 245;
E_0x14778a0/61 .event edge, v0x1478290_242, v0x1478290_243, v0x1478290_244, v0x1478290_245;
v0x1478290_246 .array/port v0x1478290, 246;
v0x1478290_247 .array/port v0x1478290, 247;
v0x1478290_248 .array/port v0x1478290, 248;
v0x1478290_249 .array/port v0x1478290, 249;
E_0x14778a0/62 .event edge, v0x1478290_246, v0x1478290_247, v0x1478290_248, v0x1478290_249;
v0x1478290_250 .array/port v0x1478290, 250;
v0x1478290_251 .array/port v0x1478290, 251;
v0x1478290_252 .array/port v0x1478290, 252;
v0x1478290_253 .array/port v0x1478290, 253;
E_0x14778a0/63 .event edge, v0x1478290_250, v0x1478290_251, v0x1478290_252, v0x1478290_253;
v0x1478290_254 .array/port v0x1478290, 254;
v0x1478290_255 .array/port v0x1478290, 255;
v0x1478290_256 .array/port v0x1478290, 256;
E_0x14778a0/64 .event edge, v0x1478290_254, v0x1478290_255, v0x1478290_256;
E_0x14778a0 .event/or E_0x14778a0/0, E_0x14778a0/1, E_0x14778a0/2, E_0x14778a0/3, E_0x14778a0/4, E_0x14778a0/5, E_0x14778a0/6, E_0x14778a0/7, E_0x14778a0/8, E_0x14778a0/9, E_0x14778a0/10, E_0x14778a0/11, E_0x14778a0/12, E_0x14778a0/13, E_0x14778a0/14, E_0x14778a0/15, E_0x14778a0/16, E_0x14778a0/17, E_0x14778a0/18, E_0x14778a0/19, E_0x14778a0/20, E_0x14778a0/21, E_0x14778a0/22, E_0x14778a0/23, E_0x14778a0/24, E_0x14778a0/25, E_0x14778a0/26, E_0x14778a0/27, E_0x14778a0/28, E_0x14778a0/29, E_0x14778a0/30, E_0x14778a0/31, E_0x14778a0/32, E_0x14778a0/33, E_0x14778a0/34, E_0x14778a0/35, E_0x14778a0/36, E_0x14778a0/37, E_0x14778a0/38, E_0x14778a0/39, E_0x14778a0/40, E_0x14778a0/41, E_0x14778a0/42, E_0x14778a0/43, E_0x14778a0/44, E_0x14778a0/45, E_0x14778a0/46, E_0x14778a0/47, E_0x14778a0/48, E_0x14778a0/49, E_0x14778a0/50, E_0x14778a0/51, E_0x14778a0/52, E_0x14778a0/53, E_0x14778a0/54, E_0x14778a0/55, E_0x14778a0/56, E_0x14778a0/57, E_0x14778a0/58, E_0x14778a0/59, E_0x14778a0/60, E_0x14778a0/61, E_0x14778a0/62, E_0x14778a0/63, E_0x14778a0/64;
S_0x147afc0 .scope module, "dataMemMux" "mux" 2 105, 4 6 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x147b270_0 .net "controlSignal", 0 0, L_0x1492730;  1 drivers
v0x147b350_0 .net "input0", 31 0, v0x1457750_0;  alias, 1 drivers
v0x147b460_0 .net "input1", 31 0, v0x147ad40_0;  alias, 1 drivers
v0x147b530_0 .var "muxOut", 31 0;
E_0x1477740 .event edge, v0x147b270_0, v0x1457750_0, v0x147ad40_0;
S_0x147b6a0 .scope module, "finalStats" "statistics" 2 107, 12 20 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "runStats"
    .port_info 2 /INPUT 32 "instructionCount"
v0x147b960_0 .net "clk", 0 0, v0x147fd60_0;  alias, 1 drivers
v0x147ba70_0 .var "clkCount", 31 0;
v0x147bb50_0 .net "instructionCount", 31 0, v0x147c340_0;  alias, 1 drivers
v0x147bc10_0 .var/real "ipc", 0 0;
v0x147bcd0_0 .net "runStats", 0 0, v0x147f270_0;  alias, 1 drivers
E_0x147b8e0 .event edge, v0x147bcd0_0;
S_0x147be60 .scope module, "instructionMemory" "memory" 2 59, 13 9 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "instructionCount"
v0x147c100_0 .net "currPC", 31 0, v0x1474590_0;  alias, 1 drivers
v0x147c230_0 .var "instr", 31 0;
v0x147c340_0 .var "instructionCount", 31 0;
v0x147c3e0 .array "mem", 1048832 1048576, 31 0;
E_0x147c080 .event edge, v0x1474590_0;
S_0x147c500 .scope module, "jumpMux" "mux" 2 89, 4 6 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x147c7a0_0 .net "controlSignal", 0 0, L_0x14922a0;  1 drivers
v0x147c880_0 .net "input0", 31 0, v0x1476560_0;  alias, 1 drivers
v0x147c940_0 .net "input1", 31 0, v0x14734a0_0;  alias, 1 drivers
v0x147ca40_0 .var "muxOut", 31 0;
E_0x147c740 .event edge, v0x147c7a0_0, v0x1476560_0, v0x14734a0_0;
S_0x147cb80 .scope module, "reg_block" "registers" 2 74, 14 17 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "isJAL"
    .port_info 2 /INPUT 32 "JALaddress"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "regWrite"
    .port_info 8 /OUTPUT 32 "readOut1"
    .port_info 9 /OUTPUT 32 "readOut2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x147d950_2 .array/port v0x147d950, 2;
L_0x14912e0 .functor BUFZ 32, v0x147d950_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147d950_4 .array/port v0x147d950, 4;
L_0x1491c40 .functor BUFZ 32, v0x147d950_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147d950_31 .array/port v0x147d950, 31;
L_0x1491cb0 .functor BUFZ 32, v0x147d950_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x147cf80_0 .net "JALaddress", 31 0, L_0x1491d20;  1 drivers
v0x147d080_0 .net "a0", 31 0, L_0x1491c40;  alias, 1 drivers
v0x147d160_0 .net "clk", 0 0, v0x147fd60_0;  alias, 1 drivers
v0x147d200_0 .var/i "i", 31 0;
v0x147d2c0_0 .net "isJAL", 0 0, v0x1476cd0_0;  alias, 1 drivers
v0x147d3b0_0 .net "ra", 31 0, L_0x1491cb0;  alias, 1 drivers
v0x147d480_0 .var "readOut1", 31 0;
v0x147d550_0 .var "readOut2", 31 0;
v0x147d640_0 .net "readReg1", 4 0, L_0x1491e80;  1 drivers
v0x147d7b0_0 .net "readReg2", 4 0, L_0x1492030;  1 drivers
v0x147d890_0 .net "regWrite", 0 0, L_0x14920d0;  1 drivers
v0x147d950 .array "reggies", 31 0, 31 0;
v0x147df20_0 .net "v0", 31 0, L_0x14912e0;  alias, 1 drivers
v0x147e000_0 .net "writeData", 31 0, v0x147b530_0;  alias, 1 drivers
v0x147e0c0_0 .net "writeReg", 4 0, v0x147e8f0_0;  alias, 1 drivers
E_0x147cf00 .event edge, v0x147d7b0_0, v0x147d640_0;
S_0x147e390 .scope module, "registerMux" "regMux" 2 71, 15 9 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 5 "input0"
    .port_info 2 /INPUT 5 "input1"
    .port_info 3 /OUTPUT 5 "muxOut"
v0x147e640_0 .net "controlSignal", 0 0, L_0x1491a10;  1 drivers
v0x147e720_0 .net "input0", 4 0, L_0x1491b00;  1 drivers
v0x147e800_0 .net "input1", 4 0, L_0x1491ba0;  1 drivers
v0x147e8f0_0 .var "muxOut", 4 0;
E_0x1476170 .event edge, v0x147e640_0, v0x147e720_0, v0x147e800_0;
S_0x147ea70 .scope module, "signExtend_block" "signExtend" 2 92, 16 7 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "extendedImmediate"
v0x147eca0_0 .var "extendedImmediate", 31 0;
v0x147edd0_0 .net "instr", 31 0, v0x147c230_0;  alias, 1 drivers
S_0x147eef0 .scope module, "testSyscall" "callSys" 2 77, 17 11 0, S_0x1446840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 32 "v"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /OUTPUT 1 "runStats"
v0x147f190_0 .net "a", 31 0, L_0x1491c40;  alias, 1 drivers
v0x147f270_0 .var "runStats", 0 0;
v0x147f340_0 .net "syscall", 0 0, v0x1477430_0;  alias, 1 drivers
v0x147f440_0 .net "v", 31 0, L_0x14912e0;  alias, 1 drivers
E_0x147f130 .event edge, v0x1477430_0, v0x147df20_0, v0x147d080_0;
    .scope S_0x1474260;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x1474590_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x1474260;
T_1 ;
    %wait E_0x1474430;
    %vpi_func 6 21 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x1474670_0;
    %store/vec4 v0x1474590_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x147be60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147c340_0, 0, 32;
    %vpi_call 13 15 "$readmemh", "fibonacciRefined.v", v0x147c3e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x147be60;
T_3 ;
    %wait E_0x147c080;
    %load/vec4 v0x147c340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x147c340_0, 0, 32;
    %load/vec4 v0x147c100_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x147c3e0, 4;
    %store/vec4 v0x147c230_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14766d0;
T_4 ;
    %wait E_0x14768d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14771d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476fc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1477110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1477430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476cd0_0, 0, 1;
    %load/vec4 v0x1476be0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %vpi_call 10 110 "$display", "Command not found" {0 0 0};
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476e60_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476cd0_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14771d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %load/vec4 v0x1476be0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %vpi_call 10 82 "$display", "R-type not yet completed\012" {0 0 0};
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476dc0_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %vpi_call 10 75 "$display", "\000" {0 0 0};
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14771d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476fc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1477110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477430_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476b10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476b10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476fc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477110_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1477290_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1476950_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1476a50_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %load/vec4 v0x14771d0_0;
    %load/vec4 v0x1476e60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1476b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1476f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1476fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1476950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1477290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1476a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1477110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1477350_0, 0, 11;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1472f30;
T_5 ;
    %wait E_0x1473190;
    %load/vec4 v0x14731f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x14732d0_0;
    %store/vec4 v0x14734a0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14733b0_0;
    %store/vec4 v0x14734a0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x147e390;
T_6 ;
    %wait E_0x1476170;
    %load/vec4 v0x147e640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x147e720_0;
    %store/vec4 v0x147e8f0_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x147e800_0;
    %store/vec4 v0x147e8f0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x147cb80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147d200_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x147d200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x147d200_0;
    %store/vec4a v0x147d950, 4, 0;
    %load/vec4 v0x147d200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x147d200_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x147cb80;
T_8 ;
    %wait E_0x147cf00;
    %load/vec4 v0x147d640_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x147d950, 4;
    %store/vec4 v0x147d480_0, 0, 32;
    %load/vec4 v0x147d7b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x147d950, 4;
    %store/vec4 v0x147d550_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x147cb80;
T_9 ;
    %wait E_0x1477820;
    %load/vec4 v0x147d890_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x147e0c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x147d2c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x147cf80_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x147d950, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x147e000_0;
    %load/vec4 v0x147e0c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x147d950, 4, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x147eef0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147f270_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x147eef0;
T_11 ;
    %wait E_0x147f130;
    %load/vec4 v0x147f340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x147f440_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 17 21 "$display", "print: %d", v0x147f190_0 {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x147f440_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 17 24 "$display", "killing program" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147f270_0, 0, 1;
    %delay 1, 0;
    %vpi_call 17 26 "$finish" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1475420;
T_12 ;
    %wait E_0x1475660;
    %load/vec4 v0x14757e0_0;
    %load/vec4 v0x14758f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x14756e0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x14759f0;
T_13 ;
    %wait E_0x1475c10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1475c90_0, 0, 1;
    %load/vec4 v0x1475d70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1475e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1475c90_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1475f70;
T_14 ;
    %wait E_0x1476270;
    %load/vec4 v0x14762d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x14763c0_0;
    %store/vec4 v0x1476560_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1476460_0;
    %store/vec4 v0x1476560_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x147c500;
T_15 ;
    %wait E_0x147c740;
    %load/vec4 v0x147c7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x147c880_0;
    %store/vec4 v0x147ca40_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x147c940_0;
    %store/vec4 v0x147ca40_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x147ea70;
T_16 ;
    %wait E_0x14768d0;
    %load/vec4 v0x147edd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x147edd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147eca0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x147edd0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x147edd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x147eca0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1474d20;
T_17 ;
    %wait E_0x1474f90;
    %load/vec4 v0x1474ff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x14750d0_0;
    %store/vec4 v0x14752a0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x14751b0_0;
    %store/vec4 v0x14752a0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1442430;
T_18 ;
    %wait E_0x1443820;
    %load/vec4 v0x1472ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %vpi_call 3 35 "$display", "command not found" {0 0 0};
    %jmp T_18.7;
T_18.0 ;
    %load/vec4 v0x1472bb0_0;
    %load/vec4 v0x1472ca0_0;
    %and;
    %store/vec4 v0x1457750_0, 0, 32;
    %jmp T_18.7;
T_18.1 ;
    %load/vec4 v0x1472bb0_0;
    %load/vec4 v0x1472ca0_0;
    %or;
    %store/vec4 v0x1457750_0, 0, 32;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x1472bb0_0;
    %load/vec4 v0x1472ca0_0;
    %add;
    %store/vec4 v0x1457750_0, 0, 32;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x1472bb0_0;
    %load/vec4 v0x1472ca0_0;
    %sub;
    %store/vec4 v0x1457750_0, 0, 32;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x1472bb0_0;
    %load/vec4 v0x1472ca0_0;
    %cmp/u;
    %jmp/0xz  T_18.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1457750_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1457750_0, 0, 32;
T_18.9 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x1472ca0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x1457750_0, 0, 32;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v0x1457750_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %pad/s 1;
    %store/vec4 v0x1472d80_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x14775c0;
T_19 ;
    %wait E_0x14778a0;
    %load/vec4 v0x147ab70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x1478100_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1478290, 4;
    %store/vec4 v0x147ad40_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x14775c0;
T_20 ;
    %wait E_0x1477820;
    %load/vec4 v0x147ac30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x147ae20_0;
    %load/vec4 v0x1478100_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x1478290, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x147afc0;
T_21 ;
    %wait E_0x1477740;
    %load/vec4 v0x147b270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x147b350_0;
    %store/vec4 v0x147b530_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x147b460_0;
    %store/vec4 v0x147b530_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x147b6a0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147ba70_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x147b6a0;
T_23 ;
    %wait E_0x1474430;
    %load/vec4 v0x147ba70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x147ba70_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_0x147b6a0;
T_24 ;
    %wait E_0x147b8e0;
    %load/vec4 v0x147bb50_0;
    %load/vec4 v0x147ba70_0;
    %div;
    %cvt/rv;
    %store/real v0x147bc10_0;
    %vpi_call 12 38 "$display", $time, " time units,\012 clock cycles: %d,\012 number of instructions: %d,\012 Instructions per Clock Cycle: %f", v0x147ba70_0, v0x147bb50_0, v0x147bc10_0 {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1446840;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147fd60_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x1446840;
T_26 ;
    %delay 10, 0;
    %load/vec4 v0x147fd60_0;
    %inv;
    %store/vec4 v0x147fd60_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1446840;
T_27 ;
    %vpi_call 2 115 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 116 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1446840 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "myTest.v";
    "././alu.v";
    "././mux.v";
    "././getJumpAddr.v";
    "././pc.v";
    "././add4.v";
    "././adder.v";
    "././andGate.v";
    "././control.v";
    "././memReadWrite.v";
    "././statistics.v";
    "././memory.v";
    "././registers.v";
    "././regMux.v";
    "././signExtend.v";
    "././syscall.v";
