INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
