

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 20:34:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  41074177|  41074840|  0.411 sec|  0.411 sec|  41074177|  41074840|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW      |  41074176|  41074839|  805376 ~ 805389|          -|          -|    51|        no|
        | + LOADI        |    227008|    227008|             7094|          -|          -|    32|        no|
        |  ++ LOADH      |      7092|      7092|              788|          -|          -|     9|        no|
        |   +++ PAD      |         2|         2|                1|          -|          -|     2|        no|
        |   +++ LOADH.2  |       765|       765|                3|          -|          -|   255|        no|
        | + EXPORTH      |      4701|      4709|             1567|          -|          -|     3|        no|
        | + CLEARH       |      1554|      1557|              777|          -|          -|     2|        no|
        +----------------+----------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 4 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 47 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 56 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 39 
56 --> 57 59 
57 --> 58 
58 --> 59 
59 --> 60 2 
60 --> 61 
61 --> 56 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 62 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_32, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_33, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_29, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 66 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 67 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 68 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 69 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i62 %trunc_ln" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 71 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln106" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 72 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h_1" [src/conv3.cpp:32]   --->   Operation 73 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 74 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h_1" [src/conv3.cpp:32]   --->   Operation 75 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:32]   --->   Operation 76 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_IN.split, void %for.end76" [src/conv3.cpp:32]   --->   Operation 77 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %h_2" [src/conv3.cpp:119->src/conv3.cpp:56]   --->   Operation 78 'zext' 'zext_ln119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i8 %h_2" [src/conv3.cpp:119->src/conv3.cpp:56]   --->   Operation 79 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:32]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:32]   --->   Operation 81 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln78 = br void %LOADH.i" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 82 'br' 'br_ln78' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [src/conv3.cpp:59]   --->   Operation 83 'ret' 'ret_ln59' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%bin = phi i6 %add_ln78, void %for.inc45.i, i6 0, void %TILE_IN.split" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 84 'phi' 'bin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln78_1, void %for.inc45.i, i23 0, void %TILE_IN.split" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 85 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.92ns)   --->   "%add_ln78_1 = add i23 %phi_mul, i23 260100" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 86 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %bin" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 87 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %bin, i3 0" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 88 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i9 %tmp_s" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 89 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.77ns)   --->   "%add_ln90 = add i10 %zext_ln90_1, i10 %zext_ln90" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 90 'add' 'add_ln90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln78 = icmp_eq  i6 %bin, i6 32" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 91 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln78 = add i6 %bin, i6 1" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 92 'add' 'add_ln78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %LOADH.i.split, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 93 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln78 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 95 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i23 %phi_mul" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 96 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln79 = br void %PAD.i" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 97 'br' 'br_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bh_1 = phi i4 %add_ln79, void %for.inc42.i, i4 0, void %LOADH.i.split" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 98 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i4 %bh_1" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 99 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln90_1 = add i10 %add_ln90, i10 %zext_ln90_2" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 100 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i10 %add_ln90_1" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 101 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln90, i7 0" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 102 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln90_1, i1 0" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 103 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i11 %p_shl1" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 104 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.85ns)   --->   "%add_ln90_2 = add i16 %p_shl, i16 %zext_ln90_3" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 105 'add' 'add_ln90_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i4 %bh_1, i4 9" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 106 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.79ns)   --->   "%add_ln79 = add i4 %bh_1, i4 1" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 107 'add' 'add_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %PAD.i.split, void %for.inc45.i" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 108 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln82 = add i4 %bh_1, i4 14" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 109 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i4 %add_ln82" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 110 'sext' 'sext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln82_1 = add i10 %sext_ln82, i10 %zext_ln119" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 111 'add' 'add_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln82_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 112 'bitselect' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln82_1, i10 254" [src/srcnn.cpp:56->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 113 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln79)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln82_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 114 'bitselect' 'tmp_33' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_33, i10 0, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 115 'select' 'select_ln55' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 116 'or' 'or_ln55' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln82_1" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 117 'select' 'hclamp' <Predicate = (!icmp_ln79)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln84_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 119 'bitconcatenate' 'shl_ln84_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i12 %shl_ln84_1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 120 'sext' 'sext_ln84' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.89ns)   --->   "%sub_ln84 = sub i20 %shl_ln, i20 %sext_ln84" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 121 'sub' 'sub_ln84' <Predicate = (!icmp_ln79)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i20 %sub_ln84" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 122 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84 = add i64 %sext_ln84_2, i64 %input_ftmap_read" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 123 'add' 'add_ln84' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i64 %add_ln84, i64 %zext_ln79" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 124 'add' 'add_ln84_1' <Predicate = (!icmp_ln79)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln84_1, i32 2, i32 63" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 125 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i62 %trunc_ln2" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 126 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln84_1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 127 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.08ns)   --->   "%add_ln85 = add i64 %add_ln84_1, i64 1016" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 128 'add' 'add_ln85' <Predicate = (!icmp_ln79)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln85, i32 2, i32 63" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 129 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i62 %trunc_ln3" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 130 'sext' 'sext_ln85' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln85" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 131 'getelementptr' 'i3_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln78 = br void %LOADH.i" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 132 'br' 'br_ln78' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 133 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 134 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 135 [8/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 135 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 136 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 136 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [7/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 137 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 138 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 138 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [6/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 139 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 140 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [5/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 141 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 142 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 142 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [4/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 143 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 144 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [3/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 145 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 146 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [2/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 147 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%i3_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 148 'read' 'i3_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 149 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 151 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i3_addr_read_1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 152 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (7.30ns)   --->   "%i3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr_1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 153 'read' 'i3_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i3_addr_1_read" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 154 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln88 = br void %for.inc.i" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 155 'br' 'br_ln88' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.85>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln88, void %for.inc.i.split, i2 0, void %PAD.i.split" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 156 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i2 %p" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 157 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.85ns)   --->   "%add_ln90_3 = add i16 %add_ln90_2, i16 %zext_ln90_4" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 158 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i16 %add_ln90_3" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 159 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_102 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln90_5" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 160 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i2 %p" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 161 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.54ns)   --->   "%icmp_ln88 = icmp_eq  i2 %p, i2 2" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 162 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.54ns)   --->   "%add_ln88 = add i2 %p, i2 1" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 163 'add' 'add_ln88' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc.i.split, void %for.end.i" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 164 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 166 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.76ns)   --->   "%add_ln91 = add i8 %zext_ln88, i8 127" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 167 'add' 'add_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %add_ln91" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 168 'zext' 'zext_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.85ns)   --->   "%add_ln91_1 = add i16 %add_ln90_2, i16 %zext_ln91" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 169 'add' 'add_ln91_1' <Predicate = (!icmp_ln88)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i16 %add_ln91_1" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 170 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_103 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln91_1" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 171 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_103' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %left, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_102" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 172 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln91 = store i32 %right, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_103" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 173 'store' 'store_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc.i" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 174 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 176 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 177 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 178 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 179 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 180 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 181 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 182 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 183 [1/1] (0.42ns)   --->   "%br_ln95 = br void %load-store-loop.i" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 183 'br' 'br_ln95' <Predicate = true> <Delay = 0.42>

State 24 <SV = 23> <Delay = 2.90>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_75, void %.exit"   --->   Operation 184 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 185 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.76ns)   --->   "%exitcond477 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 186 'icmp' 'exitcond477' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.76ns)   --->   "%empty_75 = add i8 %loop_index_i, i8 1"   --->   Operation 187 'add' 'empty_75' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond477, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 2"   --->   Operation 189 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond477)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.77ns)   --->   "%empty_77 = icmp_ult  i9 %arrayidx36612_sum_i, i9 130"   --->   Operation 190 'icmp' 'empty_77' <Predicate = (!exitcond477)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_78 = xor i8 %loop_index_i, i8 128"   --->   Operation 191 'xor' 'empty_78' <Predicate = (!exitcond477)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%p_cast796 = sext i8 %empty_78"   --->   Operation 192 'sext' 'p_cast796' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_79 = select i1 %empty_77, i9 %arrayidx36612_sum_i, i9 %p_cast796"   --->   Operation 193 'select' 'empty_79' <Predicate = (!exitcond477)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%p_cast794 = zext i9 %empty_79"   --->   Operation 194 'zext' 'p_cast794' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.85ns) (out node of the LUT)   --->   "%empty_80 = add i16 %add_ln90_2, i16 %p_cast794" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 195 'add' 'empty_80' <Predicate = (!exitcond477)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast = zext i9 %arrayidx36612_sum_i"   --->   Operation 196 'zext' 'arrayidx36612_sum_i_cast' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (2.14ns)   --->   "%mul84 = mul i19 %arrayidx36612_sum_i_cast, i19 1009"   --->   Operation 197 'mul' 'mul84' <Predicate = (!exitcond477)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul84, i32 17"   --->   Operation 198 'bitselect' 'tmp_34' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln79 = br void %PAD.i" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 199 'br' 'br_ln79' <Predicate = (exitcond477)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 200 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i3_addr" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 200 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%empty_76 = bitcast i32 %i3_addr_read" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 202 'bitcast' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%p_cast797 = zext i16 %empty_80" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 203 'zext' 'p_cast797' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_104 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %p_cast797" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 204 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_105 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %p_cast797" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 205 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %tmp_34, void %.case.0, void %.case.1"   --->   Operation 206 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln84 = store i32 %empty_76, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_104" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 207 'store' 'store_ln84' <Predicate = (!tmp_34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln84 = store i32 %empty_76, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_105" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 209 'store' 'store_ln84' <Predicate = (tmp_34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 210 'br' 'br_ln0' <Predicate = (tmp_34)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 7.30>
ST_27 : Operation 212 [8/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 212 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 213 [7/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 213 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 214 [6/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 214 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 215 [5/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 215 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 216 [4/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 216 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 217 [3/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 217 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 9> <Delay = 7.30>
ST_33 : Operation 218 [2/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 218 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 10> <Delay = 7.30>
ST_34 : Operation 219 [1/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 219 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 11> <Delay = 0.00>
ST_35 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln106 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 220 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 12> <Delay = 0.00>
ST_36 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln106 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 221 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 13> <Delay = 0.00>
ST_37 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 14> <Delay = 0.42>
ST_38 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 224 [1/1] (0.42ns)   --->   "%br_ln123 = br void %RELU.0.i" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 224 'br' 'br_ln123' <Predicate = true> <Delay = 0.42>

State 39 <SV = 15> <Delay = 2.73>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln123, void %for.body8.1.i.preheader, i3 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 225 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.67ns)   --->   "%icmp_ln123 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 226 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 227 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i3 %bh" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 228 'zext' 'zext_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 229 [2/2] (1.23ns)   --->   "%call_ln123 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 229 'call' 'call_ln123' <Predicate = (icmp_ln123)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 230 [1/1] (0.76ns)   --->   "%add_ln126 = add i9 %zext_ln123, i9 %zext_ln119_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 230 'add' 'add_ln126' <Predicate = (icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln126, i10 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 231 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i19 %shl_ln1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 232 'zext' 'zext_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln126_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln126, i2 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 233 'bitconcatenate' 'shl_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i11 %shl_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 234 'zext' 'zext_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 235 [1/1] (0.88ns)   --->   "%sub_ln126 = sub i20 %zext_ln126, i20 %zext_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 235 'sub' 'sub_ln126' <Predicate = (icmp_ln123)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i20 %sub_ln126" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 236 'sext' 'sext_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 237 [1/1] (1.08ns)   --->   "%add_ln126_1 = add i64 %sext_ln126, i64 %output_ftmap_read" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 237 'add' 'add_ln126_1' <Predicate = (icmp_ln123)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln126_1, i32 2, i32 63" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 238 'partselect' 'trunc_ln6' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln126 = or i3 %bh, i3 1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 239 'or' 'or_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i3 %or_ln126" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 240 'zext' 'zext_ln126_2' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 241 [1/1] (0.76ns)   --->   "%add_ln126_2 = add i9 %zext_ln126_2, i9 %zext_ln119_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 241 'add' 'add_ln126_2' <Predicate = (icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln126_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln126_2, i10 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 242 'bitconcatenate' 'shl_ln126_2' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i19 %shl_ln126_2" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 243 'zext' 'zext_ln126_3' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln126_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln126_2, i2 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 244 'bitconcatenate' 'shl_ln126_3' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i11 %shl_ln126_3" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 245 'zext' 'zext_ln126_4' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 246 [1/1] (0.88ns)   --->   "%sub_ln126_1 = sub i20 %zext_ln126_3, i20 %zext_ln126_4" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 246 'sub' 'sub_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i20 %sub_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 247 'sext' 'sext_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 248 [1/1] (1.08ns)   --->   "%add_ln126_3 = add i64 %sext_ln126_1, i64 %output_ftmap_read" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 248 'add' 'add_ln126_3' <Predicate = (icmp_ln123)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 16> <Delay = 7.30>
ST_40 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln123 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 249 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i62 %trunc_ln6" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 250 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln136" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 251 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (7.30ns)   --->   "%empty_82 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 252 'writereq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 17> <Delay = 1.23>
ST_41 : Operation 253 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln6, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 253 'call' 'call_ln136' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 18> <Delay = 0.00>
ST_42 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln6, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 254 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 19> <Delay = 7.30>
ST_43 : Operation 255 [5/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 255 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 20> <Delay = 7.30>
ST_44 : Operation 256 [4/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 256 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 21> <Delay = 7.30>
ST_45 : Operation 257 [3/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 257 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 22> <Delay = 7.30>
ST_46 : Operation 258 [2/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 258 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 23> <Delay = 7.30>
ST_47 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_47 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 260 'specloopname' 'specloopname_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_47 : Operation 261 [1/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 261 'writeresp' 'empty_83' <Predicate = (icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 262 [1/1] (0.67ns)   --->   "%icmp_ln123_1 = icmp_ult  i3 %or_ln126, i3 5" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 262 'icmp' 'icmp_ln123_1' <Predicate = (icmp_ln123)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 263 'br' 'br_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_47 : Operation 264 [2/2] (1.23ns)   --->   "%call_ln126 = call void @conv3_Pipeline_RELU1, i3 %or_ln126, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 264 'call' 'call_ln126' <Predicate = (icmp_ln123 & icmp_ln123_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln126_3, i32 2, i32 63" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 265 'partselect' 'trunc_ln136_1' <Predicate = (icmp_ln123 & icmp_ln123_1)> <Delay = 0.00>
ST_47 : Operation 266 [1/1] (0.67ns)   --->   "%add_ln123 = add i3 %bh, i3 2" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 266 'add' 'add_ln123' <Predicate = (icmp_ln123 & icmp_ln123_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (0.42ns)   --->   "%br_ln63 = br void %CLEARW.0.i.i" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 267 'br' 'br_ln63' <Predicate = (!icmp_ln123_1) | (!icmp_ln123)> <Delay = 0.42>

State 48 <SV = 24> <Delay = 7.30>
ST_48 : Operation 268 [1/2] (0.00ns)   --->   "%call_ln126 = call void @conv3_Pipeline_RELU1, i3 %or_ln126, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 268 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i62 %trunc_ln136_1" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 269 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 270 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln136_1" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 270 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 271 [1/1] (7.30ns)   --->   "%empty_84 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 271 'writereq' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 25> <Delay = 1.23>
ST_49 : Operation 272 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln136_1, i3 %or_ln126, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 272 'call' 'call_ln136' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 26> <Delay = 0.00>
ST_50 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln136_1, i3 %or_ln126, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 273 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 27> <Delay = 7.30>
ST_51 : Operation 274 [5/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 274 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 28> <Delay = 7.30>
ST_52 : Operation 275 [4/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 275 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 29> <Delay = 7.30>
ST_53 : Operation 276 [3/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 276 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 30> <Delay = 7.30>
ST_54 : Operation 277 [2/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 277 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 31> <Delay = 7.30>
ST_55 : Operation 278 [1/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 278 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln123 = br void %RELU.0.i" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 279 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 56 <SV = 24> <Delay = 1.90>
ST_56 : Operation 280 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln63_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 280 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 281 [1/1] (0.67ns)   --->   "%icmp_ln63 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 281 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 282 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 283 [2/2] (1.23ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 283 'call' 'call_ln63' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 25> <Delay = 0.00>
ST_57 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 284 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 26> <Delay = 1.90>
ST_58 : Operation 285 [1/1] (0.67ns)   --->   "%add_ln63 = add i3 %h, i3 1" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 285 'add' 'add_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 286 [2/2] (1.23ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln63, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 286 'call' 'call_ln63' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 27> <Delay = 1.77>
ST_59 : Operation 287 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 287 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_59 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 288 'specloopname' 'specloopname_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_59 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln63, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 289 'call' 'call_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 290 [1/1] (0.67ns)   --->   "%add_ln63_1 = add i3 %h, i3 2" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 290 'add' 'add_ln63_1' <Predicate = (icmp_ln63)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 291 [1/1] (0.67ns)   --->   "%icmp_ln63_1 = icmp_ult  i3 %add_ln63_1, i3 5" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 291 'icmp' 'icmp_ln63_1' <Predicate = (icmp_ln63)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 292 'br' 'br_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_59 : Operation 293 [1/1] (0.67ns)   --->   "%add_ln63_2 = add i3 %h, i3 3" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 293 'add' 'add_ln63_2' <Predicate = (icmp_ln63 & icmp_ln63_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 294 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_2, i8 5" [src/conv3.cpp:32]   --->   Operation 294 'add' 'add_ln32' <Predicate = (!icmp_ln63_1) | (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 295 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h_1" [src/conv3.cpp:32]   --->   Operation 295 'store' 'store_ln32' <Predicate = (!icmp_ln63_1) | (!icmp_ln63)> <Delay = 0.42>
ST_59 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 296 'br' 'br_ln32' <Predicate = (!icmp_ln63_1) | (!icmp_ln63)> <Delay = 0.00>

State 60 <SV = 28> <Delay = 1.23>
ST_60 : Operation 297 [2/2] (1.23ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln63_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 297 'call' 'call_ln63' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 29> <Delay = 0.00>
ST_61 : Operation 298 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln63_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 298 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln63 = br void %CLEARW.0.i.i" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 299 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [17]  (0.000 ns)
	'store' operation ('store_ln32', src/conv3.cpp:32) of constant 0 on local variable 'h' [28]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv3.cpp:32) on local variable 'h' [31]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv3.cpp:32) [32]  (0.765 ns)

 <State 3>: 0.924ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv3.cpp:78->src/conv3.cpp:35) with incoming values : ('add_ln78_1', src/conv3.cpp:78->src/conv3.cpp:35) [42]  (0.000 ns)
	'add' operation ('add_ln78_1', src/conv3.cpp:78->src/conv3.cpp:35) [43]  (0.924 ns)

 <State 4>: 5.550ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:82->src/conv3.cpp:35) with incoming values : ('add_ln79', src/conv3.cpp:79->src/conv3.cpp:35) [57]  (0.000 ns)
	'add' operation ('add_ln82', src/conv3.cpp:82->src/conv3.cpp:35) [71]  (0.797 ns)
	'add' operation ('add_ln82_1', src/conv3.cpp:82->src/conv3.cpp:35) [73]  (0.765 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv3.cpp:82->src/conv3.cpp:35) [75]  (0.787 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35) [78]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35) [79]  (0.403 ns)
	'sub' operation ('sub_ln84', src/conv3.cpp:84->src/conv3.cpp:35) [83]  (0.894 ns)
	'add' operation ('add_ln84', src/conv3.cpp:84->src/conv3.cpp:35) [85]  (0.000 ns)
	'add' operation ('add_ln84_1', src/conv3.cpp:84->src/conv3.cpp:35) [86]  (0.819 ns)
	'add' operation ('add_ln85', src/conv3.cpp:85->src/conv3.cpp:35) [93]  (1.085 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('i3_load_req', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [90]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_read_1', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [91]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_1_read', src/conv3.cpp:85->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:85->src/conv3.cpp:35) [98]  (7.300 ns)

 <State 15>: 2.855ns
The critical path consists of the following:
	'phi' operation ('p', src/conv3.cpp:88->src/conv3.cpp:35) with incoming values : ('add_ln88', src/conv3.cpp:88->src/conv3.cpp:35) [102]  (0.000 ns)
	'add' operation ('add_ln91', src/conv3.cpp:91->src/conv3.cpp:35) [114]  (0.765 ns)
	'add' operation ('add_ln91_1', src/conv3.cpp:91->src/conv3.cpp:35) [116]  (0.853 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_i_103', src/conv3.cpp:91->src/conv3.cpp:35) [118]  (0.000 ns)
	'store' operation ('store_ln91', src/conv3.cpp:91->src/conv3.cpp:35) of variable 'right', src/conv3.cpp:85->src/conv3.cpp:35 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i' [120]  (1.237 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv3.cpp:95->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:95->src/conv3.cpp:35) [123]  (7.300 ns)

 <State 24>: 2.905ns
The critical path consists of the following:
	'phi' operation ('loop_index_i') with incoming values : ('empty_75') [126]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i') [135]  (0.765 ns)
	'mul' operation ('mul84') [146]  (2.140 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('i3_addr_read', src/conv3.cpp:84->src/conv3.cpp:35) on port 'i3' (src/conv3.cpp:84->src/conv3.cpp:35) [133]  (7.300 ns)

 <State 26>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln84', src/conv3.cpp:84->src/conv3.cpp:35) of variable 'empty_76', src/conv3.cpp:84->src/conv3.cpp:35 on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_i' [153]  (1.237 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_81', src/conv3.cpp:106->src/conv3.cpp:36) on port 'w3' (src/conv3.cpp:106->src/conv3.cpp:36) [162]  (7.300 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bh', src/conv3.cpp:123->src/conv3.cpp:56) with incoming values : ('add_ln123', src/conv3.cpp:123->src/conv3.cpp:56) [167]  (0.427 ns)

 <State 39>: 2.734ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv3.cpp:123->src/conv3.cpp:56) with incoming values : ('add_ln123', src/conv3.cpp:123->src/conv3.cpp:56) [167]  (0.000 ns)
	'add' operation ('add_ln126', src/conv3.cpp:126->src/conv3.cpp:56) [175]  (0.765 ns)
	'sub' operation ('sub_ln126', src/conv3.cpp:126->src/conv3.cpp:56) [180]  (0.884 ns)
	'add' operation ('add_ln126_1', src/conv3.cpp:126->src/conv3.cpp:56) [182]  (1.085 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr', src/conv3.cpp:136->src/conv3.cpp:56) [185]  (0.000 ns)
	bus request operation ('empty_82', src/conv3.cpp:136->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:56) [186]  (7.300 ns)

 <State 41>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln136', src/conv3.cpp:136->src/conv3.cpp:56) to 'conv3_Pipeline_4' [187]  (1.237 ns)

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_83', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [198]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_83', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [198]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_83', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [198]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_83', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [198]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_83', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [198]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('o_addr_1', src/conv3.cpp:136->src/conv3.cpp:56) [205]  (0.000 ns)
	bus request operation ('empty_84', src/conv3.cpp:136->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:136->src/conv3.cpp:56) [206]  (7.300 ns)

 <State 49>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln136', src/conv3.cpp:136->src/conv3.cpp:56) to 'conv3_Pipeline_6' [207]  (1.237 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_85', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [208]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_85', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [208]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_85', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [208]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_85', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [208]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_85', src/conv3.cpp:123->src/conv3.cpp:56) on port 'o' (src/conv3.cpp:123->src/conv3.cpp:56) [208]  (7.300 ns)

 <State 56>: 1.910ns
The critical path consists of the following:
	'phi' operation ('h', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) with incoming values : ('add_ln63_2', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) [214]  (0.000 ns)
	'call' operation ('call_ln63', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) to 'conv3_Pipeline_CLEARW' [220]  (1.237 ns)
	blocking operation 0.6725 ns on control path)

 <State 57>: 0.000ns
The critical path consists of the following:

 <State 58>: 1.910ns
The critical path consists of the following:
	'add' operation ('add_ln63', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) [221]  (0.673 ns)
	'call' operation ('call_ln63', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) to 'conv3_Pipeline_CLEARW2' [222]  (1.237 ns)

 <State 59>: 1.772ns
The critical path consists of the following:
	'add' operation ('add_ln63_1', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) [223]  (0.673 ns)
	'icmp' operation ('icmp_ln63_1', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) [224]  (0.673 ns)
	blocking operation 0.427 ns on control path)

 <State 60>: 1.237ns
The critical path consists of the following:
	'call' operation ('call_ln63', src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56) to 'conv3_Pipeline_CLEARW3' [227]  (1.237 ns)

 <State 61>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
