###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:22:03 2015
#  Design:            DacCtrl
#  Command:           timeDesign -postCTS -hold -expandedViews
###############################################################
Path 1: MET Hold Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.116
  Arrival Time                  0.217
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   -0.101 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   -0.101 | 
     | count_reg[0]/QN |   v   | n_17  | DFCX1_HV | 0.217 |   0.217 |    0.116 | 
     | count_reg[0]/D  |   v   | n_17  | DFCX1_HV | 0.000 |   0.217 |    0.116 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.101 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.075
  Arrival Time                  0.216
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.141 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.141 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.216 |   0.216 |    0.074 | 
     | count_reg[2]/D  |   v   | count[2] | DFCSX2_HV | 0.000 |   0.216 |    0.075 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.141 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.141 | 
     +--------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.071
  Arrival Time                  0.253
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.182 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.182 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.252 |   0.252 |    0.070 | 
     | count_reg[4]/D  |   v   | count[4] | DFCSX2_HV | 0.001 |   0.253 |    0.071 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.182 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.182 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.307
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |   -0.186 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV  | 0.000 |   0.000 |   -0.186 | 
     | count_reg[1]/QN |   v   | n_5   | DFCX1_HV  | 0.212 |   0.211 |    0.026 | 
     | g1191/A1        |   v   | n_5   | AO21X3_HV | 0.000 |   0.211 |    0.026 | 
     | g1191/Q         |   v   | n_10  | AO21X3_HV | 0.096 |   0.307 |    0.121 | 
     | count_reg[1]/D  |   v   | n_10  | DFCX1_HV  | 0.000 |   0.307 |    0.121 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.186 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.186 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.405
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |          |       |   0.000 |   -0.283 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV | 0.000 |   0.000 |   -0.283 | 
     | count_reg[3]/Q  |   v   | count[3] | DFCX1_HV | 0.281 |   0.281 |   -0.002 | 
     | g1162/B         |   v   | count[3] | HAX3_HV  | 0.001 |   0.282 |   -0.001 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV  | 0.123 |   0.405 |    0.122 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV | 0.000 |   0.405 |    0.122 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.283 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    0.283 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.100
  Arrival Time                  0.416
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.315 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.315 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.252 |   0.252 |   -0.063 | 
     | g1208/A         |   v   | count[4] | INVX3_HV  | 0.001 |   0.253 |   -0.062 | 
     | g1208/Q         |   ^   | n_54     | INVX3_HV  | 0.162 |   0.415 |    0.100 | 
     | count_reg[4]/SI |   ^   | n_54     | DFCSX2_HV | 0.001 |   0.416 |    0.100 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.315 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.315 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.081
  Arrival Time                  0.414
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.333 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   -0.333 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.229 |   0.229 |   -0.104 | 
     | g1202/A         |   v   | count[1] | NAND2XL_HV | 0.000 |   0.229 |   -0.104 | 
     | g1202/Q         |   ^   | n_1      | NAND2XL_HV | 0.082 |   0.311 |   -0.022 | 
     | g1201/A         |   ^   | n_1      | INVXL_HV   | 0.000 |   0.311 |   -0.022 | 
     | g1201/Q         |   v   | n_38     | INVXL_HV   | 0.104 |   0.414 |    0.081 | 
     | count_reg[2]/SE |   v   | n_38     | DFCSX2_HV  | 0.000 |   0.414 |    0.081 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.333 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.333 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.087
  Arrival Time                  0.422
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.335 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   -0.335 | 
     | count_reg[3]/Q  |   v   | count[3] | DFCX1_HV  | 0.281 |   0.281 |   -0.054 | 
     | g1162/B         |   v   | count[3] | HAX3_HV   | 0.001 |   0.282 |   -0.053 | 
     | g1162/CO        |   v   | n_34     | HAX3_HV   | 0.140 |   0.422 |    0.087 | 
     | count_reg[4]/SE |   v   | n_34     | DFCSX2_HV | 0.000 |   0.422 |    0.087 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.335 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.335 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.000
+ Hold                         -0.027
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.073
  Arrival Time                  0.433
  Slack Time                    0.360
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.360 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -0.360 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.264 |   0.264 |   -0.096 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.264 |   -0.096 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.169 |   0.433 |    0.073 | 
     | count_reg[2]/SI |   v   | n_6      | DFCSX2_HV | 0.000 |   0.433 |    0.073 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    0.360 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    0.360 | 
     +--------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
+ Removal                       0.105
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.205
  Arrival Time                  3.001
  Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.204 | 
     | count_reg[1]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |    0.205 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.796 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    2.796 | 
     +-------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
+ Removal                       0.105
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.205
  Arrival Time                  3.001
  Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.204 | 
     | count_reg[3]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |    0.205 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.796 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    2.796 | 
     +-------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
+ Removal                       0.105
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.205
  Arrival Time                  3.001
  Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |        |          |       |  Time   |   Time   | 
     |-----------------+-------+--------+----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |          |       |   3.000 |    0.204 | 
     | count_reg[0]/RN |   ^   | Resetn | DFCX1_HV | 0.001 |   3.001 |    0.205 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    2.796 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |    2.796 | 
     +-------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
+ Removal                       0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  3.001
  Slack Time                    2.814
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |    0.186 | 
     | count_reg[2]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |    0.187 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    2.814 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    2.814 | 
     +--------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/RN (^) checked with  leading edge of 'Clk'
Beginpoint: Resetn          (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
+ Removal                       0.087
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.187
  Arrival Time                  3.001
  Slack Time                    2.814
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                 |       |        |           |       |  Time   |   Time   | 
     |-----------------+-------+--------+-----------+-------+---------+----------| 
     | Resetn          |   ^   | Resetn |           |       |   3.000 |    0.186 | 
     | count_reg[4]/RN |   ^   | Resetn | DFCSX2_HV | 0.001 |   3.001 |    0.187 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |    2.814 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |    2.814 | 
     +--------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   P[0]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.531
  Slack Time                    4.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.431 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   -4.431 | 
     | count_reg[1]/Q  |   ^   | count[1] | DFCX1_HV   | 0.271 |   0.271 |   -4.160 | 
     | g1171/A2        |   ^   | count[1] | OAI31X6_HV | 0.000 |   0.271 |   -4.160 | 
     | g1171/Q         |   v   | P[0]     | OAI31X6_HV | 0.251 |   0.522 |   -3.909 | 
     | P[0]            |   v   | P[0]     | DacCtrl    | 0.009 |   0.531 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   P[14]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.654
  Slack Time                    4.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -4.554 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -4.554 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.252 |   0.252 |   -4.302 | 
     | g1159/A2        |   v   | count[4] | AO22X3_HV | 0.000 |   0.253 |   -4.301 | 
     | g1159/Q         |   v   | P[14]    | AO22X3_HV | 0.397 |   0.649 |   -3.905 | 
     | P[14]           |   v   | P[14]    | DacCtrl   | 0.004 |   0.654 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   IN             (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.668
  Slack Time                    4.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -4.568 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -4.568 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.252 |   0.252 |   -4.315 | 
     | g1193/A         |   v   | count[4] | MUX2X3_HV | 0.000 |   0.253 |   -4.315 | 
     | g1193/Q         |   v   | IN       | MUX2X3_HV | 0.408 |   0.661 |   -3.907 | 
     | IN              |   v   | IN       | DacCtrl   | 0.007 |   0.668 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   P[2]            (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.677
  Slack Time                    4.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -4.577 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -4.577 | 
     | count_reg[1]/QN |   v   | n_5   | DFCX1_HV   | 0.212 |   0.211 |   -4.366 | 
     | g1196/A         |   v   | n_5   | XNOR2X2_HV | 0.000 |   0.211 |   -4.366 | 
     | g1196/Q         |   ^   | n_7   | XNOR2X2_HV | 0.068 |   0.279 |   -4.298 | 
     | g1179/A         |   ^   | n_7   | OR3X3_HV   | 0.000 |   0.279 |   -4.298 | 
     | g1179/Q         |   ^   | n_24  | OR3X3_HV   | 0.076 |   0.356 |   -4.222 | 
     | g1158/B1        |   ^   | n_24  | OAI22X3_HV | 0.000 |   0.356 |   -4.222 | 
     | g1158/Q         |   v   | P[2]  | OAI22X3_HV | 0.317 |   0.673 |   -3.905 | 
     | P[2]            |   v   | P[2]  | DacCtrl    | 0.005 |   0.677 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   P[10]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.678
  Slack Time                    4.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -4.578 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -4.578 | 
     | count_reg[1]/QN |   v   | n_5   | DFCX1_HV   | 0.212 |   0.211 |   -4.366 | 
     | g1196/A         |   v   | n_5   | XNOR2X2_HV | 0.000 |   0.211 |   -4.366 | 
     | g1196/Q         |   ^   | n_7   | XNOR2X2_HV | 0.068 |   0.279 |   -4.298 | 
     | g1179/A         |   ^   | n_7   | OR3X3_HV   | 0.000 |   0.279 |   -4.298 | 
     | g1179/Q         |   ^   | n_24  | OR3X3_HV   | 0.076 |   0.356 |   -4.222 | 
     | g1157/B1        |   ^   | n_24  | OAI22X3_HV | 0.000 |   0.356 |   -4.222 | 
     | g1157/Q         |   v   | P[10] | OAI22X3_HV | 0.317 |   0.673 |   -3.905 | 
     | P[10]           |   v   | P[10] | DacCtrl    | 0.005 |   0.678 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   P[15]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.687
  Slack Time                    4.587
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -4.587 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -4.587 | 
     | count_reg[3]/QN |   v   | n_44  | DFCX1_HV   | 0.273 |   0.273 |   -4.313 | 
     | g1161/A2        |   v   | n_44  | AOI32X3_HV | 0.001 |   0.274 |   -4.312 | 
     | g1161/Q         |   ^   | n_42  | AOI32X3_HV | 0.106 |   0.380 |   -4.206 | 
     | g1152/A         |   ^   | n_42  | NOR2X3_HV  | 0.000 |   0.380 |   -4.206 | 
     | g1152/Q         |   v   | P[15] | NOR2X3_HV  | 0.302 |   0.682 |   -3.904 | 
     | P[15]           |   v   | P[15] | DacCtrl    | 0.004 |   0.687 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   P[7]            (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.689
  Slack Time                    4.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                 |       |       |            |       |  Time   |   Time   | 
     |-----------------+-------+-------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |            |       |   0.000 |   -4.589 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV   | 0.000 |   0.000 |   -4.589 | 
     | count_reg[3]/QN |   v   | n_44  | DFCX1_HV   | 0.273 |   0.273 |   -4.315 | 
     | g1161/A2        |   v   | n_44  | AOI32X3_HV | 0.001 |   0.274 |   -4.315 | 
     | g1161/Q         |   ^   | n_42  | AOI32X3_HV | 0.106 |   0.380 |   -4.209 | 
     | g1151/A         |   ^   | n_42  | NOR2X3_HV  | 0.000 |   0.380 |   -4.209 | 
     | g1151/Q         |   v   | P[7]  | NOR2X3_HV  | 0.303 |   0.683 |   -3.906 | 
     | P[7]            |   v   | P[7]  | DacCtrl    | 0.006 |   0.689 |   -3.900 | 
     +---------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   P[13]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.689
  Slack Time                    4.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.589 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.589 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.373 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.216 |   -4.373 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.091 |   0.307 |   -4.282 | 
     | g1168/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.307 |   -4.282 | 
     | g1168/Q         |   ^   | n_58     | AOI32X3_HV | 0.068 |   0.375 |   -4.214 | 
     | g1155/A         |   ^   | n_58     | NOR2X3_HV  | 0.000 |   0.375 |   -4.214 | 
     | g1155/Q         |   v   | P[13]    | NOR2X3_HV  | 0.309 |   0.684 |   -3.905 | 
     | P[13]           |   v   | P[13]    | DacCtrl    | 0.005 |   0.689 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   P[12]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.691
  Slack Time                    4.591
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.591 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.591 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.375 | 
     | g1177/B         |   v   | count[2] | NAND2XL_HV | 0.000 |   0.216 |   -4.375 | 
     | g1177/Q         |   ^   | n_40     | NAND2XL_HV | 0.121 |   0.337 |   -4.254 | 
     | g1166/A1        |   ^   | n_40     | OAI22X3_HV | 0.000 |   0.337 |   -4.254 | 
     | g1166/Q         |   v   | P[12]    | OAI22X3_HV | 0.348 |   0.684 |   -3.906 | 
     | P[12]           |   v   | P[12]    | DacCtrl    | 0.006 |   0.691 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   P[3]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.691
  Slack Time                    4.591
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.591 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.591 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.375 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.216 |   -4.375 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.091 |   0.307 |   -4.284 | 
     | g1167/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.307 |   -4.284 | 
     | g1167/Q         |   ^   | n_55     | AOI32X3_HV | 0.065 |   0.373 |   -4.219 | 
     | g1154/A         |   ^   | n_55     | NOR2X3_HV  | 0.000 |   0.373 |   -4.219 | 
     | g1154/Q         |   v   | P[3]     | NOR2X3_HV  | 0.309 |   0.681 |   -3.910 | 
     | P[3]            |   v   | P[3]     | DacCtrl    | 0.010 |   0.691 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   P[11]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.691
  Slack Time                    4.591
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.591 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.591 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.375 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.216 |   -4.375 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.091 |   0.307 |   -4.284 | 
     | g1167/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.307 |   -4.284 | 
     | g1167/Q         |   ^   | n_55     | AOI32X3_HV | 0.065 |   0.373 |   -4.219 | 
     | g1156/A         |   ^   | n_55     | NOR2X3_HV  | 0.000 |   0.373 |   -4.219 | 
     | g1156/Q         |   v   | P[11]    | NOR2X3_HV  | 0.311 |   0.684 |   -3.908 | 
     | P[11]           |   v   | P[11]    | DacCtrl    | 0.007 |   0.691 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   P[5]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.693
  Slack Time                    4.593
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.593 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.593 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.377 | 
     | g1176/B         |   v   | count[2] | AND2X3_HV  | 0.000 |   0.216 |   -4.377 | 
     | g1176/Q         |   v   | n_36     | AND2X3_HV  | 0.091 |   0.307 |   -4.285 | 
     | g1168/B1        |   v   | n_36     | AOI32X3_HV | 0.000 |   0.307 |   -4.285 | 
     | g1168/Q         |   ^   | n_58     | AOI32X3_HV | 0.068 |   0.375 |   -4.218 | 
     | g1153/A         |   ^   | n_58     | NOR2X3_HV  | 0.000 |   0.375 |   -4.218 | 
     | g1153/Q         |   v   | P[5]     | NOR2X3_HV  | 0.311 |   0.686 |   -3.907 | 
     | P[5]            |   v   | P[5]     | DacCtrl    | 0.007 |   0.693 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   P[4]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.693
  Slack Time                    4.593
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.593 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.593 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.377 | 
     | g1177/B         |   v   | count[2] | NAND2XL_HV | 0.000 |   0.216 |   -4.377 | 
     | g1177/Q         |   ^   | n_40     | NAND2XL_HV | 0.121 |   0.337 |   -4.256 | 
     | g1165/A1        |   ^   | n_40     | OAI22X3_HV | 0.000 |   0.337 |   -4.256 | 
     | g1165/Q         |   v   | P[4]     | OAI22X3_HV | 0.349 |   0.686 |   -3.907 | 
     | P[4]            |   v   | P[4]     | DacCtrl    | 0.007 |   0.693 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   P[6]            (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/QN (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.699
  Slack Time                    4.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |   -4.599 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV  | 0.000 |   0.000 |   -4.599 | 
     | count_reg[3]/QN |   v   | n_44  | DFCX1_HV  | 0.273 |   0.273 |   -4.325 | 
     | g1160/B2        |   v   | n_44  | AO22X3_HV | 0.001 |   0.274 |   -4.325 | 
     | g1160/Q         |   v   | P[6]  | AO22X3_HV | 0.419 |   0.693 |   -3.906 | 
     | P[6]            |   v   | P[6]  | DacCtrl   | 0.006 |   0.699 |   -3.900 | 
     +--------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   P[8]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.732
  Slack Time                    4.632
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.632 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.632 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.416 | 
     | g1178/B         |   v   | count[2] | NAND2XL_HV | 0.000 |   0.216 |   -4.416 | 
     | g1178/Q         |   ^   | n_45     | NAND2XL_HV | 0.156 |   0.373 |   -4.260 | 
     | g1163/B1        |   ^   | n_45     | OAI22X3_HV | 0.000 |   0.373 |   -4.260 | 
     | g1163/Q         |   v   | P[8]     | OAI22X3_HV | 0.355 |   0.728 |   -3.905 | 
     | P[8]            |   v   | P[8]     | DacCtrl    | 0.005 |   0.732 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   P[16]          (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.734
  Slack Time                    4.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.634 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV  | 0.000 |   0.000 |   -4.634 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV  | 0.216 |   0.216 |   -4.418 | 
     | g1178/B         |   v   | count[2] | NAND2XL_HV | 0.000 |   0.216 |   -4.418 | 
     | g1178/Q         |   ^   | n_45     | NAND2XL_HV | 0.156 |   0.372 |   -4.262 | 
     | g1164/B1        |   ^   | n_45     | OAI22X3_HV | 0.000 |   0.372 |   -4.262 | 
     | g1164/Q         |   v   | P[16]    | OAI22X3_HV | 0.354 |   0.726 |   -3.908 | 
     | P[16]           |   v   | P[16]    | DacCtrl    | 0.008 |   0.734 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   P[1]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.748
  Slack Time                    4.648
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -4.648 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -4.648 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.350 |   0.350 |   -4.298 | 
     | g1147/B         |   ^   | count[4] | NOR2X3_HV | 0.001 |   0.351 |   -4.297 | 
     | g1147/Q         |   v   | P[1]     | NOR2X3_HV | 0.387 |   0.738 |   -3.910 | 
     | P[1]            |   v   | P[1]     | DacCtrl   | 0.010 |   0.748 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   P[9]           (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  0.758
  Slack Time                    4.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -4.658 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   -4.658 | 
     | count_reg[0]/Q  |   v   | count[0] | DFCX1_HV   | 0.244 |   0.244 |   -4.414 | 
     | g1186/B         |   v   | count[0] | AND2X3_HV  | 0.000 |   0.244 |   -4.414 | 
     | g1186/Q         |   v   | n_31     | AND2X3_HV  | 0.114 |   0.358 |   -4.299 | 
     | g1149/A2        |   v   | n_31     | AOI22X3_HV | 0.000 |   0.358 |   -4.299 | 
     | g1149/Q         |   ^   | n_51     | AOI22X3_HV | 0.078 |   0.437 |   -4.221 | 
     | g1148/A         |   ^   | n_51     | NOR2X3_HV  | 0.000 |   0.437 |   -4.221 | 
     | g1148/Q         |   v   | P[9]     | NOR2X3_HV  | 0.314 |   0.751 |   -3.906 | 
     | P[9]            |   v   | P[9]     | DacCtrl    | 0.006 |   0.758 |   -3.900 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   IP             (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Analysis View: test_min
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                -3.900
  Arrival Time                  1.421
  Slack Time                    5.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -5.321 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   -5.321 | 
     | count_reg[4]/Q  |   v   | count[4] | DFCSX2_HV | 0.252 |   0.252 |   -5.069 | 
     | g1193/A         |   v   | count[4] | MUX2X3_HV | 0.000 |   0.253 |   -5.068 | 
     | g1193/Q         |   v   | IN       | MUX2X3_HV | 0.408 |   0.661 |   -4.660 | 
     | g1192/A         |   v   | IN       | INVX3_HV  | 0.003 |   0.664 |   -4.657 | 
     | g1192/Q         |   ^   | IP       | INVX3_HV  | 0.752 |   1.417 |   -3.904 | 
     | IP              |   ^   | IP       | DacCtrl   | 0.004 |   1.421 |   -3.900 | 
     +-----------------------------------------------------------------------------+ 

