"""Hermetic unit tests for the conservative PTX affine evaluator (no GPU)."""
from pyptx.parser import parse

from bitequiv.core.affine_algebra import Affine, Opaque, canon
from bitequiv.ptx.affine import AffineEval, reqntid_of
from bitequiv.ptx.linker import DefUse
from bitequiv.ptx_reduction import ptx_header

_HEADER = ptx_header()


def _eval(body, reg, reqntid=True):
    src = (f"{_HEADER}.visible .entry k(.param .u64 .ptr .global k_param_0, .param .u32 k_param_1)\n"
           f"{'.reqntid 128' if reqntid else ''}\n{{\n.reg .b32 %r<40>;\n.reg .b64 %rd<20>;\n{body}\nret;\n}}\n")
    m = parse(src)
    f = [d for d in m.directives if getattr(d, "is_entry", False)][0]
    du = DefUse(f)
    ev = AffineEval(du, reqntid_of(f))
    return ev.of_reg(reg, len(du.insts))


def test_shl_is_multiply_by_pow2():
    v = _eval("mov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;", "%r2")
    assert isinstance(v, Affine) and canon(v) == "4*%tid.x"


def test_and_lowbit_mask_is_noop_within_range():
    # 4*tid with tid<128 spans bits [2,8]; mask 508 covers exactly those -> no-op.
    v = _eval("mov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;\nand.b32 %r3, %r2, 508;", "%r3")
    assert canon(v) == "4*%tid.x"


def test_and_partial_mask_on_tid_is_bit_basis():
    # A partial mask on tid is EXACT via the %tid bit-basis: reqntid 128 makes tid < 128, so bits
    # [0,7) cover the value exactly, and 4*tid & 12 keeps bits 2,3 = (tid & 3)*4 = 4*bit0 + 8*bit1.
    v = _eval("mov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;\nand.b32 %r3, %r2, 12;", "%r3")
    assert isinstance(v, Affine) and canon(v) == "4*%tid.x.bit0+8*%tid.x.bit1"
    # A partial mask on a NON-tid value (unknown bits) is not bit-decomposable -> stays Opaque.
    p = _eval("ld.param.b32 %r1, [k_param_1];\nand.b32 %r2, %r1, 12;", "%r2")
    assert isinstance(p, Opaque)


def test_disjoint_or_is_add():
    # 3584 = bits 9,10,11; disjoint from 4*tid's bits [2,8] -> or == add.
    v = _eval("mov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;\nor.b32 %r3, %r2, 3584;", "%r3")
    assert canon(v) == "3584+4*%tid.x"


def test_overlapping_or_is_opaque():
    # bit 2 overlaps 4*tid's possible bits -> cannot prove or==add.
    v = _eval("mov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;\nor.b32 %r3, %r2, 4;", "%r3")
    assert isinstance(v, Opaque)


def test_mad_wide_is_affine_times_const_plus_base():
    v = _eval(
        "ld.param.b64 %rd1, [k_param_0];\nmov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;\nmad.wide.u32 %rd2, %r2, 4, %rd1;",
        "%rd2")
    assert canon(v) == "16*%tid.x+1*param:k_param_0"


def test_shr_exact_when_multiple_else_opaque():
    exact = _eval("mov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;\nshr.u32 %r3, %r2, 1;", "%r3")
    assert canon(exact) == "2*%tid.x"
    # tid >> 5 (the warp index) is EXACT via the %tid bit-basis when reqntid pins tid < 128 (bits 5,6).
    warp = _eval("mov.u32 %r1, %tid.x;\nshr.u32 %r2, %r1, 5;", "%r2")
    assert isinstance(warp, Affine) and canon(warp) == "1*%tid.x.bit5+2*%tid.x.bit6"
    # ...but Opaque WITHOUT a reqntid bound: cannot prove the shifted-out low bits are all tid has.
    unbounded = _eval("mov.u32 %r1, %tid.x;\nshr.u32 %r2, %r1, 5;", "%r2", reqntid=False)
    assert isinstance(unbounded, Opaque)


def test_mul_reg_reg_is_opaque_and_structural():
    a = _eval("mov.u32 %r1, %tid.x;\nmul.lo.s32 %r2, %r1, %r1;", "%r2")
    b = _eval("mov.u32 %r9, %tid.x;\nmul.lo.s32 %r8, %r9, %r9;", "%r8")  # different reg names
    assert isinstance(a, Opaque)
    assert a.token == b.token  # structural token is register-name independent


def test_ld_param_is_base_symbol():
    v = _eval("ld.param.b64 %rd1, [k_param_0];", "%rd1")
    assert canon(v) == "1*param:k_param_0"


def test_and_mask_opaque_without_range():
    # Same arithmetic but no .reqntid -> tid range unknown -> cannot prove no-op.
    v = _eval("mov.u32 %r1, %tid.x;\nshl.b32 %r2, %r1, 2;\nand.b32 %r3, %r2, 508;", "%r3", reqntid=False)
    assert isinstance(v, Opaque)


def test_affine_value_identity_ignores_range():
    x = Affine(4, frozenset({("%tid.x", 4)}), rng=(0, 512))
    y = Affine(4, frozenset({("%tid.x", 4)}), rng=None)
    assert x == y and hash(x) == hash(y)


def test_signed_bfe_is_opaque():
    # `bfe.s32 d, a, 4, 1` SIGN-EXTENDS the single extracted bit -> 0 or -1, which is how Triton
    # turns a tid bit into an xor-swizzle mask. Modeling it as the plain 0/1 bit slice would make the
    # swizzled address provably (and wrongly) affine, so the signed form must stay opaque.
    assert isinstance(_eval("mov.u32 %r1, %tid.x;\nbfe.s32 %r2, %r1, 4, 1;", "%r2"), Opaque)
    # The unsigned form IS the plain bit slice and stays exact.
    u = _eval("mov.u32 %r1, %tid.x;\nbfe.u32 %r2, %r1, 4, 1;", "%r2")
    assert isinstance(u, Affine) and canon(u) == "1*%tid.x.bit4"


def test_symbol_operand_is_a_stable_base():
    # A bare symbol used as a value (the shared-array base) is a link-time constant, so an address
    # built on it stays affine instead of poisoning the whole expression to Opaque.
    v = _eval("mov.b32 %r1, global_smem;\nmov.u32 %r2, %tid.x;\nshl.b32 %r3, %r2, 2;\n"
              "add.s32 %r4, %r1, %r3;", "%r4")
    assert isinstance(v, Affine) and canon(v) == "4*%tid.x+1*sym:global_smem"


def test_thread_image_enumerates_the_slot_set():
    from bitequiv.ptx.affine import thread_image
    src = (f"{_HEADER}.visible .entry k(.param .u64 .ptr .global k_param_0, .param .u32 k_param_1)\n"
           ".reqntid 128\n{\n.reg .b32 %r<40>;\n.reg .b64 %rd<20>;\n"
           # a warp-leader store: slot = (tid >> 5) * 4 bytes, i.e. one slot per warp
           "mov.u32 %r1, %tid.x;\nshr.u32 %r2, %r1, 5;\nshl.b32 %r3, %r2, 2;\n"
           "mov.b32 %r4, global_smem;\nadd.s32 %r5, %r4, %r3;\n"
           # the reading warp: slot = lane * 4 bytes
           "and.b32 %r6, %r1, 31;\nshl.b32 %r7, %r6, 2;\nadd.s32 %r8, %r4, %r7;\n"
           "ret;\n}\n")
    m = parse(src)
    f = [d for d in m.directives if getattr(d, "is_entry", False)][0]
    du = DefUse(f)
    ev = AffineEval(du, reqntid_of(f))
    st = thread_image(ev, ev.of_reg("%r5", len(du.insts)))
    ld = thread_image(ev, ev.of_reg("%r8", len(du.insts)))
    base = frozenset({("sym:global_smem", 1)})
    assert st == (base, frozenset({0, 4, 8, 12}))           # 4 warps at reqntid 128
    assert ld == (base, frozenset(4 * i for i in range(32)))  # 32 lanes
    # the store slots are a subset of what the reading warp covers -> the exchange is matched
    assert st[1] <= ld[1]
