
---------- Begin Simulation Statistics ----------
final_tick                                 8268842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105949                       # Simulator instruction rate (inst/s)
host_mem_usage                                8824104                       # Number of bytes of host memory used
host_op_rate                                   198200                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   103.82                       # Real time elapsed on the host
host_tick_rate                               69526200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000003                       # Number of instructions simulated
sim_ops                                      20577858                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007218                       # Number of seconds simulated
sim_ticks                                  7218479000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13352432                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8510892                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.443696                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.443696                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            252845                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           137633                       # number of floating regfile writes
system.switch_cpus.idleCycles                  521882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       490312                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2789544                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.903927                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5606997                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1623294                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2136354                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4792079                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2419                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        30129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1967206                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     32875263                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3983703                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       865998                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      27486916                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        261224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         388950                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        275430                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          719                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       314029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       176283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          31975458                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              26999257                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609191                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          19479177                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.870149                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               27199122                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40539862                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22589462                       # number of integer regfile writes
system.switch_cpus.ipc                       0.692667                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.692667                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       512871      1.81%      1.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      21581404     76.12%     77.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        70281      0.25%     78.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        170386      0.60%     78.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        14568      0.05%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1144      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            3      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5414      0.02%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        36270      0.13%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           70      0.00%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        15023      0.05%     79.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        21055      0.07%     79.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3791      0.01%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            9      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          532      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          215      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4152084     14.64%     93.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1625290      5.73%     99.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        58027      0.20%     99.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        84481      0.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       28352920                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          256894                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       507755                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       222764                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       439564                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              430283                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015176                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          371074     86.24%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            585      0.14%     86.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            199      0.05%     86.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           372      0.09%     86.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           81      0.02%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33981      7.90%     94.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14213      3.30%     97.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3742      0.87%     98.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         6035      1.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       28013438                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     70650761                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26776493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     46494061                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           32869524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          28352920                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         5739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     14057790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       107323                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5034                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     19705194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13915076                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.037568                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.450551                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6749588     48.51%     48.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1020688      7.34%     55.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1009345      7.25%     63.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1100580      7.91%     71.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1156824      8.31%     79.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1067923      7.67%     86.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       928532      6.67%     93.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       579069      4.16%     97.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       302527      2.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13915076                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.963912                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        63032                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        53122                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4792079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1967206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        11791024                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 14436958                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   20075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1147                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       126540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1954                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       253884                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1961                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4743742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4743742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4743925                       # number of overall hits
system.cpu.dcache.overall_hits::total         4743925                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       120280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       120305                       # number of overall misses
system.cpu.dcache.overall_misses::total        120305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7009500999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7009500999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7009500999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7009500999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4864022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4864022                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4864230                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4864230                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024733                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024733                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58276.529756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58276.529756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58264.419592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58264.419592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194905                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1532                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3475                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.087770                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22608                       # number of writebacks
system.cpu.dcache.writebacks::total             22608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        75451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        75451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75451                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        44829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44829                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        44836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44836                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2573047999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2573047999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2573418999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2573418999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009216                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009216                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009217                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009217                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57396.952843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57396.952843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57396.266371                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57396.266371                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44527                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3536169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3536169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       104430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        104430                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5883018000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5883018000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3640599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3640599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.028685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56334.559035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56334.559035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        75423                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        75423                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        29007                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29007                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1463903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1463903000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50467.232047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50467.232047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1126482999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1126482999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71071.482587                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71071.482587                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1109144999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1109144999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70101.440968                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70101.440968                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          183                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           183                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          208                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          208                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.120192                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.120192                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       371000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       371000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.033654                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033654                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        53000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        53000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4991017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.569867                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.450784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1008.549216                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984911                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9772987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9772987                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2973109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2973109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2973109                       # number of overall hits
system.cpu.icache.overall_hits::total         2973109                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        97374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          97374                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        97374                       # number of overall misses
system.cpu.icache.overall_misses::total         97374                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1807969998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1807969998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1807969998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1807969998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3070483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3070483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3070483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3070483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.031713                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031713                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.031713                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031713                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18567.276665                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18567.276665                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18567.276665                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18567.276665                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2196                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.723404                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        81941                       # number of writebacks
system.cpu.icache.writebacks::total             81941                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        14794                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14794                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        14794                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14794                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        82580                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        82580                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        82580                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        82580                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1474345499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1474345499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1474345499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1474345499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.026895                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026895                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.026895                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026895                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17853.542008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17853.542008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17853.542008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17853.542008                       # average overall mshr miss latency
system.cpu.icache.replacements                  81941                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2973109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2973109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        97374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         97374                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1807969998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1807969998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3070483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3070483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.031713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031713                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18567.276665                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18567.276665                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        14794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        82580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        82580                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1474345499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1474345499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.026895                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026895                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17853.542008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17853.542008                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           963.974901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4390462                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.738282                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.776931                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   838.197970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.122829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.818553                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.941382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6223546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6223546                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7218479000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        75535                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        15480                       # number of demand (read+write) hits
system.l2.demand_hits::total                    91015                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        75535                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        15480                       # number of overall hits
system.l2.overall_hits::total                   91015                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6609                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        29047                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35656                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6609                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        29047                       # number of overall misses
system.l2.overall_misses::total                 35656                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    553191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2337788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2890979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    553191000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2337788000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2890979000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        82144                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        44527                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               126671                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        82144                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        44527                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              126671                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.080456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.652346                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281485                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.080456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.652346                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281485                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83702.678166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80482.941440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81079.734126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83702.678166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80482.941440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81079.734126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11664                       # number of writebacks
system.l2.writebacks::total                     11664                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         6609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        29047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        29047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35656                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    487101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2047318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2534419000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    487101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2047318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2534419000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.080456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.652346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.080456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.652346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281485                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73702.678166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70482.941440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71079.734126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73702.678166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70482.941440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71079.734126                       # average overall mshr miss latency
system.l2.replacements                          35533                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        81703                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            81703                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        81703                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        81703                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           50                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            50                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          292                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  292                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              309                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.055016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.055016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       339500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       339500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.055016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.055016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19970.588235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19970.588235                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1938                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1060824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1060824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.875081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78139.658220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78139.658220                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    925064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    925064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.875081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68139.658220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68139.658220                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        75535                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              75535                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    553191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    553191000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        82144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          82144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.080456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.080456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83702.678166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83702.678166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6609                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    487101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    487101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.080456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.080456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73702.678166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73702.678166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1276964000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1276964000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        29013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.533244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.533244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82539.202379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82539.202379                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1122254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1122254000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.533244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.533244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72539.202379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72539.202379                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8108.620623                       # Cycle average of tags in use
system.l2.tags.total_refs                      267345                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43725                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.114237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     282.370971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.705343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       505.712804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1633.308394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5639.523111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.061733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.199378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.688418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989822                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1893                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6050                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2061772                       # Number of tag accesses
system.l2.tags.data_accesses                  2061772                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     29042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000820780500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          690                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               83137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10982                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11664                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35656                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11664                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.668116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.444891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.658559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            318     46.09%     46.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           195     28.26%     74.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            97     14.06%     88.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           34      4.93%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           24      3.48%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      1.45%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.72%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.14%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.29%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           690                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.882609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.846731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.119488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              404     58.55%     58.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      2.75%     61.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              224     32.46%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      4.78%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      1.16%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           690                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2281984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               746496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    316.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    103.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7217490500                       # Total gap between requests
system.mem_ctrls.avgGap                     152525.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       422976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1858688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       745536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 58596277.692295014858                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 257490255.218585520983                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 103281591.592910364270                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6609                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        29047                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11664                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    214917750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    853563000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 174279383750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32518.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29385.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14941648.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       422976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1859008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2281984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       422976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       422976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       746496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       746496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6609                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        29047                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35656                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11664                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11664                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     58596278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    257534586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        316130864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     58596278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58596278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    103414584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       103414584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    103414584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     58596278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    257534586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       419545447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35651                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11649                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2061                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          719                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               400024500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             178255000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1068480750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11220.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29970.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27737                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8433                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11130                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   271.985624                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   165.815973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.506235                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4373     39.29%     39.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2883     25.90%     65.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1101      9.89%     75.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          705      6.33%     81.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          449      4.03%     85.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          310      2.79%     88.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          291      2.61%     90.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          153      1.37%     92.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          865      7.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11130                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2281664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             745536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              316.086533                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              103.281592                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        38313240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20363970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      127548960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26950860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 569771280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2261241300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    867671040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3911860650                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.923118                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2233514750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    241020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4743944250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41154960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21874380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      126999180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33856920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 569771280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2118863280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    987138720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3899658720                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.232744                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2542477250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    241020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4434981750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11664                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22021                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13576                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22080                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       105014                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       105014                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 105014                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3028480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3028480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3028480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35673                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35673    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35673                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           123826500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          189355750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4718082                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3409296                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       407697                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2842714                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2024985                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     71.234215                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          387697                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         1399                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       346718                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       120881                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       225837                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        12649                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     14049492                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       387990                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     11940561                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.575926                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.432200                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6682146     55.96%     55.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1503319     12.59%     68.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       595532      4.99%     73.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1193836     10.00%     83.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       444485      3.72%     87.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       331052      2.77%     90.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       148916      1.25%     91.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       115345      0.97%     92.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       925930      7.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     11940561                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817442                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839937                       # Number of memory references committed
system.switch_cpus.commit.loads               2617383                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478806                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447721     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584755     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817442                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       925930                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4156908                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3728944                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5162232                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        478040                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         388950                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1886876                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         26637                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       37547087                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        113460                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3979869                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1624225                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  5925                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1446                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      4750215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               20647735                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4718082                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2533563                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               8697584                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          829478                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         6043                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        46107                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          362                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3070484                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        136341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     13915076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.896759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.502740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          7464866     53.65%     53.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           421678      3.03%     56.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           332352      2.39%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           334971      2.41%     61.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           503913      3.62%     65.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           480498      3.45%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           381500      2.74%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           452193      3.25%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          3543105     25.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     13915076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.326806                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.430200                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             3079298                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 37367                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              334840                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2174685                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         5296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          719                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         744650                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          171                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2766                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8268842000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         388950                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          4491996                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2788962                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        13972                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5262977                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        968197                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       35859967                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         15243                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         310361                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          38404                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         570315                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           31                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     41820362                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            92121823                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         56721655                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            401736                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061476                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         19758844                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             712                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          703                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1270339                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 43875611                       # The number of ROB reads
system.switch_cpus.rob.writes                67717082                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817442                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            111593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        81941                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45788                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             309                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15514                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15514                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         82580                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29013                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       246665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       134199                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                380864                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10501440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4296640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14798080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35969                       # Total snoops (count)
system.tol2bus.snoopTraffic                    774400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           162949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019472                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138489                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159783     98.06%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3159      1.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             162949                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8268842000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          231491499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         123902435                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66956976                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
