
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/zeusmp_600B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2573841 heartbeat IPC: 3.88524 cumulative IPC: 3.88524 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2573841 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 7450650 heartbeat IPC: 2.05052 cumulative IPC: 2.05052 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 12888397 heartbeat IPC: 1.839 cumulative IPC: 1.93901 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 18411888 heartbeat IPC: 1.81045 cumulative IPC: 1.89417 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23881882 heartbeat IPC: 1.82816 cumulative IPC: 1.87723 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 29388767 heartbeat IPC: 1.81591 cumulative IPC: 1.86463 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 34898143 heartbeat IPC: 1.81509 cumulative IPC: 1.85619 (Simulation time: 0 hr 5 min 6 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 40407350 heartbeat IPC: 1.81514 cumulative IPC: 1.85021 (Simulation time: 0 hr 6 min 1 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 45917636 heartbeat IPC: 1.81479 cumulative IPC: 1.84571 (Simulation time: 0 hr 6 min 53 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 51428857 heartbeat IPC: 1.81448 cumulative IPC: 1.84219 (Simulation time: 0 hr 7 min 43 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 56933658 heartbeat IPC: 1.8166 cumulative IPC: 1.83959 (Simulation time: 0 hr 8 min 28 sec) 
Finished CPU 0 instructions: 100000002 cycles: 54359817 cumulative IPC: 1.83959 (Simulation time: 0 hr 8 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83959 instructions: 100000002 cycles: 54359817
cpu0_DTLB TOTAL     ACCESS:   17106936  HIT:   16951567  MISS:     155369
cpu0_DTLB LOAD      ACCESS:   12988080  HIT:   12859753  MISS:     128327
cpu0_DTLB RFO       ACCESS:    4118856  HIT:    4091814  MISS:      27042
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.4618 cycles
cpu0_ITLB TOTAL     ACCESS:    2610480  HIT:    2610477  MISS:          3
cpu0_ITLB LOAD      ACCESS:    2610480  HIT:    2610477  MISS:          3
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 368.667 cycles
cpu0_L1I TOTAL     ACCESS:    5803783  HIT:    5803680  MISS:        103
cpu0_L1I LOAD      ACCESS:    5803783  HIT:    5803680  MISS:        103
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 245.379 cycles
cpu0_STLB TOTAL     ACCESS:     155372  HIT:     150381  MISS:       4991
cpu0_STLB LOAD      ACCESS:     128330  HIT:     123391  MISS:       4939
cpu0_STLB RFO       ACCESS:      27042  HIT:      26990  MISS:         52
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 193.101 cycles
cpu0_L1D TOTAL     ACCESS:   20410798  HIT:   20089881  MISS:     320917
cpu0_L1D LOAD      ACCESS:   13173785  HIT:   12856642  MISS:     317143
cpu0_L1D RFO       ACCESS:    7232023  HIT:    7228576  MISS:       3447
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       4990  HIT:       4663  MISS:        327
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 184.79 cycles
cpu0_L2C TOTAL     ACCESS:     383990  HIT:      66698  MISS:     317292
cpu0_L2C LOAD      ACCESS:     317246  HIT:       3425  MISS:     313821
cpu0_L2C RFO       ACCESS:       3447  HIT:          1  MISS:       3446
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      62970  HIT:      62970  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        327  HIT:        302  MISS:         25
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 175.839 cycles
LLC TOTAL     ACCESS:     380235  HIT:      11585  MISS:     368650
LLC LOAD      ACCESS:     313821  HIT:       2245  MISS:     311576
LLC RFO       ACCESS:       3446  HIT:          0  MISS:       3446
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      62943  HIT:       9325  MISS:      53618
LLC TRANSLATION ACCESS:         25  HIT:         15  MISS:         10
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 133.268 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      60968  ROW_BUFFER_MISS:     254065
 DBUS AVG_CONGESTED_CYCLE:    3.74052
 WQ ROW_BUFFER_HIT:      21028  ROW_BUFFER_MISS:      40210  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.8332% MPKI: 1.13776 Average ROB Occupancy at Mispredict: 151.965
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.13771
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

