Analysis & Synthesis report for Helloworld
Fri Nov 17 22:38:04 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|state
  9. State Machine - |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer
 18. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component
 19. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated
 20. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p
 21. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p
 22. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_fic:wrptr_gp
 23. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram
 24. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 25. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe6
 26. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 27. Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe9
 28. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated
 29. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
 30. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 31. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
 32. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
 35. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for DE0_SOPC:u0|jtag_uart:the_jtag_uart
 38. Source assignments for DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 39. Source assignments for DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 40. Source assignments for DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated
 41. Source assignments for DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch
 42. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst
 43. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1
 44. Source assignments for sld_hub:sld_hub_inst
 45. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 46. Parameter Settings for User Entity Instance: DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0
 47. Parameter Settings for User Entity Instance: DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer
 48. Parameter Settings for User Entity Instance: DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf
 50. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 52. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 54. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 56. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 57. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 58. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 59. Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
 60. Parameter Settings for User Entity Instance: DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 61. Parameter Settings for User Entity Instance: DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 62. Parameter Settings for User Entity Instance: DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 63. Parameter Settings for User Entity Instance: DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram
 64. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
 65. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 66. dcfifo Parameter Settings by Entity Instance
 67. scfifo Parameter Settings by Entity Instance
 68. altsyncram Parameter Settings by Entity Instance
 69. Port Connectivity Checks: "DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch"
 70. Port Connectivity Checks: "DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
 71. Port Connectivity Checks: "DE0_SOPC:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
 72. Port Connectivity Checks: "DE0_SOPC:u0|can_opener_0:the_can_opener_0|can_opener:can_opener_0"
 73. Port Connectivity Checks: "DE0_SOPC:u0"
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 17 22:38:04 2017   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Helloworld                              ;
; Top-level Entity Name              ; DE0_TOP                                 ;
; Family                             ; Cyclone III                             ;
; Total logic elements               ; 2,024                                   ;
;     Total combinational functions  ; 1,767                                   ;
;     Dedicated logic registers      ; 1,149                                   ;
; Total registers                    ; 1149                                    ;
; Total pins                         ; 133                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 292,864                                 ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C16F484C6       ;                    ;
; Top-level entity name                                          ; DE0_TOP            ; Helloworld         ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+-------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ;
+-------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; DE0_TOP.v                                       ; yes             ; User Verilog HDL File        ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/DE0_TOP.v                       ;
; freq_div.vhd                                    ; yes             ; User VHDL File               ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/freq_div.vhd                    ;
; ../../03_InterfazCAN/Buffer/buffer_fifo.vhd     ; yes             ; User VHDL File               ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/buffer_fifo.vhd              ;
; ../../03_InterfazCAN/Buffer/controlador_can.vhd ; yes             ; User VHDL File               ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/controlador_can.vhd          ;
; ../../03_InterfazCAN/Buffer/fifo80.vhd          ; yes             ; User Wizard-Generated File   ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/03_InterfazCAN/Buffer/fifo80.vhd                   ;
; ip/Can_Opener/can_opener.vhd                    ; yes             ; User VHDL File               ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/ip/Can_Opener/can_opener.vhd    ;
; can_opener_0.vhd                                ; yes             ; User VHDL File               ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/can_opener_0.vhd                ;
; DE0_SOPC.v                                      ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/DE0_SOPC.v                      ;
; dcfifo.tdf                                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf                                         ;
; lpm_counter.inc                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc                                    ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;
; altdpram.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                       ;
; a_graycounter.inc                               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_graycounter.inc                                  ;
; a_fefifo.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_fefifo.inc                                       ;
; a_gray2bin.inc                                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_gray2bin.inc                                     ;
; dffpipe.inc                                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffpipe.inc                                        ;
; alt_sync_fifo.inc                               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_sync_fifo.inc                                  ;
; lpm_compare.inc                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc                                    ;
; altsyncram_fifo.inc                             ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram_fifo.inc                                ;
; aglobal90.inc                                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                      ;
; db/dcfifo_a6m1.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/dcfifo_a6m1.tdf              ;
; db/a_graycounter_k47.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/a_graycounter_k47.tdf        ;
; db/a_graycounter_gic.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/a_graycounter_gic.tdf        ;
; db/a_graycounter_fic.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/a_graycounter_fic.tdf        ;
; db/altsyncram_cb11.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/altsyncram_cb11.tdf          ;
; db/alt_synch_pipe_kkd.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/alt_synch_pipe_kkd.tdf       ;
; db/dffpipe_jd9.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/dffpipe_jd9.tdf              ;
; db/alt_synch_pipe_lkd.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/alt_synch_pipe_lkd.tdf       ;
; db/dffpipe_kd9.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/dffpipe_kd9.tdf              ;
; db/cmpr_656.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/cmpr_656.tdf                 ;
; cpu.v                                           ; yes             ; Encrypted Altera IP File     ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/cpu.v                           ;
; cpu_test_bench.v                                ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/cpu_test_bench.v                ;
; altsyncram.tdf                                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                     ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;
; lpm_mux.inc                                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                        ;
; lpm_decode.inc                                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                     ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;
; altrom.inc                                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                                         ;
; altram.inc                                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                                         ;
; altqpram.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                       ;
; db/altsyncram_rj22.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/altsyncram_rj22.tdf          ;
; db/altsyncram_6472.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/altsyncram_6472.tdf          ;
; cpu_oci_test_bench.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/cpu_oci_test_bench.v            ;
; db/altsyncram_n802.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/altsyncram_n802.tdf          ;
; cpu_jtag_debug_module_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/cpu_jtag_debug_module_wrapper.v ;
; cpu_jtag_debug_module_tck.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/cpu_jtag_debug_module_tck.v     ;
; altera_std_synchronizer.v                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;
; cpu_jtag_debug_module_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/cpu_jtag_debug_module_sysclk.v  ;
; sld_virtual_jtag_basic.v                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                           ;
; jtag_uart.v                                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/jtag_uart.v                     ;
; scfifo.tdf                                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf                                         ;
; a_regfifo.inc                                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_regfifo.inc                                      ;
; a_dpfifo.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;
; a_i2fifo.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;
; a_fffifo.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_fffifo.inc                                       ;
; a_f2fifo.inc                                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;
; db/scfifo_aq21.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/scfifo_aq21.tdf              ;
; db/a_dpfifo_h031.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/a_dpfifo_h031.tdf            ;
; db/a_fefifo_7cf.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/a_fefifo_7cf.tdf             ;
; db/cntr_4n7.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/cntr_4n7.tdf                 ;
; db/dpram_ek21.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/dpram_ek21.tdf               ;
; db/altsyncram_i0m1.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/altsyncram_i0m1.tdf          ;
; db/cntr_omb.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/cntr_omb.tdf                 ;
; alt_jtag_atlantic.v                             ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                ;
; onchip_memory2.v                                ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/onchip_memory2.v                ;
; db/altsyncram_63c1.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/db/altsyncram_63c1.tdf          ;
; pio_led.v                                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/pio_led.v                       ;
; pzdyqx.vhd                                      ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/pzdyqx.vhd                                         ;
; sld_hub.vhd                                     ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd                                        ;
; sld_rom_sr.vhd                                  ; yes             ; Encrypted Megafunction       ; c:/altera/90/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;
+-------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,024          ;
;                                             ;                ;
; Total combinational functions               ; 1767           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 859            ;
;     -- 3 input functions                    ; 505            ;
;     -- <=2 input functions                  ; 403            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1555           ;
;     -- arithmetic mode                      ; 212            ;
;                                             ;                ;
; Total registers                             ; 1149           ;
;     -- Dedicated logic registers            ; 1149           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 133            ;
; Total memory bits                           ; 292864         ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 820            ;
; Total fan-out                               ; 13631          ;
; Average fan-out                             ; 3.95           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                    ; 1767 (2)          ; 1149 (0)     ; 292864      ; 0            ; 0       ; 0         ; 133  ; 0            ; |DE0_TOP                                                                                                                                                                                                                                            ; work         ;
;    |DE0_SOPC:u0|                                                                            ; 1507 (1)          ; 989 (0)      ; 292864      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0                                                                                                                                                                                                                                ; work         ;
;       |DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch                                                                                                                                                     ; work         ;
;       |can_opener_0:the_can_opener_0|                                                       ; 334 (0)           ; 355 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0                                                                                                                                                                                                  ; work         ;
;          |FREQ_DIV:can_clock_0|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0                                                                                                                                                                             ; work         ;
;          |buffer_fifo:buffer_fifo_0|                                                        ; 253 (0)           ; 315 (0)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0                                                                                                                                                                        ; work         ;
;             |controlador_can:inst_buffer|                                                   ; 217 (217)         ; 241 (241)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer                                                                                                                                            ; work         ;
;             |fifo80:inst_fifo|                                                              ; 36 (0)            ; 74 (0)       ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo                                                                                                                                                       ; work         ;
;                |dcfifo:dcfifo_component|                                                    ; 36 (0)            ; 74 (0)       ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component                                                                                                                               ; work         ;
;                   |dcfifo_a6m1:auto_generated|                                              ; 36 (6)            ; 74 (18)      ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated                                                                                                    ; work         ;
;                      |a_graycounter_fic:wrptr_gp|                                           ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_fic:wrptr_gp                                                                         ; work         ;
;                      |a_graycounter_k47:rdptr_g1p|                                          ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p                                                                        ; work         ;
;                      |alt_synch_pipe_kkd:rs_dgwp|                                           ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                                                                         ; work         ;
;                         |dffpipe_jd9:dffpipe6|                                              ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe6                                                    ; work         ;
;                      |alt_synch_pipe_lkd:ws_dgrp|                                           ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                                                                         ; work         ;
;                         |dffpipe_kd9:dffpipe9|                                              ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe9                                                    ; work         ;
;                      |altsyncram_cb11:fifo_ram|                                             ; 0 (0)             ; 0 (0)        ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram                                                                           ; work         ;
;                      |cmpr_656:rdempty_eq_comp|                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:rdempty_eq_comp                                                                           ; work         ;
;                      |cmpr_656:wrfull_eq_comp|                                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:wrfull_eq_comp                                                                            ; work         ;
;          |can_opener:can_opener_0|                                                          ; 72 (72)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|can_opener:can_opener_0                                                                                                                                                                          ; work         ;
;       |can_opener_0_avalon_slave_0_arbitrator:the_can_opener_0_avalon_slave_0|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|can_opener_0_avalon_slave_0_arbitrator:the_can_opener_0_avalon_slave_0                                                                                                                                                         ; work         ;
;       |cpu:the_cpu|                                                                         ; 863 (662)         ; 485 (303)    ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu                                                                                                                                                                                                                    ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                  ; 201 (11)          ; 181 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|               ; 90 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|              ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                    ; 80 (80)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                 ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                   ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                         ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                      |altsyncram_6472:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated          ; work         ;
;          |cpu_rf_module:cpu_rf|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram                                                                                                                                                                     ; work         ;
;                |altsyncram_rj22:auto_generated|                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated                                                                                                                                      ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                      ; 98 (98)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                          ; 30 (30)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ; work         ;
;       |jtag_uart:the_jtag_uart|                                                             ; 142 (40)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                    ; 51 (51)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ; work         ;
;             |scfifo:rfifo|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ; work         ;
;                |scfifo_aq21:auto_generated|                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                              ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_omb:wr_ptr|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ; work         ;
;                      |dpram_ek21:FIFOram|                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ; work         ;
;             |scfifo:wfifo|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ; work         ;
;                |scfifo_aq21:auto_generated|                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                      ; work         ;
;                   |a_dpfifo_h031:dpfifo|                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                              ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                         |cntr_4n7:count_usedw|                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                    ; work         ;
;                      |cntr_omb:rd_ptr_count|                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                           ; work         ;
;                      |cntr_omb:wr_ptr|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                 ; work         ;
;                      |dpram_ek21:FIFOram|                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                              ; work         ;
;                         |altsyncram_i0m1:altsyncram1|                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                  ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ; work         ;
;       |onchip_memory2:the_onchip_memory2|                                                   ; 1 (1)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2                                                                                                                                                                                              ; work         ;
;          |altsyncram:the_altsyncram|                                                        ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                    ; work         ;
;             |altsyncram_63c1:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated                                                                                                                                     ; work         ;
;       |onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|                                  ; 26 (26)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1                                                                                                                                                                             ; work         ;
;       |pio_led:the_pio_led|                                                                 ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|pio_led:the_pio_led                                                                                                                                                                                                            ; work         ;
;       |pio_led_s1_arbitrator:the_pio_led_s1|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:u0|pio_led_s1_arbitrator:the_pio_led_s1                                                                                                                                                                                           ; work         ;
;    |pzdyqx:nabboc|                                                                          ; 118 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pzdyqx:nabboc                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                        ; 118 (9)           ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                 ; work         ;
;          |CJQJ5354:TWMW7206|                                                                ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                               ; work         ;
;          |MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|                    ; 54 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1                                                                                                                                   ; work         ;
;             |CJQJ5354:AJQA6937|                                                             ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                 ; work         ;
;          |PZMU7345:HHRH5434|                                                                ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                               ; work         ;
;          |VELJ8121:JDCF0099|                                                                ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                               ; work         ;
;    |sld_hub:sld_hub_inst|                                                                   ; 140 (100)         ; 88 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:sld_hub_inst                                                                                                                                                                                                                       ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                             ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                               ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                             ; work         ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 256          ; 80           ; 256          ; 80           ; 20480  ; None                            ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram.mif                  ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; onchip_memory2.hex              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|state                                                                               ;
+-----------------------------+-----------------------+------------------------+---------------+----------------+-------------------+---------------------+-----------------------------+----------------------+
; Name                        ; state.guardar_mensaje ; state.lee_end_of_frame ; state.lee_crc ; state.lee_data ; state.lee_control ; state.lee_arbitraje ; state.espera_start_of_frame ; state.estado_inicial ;
+-----------------------------+-----------------------+------------------------+---------------+----------------+-------------------+---------------------+-----------------------------+----------------------+
; state.estado_inicial        ; 0                     ; 0                      ; 0             ; 0              ; 0                 ; 0                   ; 0                           ; 0                    ;
; state.espera_start_of_frame ; 0                     ; 0                      ; 0             ; 0              ; 0                 ; 0                   ; 1                           ; 1                    ;
; state.lee_arbitraje         ; 0                     ; 0                      ; 0             ; 0              ; 0                 ; 1                   ; 0                           ; 1                    ;
; state.lee_control           ; 0                     ; 0                      ; 0             ; 0              ; 1                 ; 0                   ; 0                           ; 1                    ;
; state.lee_data              ; 0                     ; 0                      ; 0             ; 1              ; 0                 ; 0                   ; 0                           ; 1                    ;
; state.lee_crc               ; 0                     ; 0                      ; 1             ; 0              ; 0                 ; 0                   ; 0                           ; 1                    ;
; state.lee_end_of_frame      ; 0                     ; 1                      ; 0             ; 0              ; 0                 ; 0                   ; 0                           ; 1                    ;
; state.guardar_mensaje       ; 1                     ; 0                      ; 0             ; 0              ; 0                 ; 0                   ; 0                           ; 1                    ;
+-----------------------------+-----------------------+------------------------+---------------+----------------+-------------------+---------------------+-----------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|data_out                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                    ; Latch Enable Signal                                                                                       ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------+
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|largo_data[3] ; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector4 ; yes                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|largo_data[4] ; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector4 ; yes                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|largo_data[5] ; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector4 ; yes                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|largo_data[6] ; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|Selector4 ; yes                    ;
; Number of user-specified and inferred latches = 4                                                             ;                                                                                                           ;                        ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|d1_reasons_to_wait                                                                                                          ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[1..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|W_ipending_reg[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|R_ctrl_custom                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                            ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                     ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1..31]                                                                   ; Stuck at VCC due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[1..31]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa0           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa1           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa2           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa3           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa4           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa5           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa6           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa7           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa8           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|parity_ff              ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                         ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_slavearbiterlockenable                                                                                    ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                        ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_share_counter                                                                                         ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1                                                           ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1                                                                  ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_saved_chosen_master_vector[1]                                                                             ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_reg_firsttransfer                                                                                         ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter                                                                             ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                               ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                      ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                 ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                             ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_addend[0]                                                                                             ; Merged with DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_addend[1]     ;
; DE0_SOPC:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11,23..30]                                                                                  ; Merged with DE0_SOPC:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31] ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                   ; Merged with DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait          ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                          ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                            ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_saved_chosen_master_vector[0]                                                                             ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|calculador_crc[15]                                                                         ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~24  ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~25  ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~26  ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                    ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                         ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                         ;
; Total Number of Removed Registers = 235                                                                                                                                                    ;                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break,              ;
;                                                                                                                     ; due to stuck port data_in ; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype            ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_slavearbiterlockenable             ; Stuck at GND              ; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_saved_chosen_master_vector[1],            ;
;                                                                                                                     ; due to stuck port data_in ; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_saved_chosen_master_vector[0]             ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[30]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[30]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[29]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[29]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[28]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[28]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[27]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[27]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[26]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[26]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[25]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[25]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[24]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[24]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[23]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[23]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[22]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[22]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[21]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[21]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[20]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[20]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[19]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[19]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[18]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[18]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[17]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[17]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[16]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[16]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[15]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[15]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[14]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[14]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[13]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[13]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[12]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[12]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[11]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[11]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[10]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[10]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[9]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[9]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[8]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[8]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[7]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[7]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[6]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[6]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[5]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[5]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[4]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[4]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[3]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[3]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[2]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[2]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[1]                                                                            ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[1]                                                                               ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1        ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state          ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|d1_reasons_to_wait                                   ; Stuck at GND              ; DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_reg_firsttransfer                         ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu:the_cpu|W_ienable_reg[31]                                                                           ; Stuck at GND              ; DE0_SOPC:u0|cpu:the_cpu|W_control_rd_data[31]                                                                              ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable ; Stuck at GND              ; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1] ;
;                                                                                                                     ; due to stuck port data_in ;                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1149  ;
; Number of registers using Synchronous Clear  ; 139   ;
; Number of registers using Synchronous Load   ; 145   ;
; Number of registers using Asynchronous Clear ; 640   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 639   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_SOPC:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest                                                                                           ; 13      ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                       ; 11      ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|t_dav                                                                                                                                        ; 3       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                               ; 2       ;
; DE0_SOPC:u0|cpu:the_cpu|i_read~reg0                                                                                                                                              ; 6       ;
; DE0_SOPC:u0|cpu:the_cpu|F_pc[13]                                                                                                                                                 ; 5       ;
; DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                       ; 5       ;
; DE0_SOPC:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                           ; 9       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                           ; 2       ;
; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                             ; 4       ;
; DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                           ; 1       ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p|counter_ffa0 ; 4       ;
; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p|parity_ff    ; 1       ;
; sld_hub:sld_hub_inst|tdo                                                                                                                                                         ; 2       ;
; Total number of inverted registers = 14                                                                                                                                          ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|fifo_data[24]                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[0]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|d_byteenable[1]~reg0                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|E_src2[0]                                                                                                                                                      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|E_src1[29]                                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|E_src1[16]                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|E_shift_rot_result[15]                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|D_iw[20]                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|av_ld_byte0_data[4]                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|av_ld_byte1_data[6]                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_arbitraje[1]                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_control[1]                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_data[6]                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_crc[2]                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_unos_para_stuffing[3]                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|contador_de_ceros_para_stuffing[6]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|calculador_crc[13]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer|calculador_crc[0]                                                                      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|can_opener:can_opener_0|slave_readdata[21]                                                                                                   ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|can_opener_0:the_can_opener_0|can_opener:can_opener_0|slave_readdata[7]                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|W_alu_result[0]                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|E_src2[20]                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[19]                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[8]                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|d_writedata[29]~reg0                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|W_alu_result[20]                                                                                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|F_pc[8]                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|d_byteenable[2]~reg0                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[7]                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|E_logic_result[3]                                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|W_wr_data[30]                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_TOP|DE0_SOPC:u0|cpu:the_cpu|D_dst_regnum[0]                                                                                                                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |DE0_TOP|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|shadow_irf_reg[3][4]                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                       ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer ;
+--------------------------+---------+------+----------------------------------------------------------------------------+
; Assignment               ; Value   ; From ; To                                                                         ;
+--------------------------+---------+------+----------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; state                                                                      ;
+--------------------------+---------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated         ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; Assignment                            ; Value                                                                             ; From            ; To                       ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                                                                               ; -               ; -                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                                                                               ; -               ; -                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                                                                               ; -               ; -                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2                                                                                 ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; d101                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; d102                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL             ; s102                                                                              ; -               ; -                        ;
; CUT                                   ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a ;
; SDC_STATEMENT                         ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe9|dffe10a*         ; -               ; -                        ;
; CUT                                   ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a  ;
; SDC_STATEMENT                         ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a*  ; -               ; -                        ;
+---------------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                              ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_fic:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                             ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                              ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                 ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                        ;
+---------------------------+----------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                         ;
+-----------------------------+----------------------------------------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                              ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                          ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                            ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; enable_action_strobe                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; update_jdo_strobe                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                                     ;
+---------------------------+-----------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                    ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                    ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|jtag_uart:the_jtag_uart  ;
+---------------------------+---------------------+------+----+
; Assignment                ; Value               ; From ; To ;
+---------------------------+---------------------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -  ;
+---------------------------+---------------------+------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch ;
+---------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                           ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                      ;
; CUT                       ; ON    ; *    ; data_in_d1                                                         ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                         ;
+---------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; POWER_UP_LEVEL               ; LOW   ; -    ; -                   ;
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -                   ;
; MESSAGE_DISABLE              ; 17048 ; -    ; -                   ;
+------------------------------+-------+------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1 ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                  ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------+
; CUT        ; ON    ; -    ; EPEO2888_7                                                                                          ;
; CUT        ; ON    ; -    ; lcell:LJMV0916_0                                                                                    ;
; CUT        ; ON    ; -    ; EPEO2888_0                                                                                          ;
; CUT        ; ON    ; -    ; EPEO2888_1                                                                                          ;
; CUT        ; ON    ; -    ; EPEO2888_2                                                                                          ;
; CUT        ; ON    ; -    ; EPEO2888_3                                                                                          ;
; CUT        ; ON    ; -    ; EPEO2888_4                                                                                          ;
; CUT        ; ON    ; -    ; EPEO2888_5                                                                                          ;
; CUT        ; ON    ; -    ; EPEO2888_6                                                                                          ;
; CUT        ; ON    ; -    ; lcell:WCRO7487_0                                                                                    ;
+------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; largo          ; 80    ; Signed Integer                                                                          ;
; largo_estado   ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------+
; largo_max_data              ; 64    ; Signed Integer                                                                                         ;
; largo                       ; 80    ; Signed Integer                                                                                         ;
; unos_end_of_frame           ; 7     ; Signed Integer                                                                                         ;
; largo_registro_control      ; 6     ; Signed Integer                                                                                         ;
; largo_registro_crc          ; 15    ; Signed Integer                                                                                         ;
; largo_registro_end_of_frame ; 2     ; Signed Integer                                                                                         ;
; max_stuffing                ; 5     ; Signed Integer                                                                                         ;
; largo_contadores            ; 127   ; Signed Integer                                                                                         ;
; largo_calculador_crc        ; 16    ; Signed Integer                                                                                         ;
; cnt_estados                 ; 4     ; Signed Integer                                                                                         ;
; largo_registro_arbitraje    ; 12    ; Signed Integer                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                    ;
; LPM_WIDTH               ; 80          ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_a6m1 ; Untyped                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf ;
+----------------+----------------+---------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                    ;
+----------------+----------------+---------------------------------------------------------+
; lpm_file       ; cpu_rf_ram.mif ; String                                                  ;
+----------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; cpu_rf_ram.mif       ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rj22      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                               ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                             ;
+----------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                     ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_6472                 ; Untyped                                                                                                                                                                  ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                               ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                  ;
; lpm_width               ; 8           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                              ;
+-------------------------+----------------------------------+-------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                    ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                   ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                            ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                    ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                    ;
; RESERVED                ; 0                                ; Signed Integer                                                    ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                    ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                    ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                    ;
+-------------------------+----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; onchip_memory2.hex   ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_63c1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc     ;
+----------------+----------------------------------+----------------+
; Parameter Name ; Value                            ; Type           ;
+----------------+----------------------------------+----------------+
; pzdyqx0        ; 10                               ; Untyped        ;
; pzdyqx9        ; 1                                ; Signed Integer ;
; SLD_NODE_INFO  ; 552448                           ; Signed Integer ;
; pzdyqx5        ; 1                                ; Untyped        ;
; pzdyqx6        ; 01101010111101110000000010100010 ; Untyped        ;
; pzdyqx1        ; 3600                             ; Untyped        ;
; pzdyqx3        ; 12                               ; Untyped        ;
; pzdyqx2        ; 0                                ; Untyped        ;
; pzdyqx4        ; 1                                ; Untyped        ;
+----------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                                                         ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                            ; Type            ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                                                      ; Untyped         ;
; n_nodes                  ; 3                                                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                                                ; Untyped         ;
; node_info                ; 000000000000100001101110000000000000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                ; Signed Integer  ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                            ;
; Entity Instance            ; DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                   ;
;     -- LPM_WIDTH           ; 80                                                                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                           ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                      ;
+----------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                          ;
; Entity Instance            ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
; Entity Instance            ; DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                               ;
;     -- lpm_width           ; 8                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                        ;
;     -- USE_EAB             ; ON                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                      ;
; Entity Instance                           ; DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                               ;
; Entity Instance                           ; DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch" ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clrn           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                              ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:u0|can_opener_0:the_can_opener_0|can_opener:can_opener_0"                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; can_estado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:u0"                                                                                                                                                            ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; can_address_to_the_can_opener_0 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; can_data_to_the_can_opener_0    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; can_length_to_the_can_opener_0  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fifo_empty_to_the_can_opener_0  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fifo_full_to_the_can_opener_0   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fifo_read_from_the_can_opener_0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Nov 17 22:37:46 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Helloworld -c Helloworld
Info: Found 1 design units, including 1 entities, in source file DE0_TOP.v
    Info: Found entity 1: DE0_TOP
Info: Found 3 design units, including 1 entities, in source file freq_div.vhd
    Info: Found design unit 1: PK_FREQ_DIV
    Info: Found design unit 2: FREQ_DIV-synth
    Info: Found entity 1: FREQ_DIV
Info: Found 2 design units, including 1 entities, in source file ../../03_InterfazCAN/Buffer/buffer_fifo.vhd
    Info: Found design unit 1: buffer_fifo-arq_buffer_fifo
    Info: Found entity 1: buffer_fifo
Info: Found 2 design units, including 1 entities, in source file ../../03_InterfazCAN/Buffer/controlador_can.vhd
    Info: Found design unit 1: controlador_can-arq_cc
    Info: Found entity 1: controlador_can
Info: Found 2 design units, including 1 entities, in source file ../../03_InterfazCAN/Buffer/fifo80.vhd
    Info: Found design unit 1: fifo80-SYN
    Info: Found entity 1: fifo80
Info: Found 2 design units, including 1 entities, in source file ip/Can_Opener/can_opener.vhd
    Info: Found design unit 1: can_opener-rtl
    Info: Found entity 1: can_opener
Info: Found 2 design units, including 1 entities, in source file can_opener_0.vhd
    Info: Found design unit 1: can_opener_0-rtl
    Info: Found entity 1: can_opener_0
Info: Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "LEDG[9]" at DE0_TOP.v(93) has no driver
Warning (10034): Output port "UART_TXD" at DE0_TOP.v(95) has no driver
Warning (10034): Output port "UART_CTS" at DE0_TOP.v(97) has no driver
Warning (10034): Output port "GPIO0_CLKOUT[1]" at DE0_TOP.v(101) has no driver
Warning (10034): Output port "GPIO0_CLKOUT[0]" at DE0_TOP.v(101) has no driver
Warning (10034): Output port "GPIO1_CLKOUT[1]" at DE0_TOP.v(104) has no driver
Warning (10034): Output port "GPIO1_CLKOUT[0]" at DE0_TOP.v(104) has no driver
Warning: Using design file DE0_SOPC.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project
    Info: Found entity 1: can_opener_0_avalon_slave_0_arbitrator
    Info: Found entity 2: cpu_jtag_debug_module_arbitrator
    Info: Found entity 3: cpu_data_master_arbitrator
    Info: Found entity 4: cpu_instruction_master_arbitrator
    Info: Found entity 5: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 6: onchip_memory2_s1_arbitrator
    Info: Found entity 7: pio_led_s1_arbitrator
    Info: Found entity 8: DE0_SOPC_reset_clk_0_domain_synch_module
    Info: Found entity 9: DE0_SOPC
Info: Elaborating entity "DE0_SOPC" for hierarchy "DE0_SOPC:u0"
Info: Elaborating entity "can_opener_0_avalon_slave_0_arbitrator" for hierarchy "DE0_SOPC:u0|can_opener_0_avalon_slave_0_arbitrator:the_can_opener_0_avalon_slave_0"
Info: Elaborating entity "can_opener_0" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0"
Warning (10541): VHDL Signal Declaration warning at can_opener_0.vhd(26): used implicit default value for signal "can_estado" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at can_opener_0.vhd(29): used implicit default value for signal "fifo_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "can_opener" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|can_opener:can_opener_0"
Warning (10541): VHDL Signal Declaration warning at can_opener.vhd(27): used implicit default value for signal "can_estado" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "buffer_fifo" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0"
Info: Elaborating entity "controlador_can" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|controlador_can:inst_buffer"
Warning (10631): VHDL Process Statement warning at controlador_can.vhd(82): inferring latch(es) for signal or variable "largo_data", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "largo_data[0]" at controlador_can.vhd(82)
Info (10041): Inferred latch for "largo_data[1]" at controlador_can.vhd(82)
Info (10041): Inferred latch for "largo_data[2]" at controlador_can.vhd(82)
Info (10041): Inferred latch for "largo_data[3]" at controlador_can.vhd(82)
Info (10041): Inferred latch for "largo_data[4]" at controlador_can.vhd(82)
Info (10041): Inferred latch for "largo_data[5]" at controlador_can.vhd(82)
Info (10041): Inferred latch for "largo_data[6]" at controlador_can.vhd(82)
Info: Elaborating entity "fifo80" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "80"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_a6m1.tdf
    Info: Found entity 1: dcfifo_a6m1
Info: Elaborating entity "dcfifo_a6m1" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_k47.tdf
    Info: Found entity 1: a_graycounter_k47
Info: Elaborating entity "a_graycounter_k47" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_k47:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_gic.tdf
    Info: Found entity 1: a_graycounter_gic
Info: Elaborating entity "a_graycounter_gic" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf
    Info: Found entity 1: a_graycounter_fic
Info: Elaborating entity "a_graycounter_fic" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_fic:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cb11.tdf
    Info: Found entity 1: altsyncram_cb11
Info: Elaborating entity "altsyncram_cb11" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|altsyncram_cb11:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info: Found entity 1: alt_synch_pipe_kkd
Info: Elaborating entity "alt_synch_pipe_kkd" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info: Found entity 1: alt_synch_pipe_lkd
Info: Elaborating entity "alt_synch_pipe_lkd" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info: Found entity 1: dffpipe_kd9
Info: Elaborating entity "dffpipe_kd9" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe9"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_656.tdf
    Info: Found entity 1: cmpr_656
Info: Elaborating entity "cmpr_656" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|cmpr_656:rdempty_eq_comp"
Info: Elaborating entity "FREQ_DIV" for hierarchy "DE0_SOPC:u0|can_opener_0:the_can_opener_0|FREQ_DIV:can_clock_0"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "DE0_SOPC:u0|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "DE0_SOPC:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Found 21 design units, including 21 entities, in source file cpu.v
    Info: Found entity 1: cpu_rf_module
    Info: Found entity 2: cpu_nios2_oci_debug
    Info: Found entity 3: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 4: cpu_nios2_ocimem
    Info: Found entity 5: cpu_nios2_avalon_reg
    Info: Found entity 6: cpu_nios2_oci_break
    Info: Found entity 7: cpu_nios2_oci_xbrk
    Info: Found entity 8: cpu_nios2_oci_dbrk
    Info: Found entity 9: cpu_nios2_oci_itrace
    Info: Found entity 10: cpu_nios2_oci_td_mode
    Info: Found entity 11: cpu_nios2_oci_dtrace
    Info: Found entity 12: cpu_nios2_oci_compute_tm_count
    Info: Found entity 13: cpu_nios2_oci_fifowp_inc
    Info: Found entity 14: cpu_nios2_oci_fifocount_inc
    Info: Found entity 15: cpu_nios2_oci_fifo
    Info: Found entity 16: cpu_nios2_oci_pib
    Info: Found entity 17: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 18: cpu_nios2_oci_im
    Info: Found entity 19: cpu_nios2_performance_monitors
    Info: Found entity 20: cpu_nios2_oci
    Info: Found entity 21: cpu
Info: Elaborating entity "cpu" for hierarchy "DE0_SOPC:u0|cpu:the_cpu"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_rf_module" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rj22.tdf
    Info: Found entity 1: altsyncram_rj22
Info: Elaborating entity "altsyncram_rj22" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_rj22:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info: Found entity 1: altsyncram_6472
Info: Elaborating entity "altsyncram_6472" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_oci_test_bench
Info: Elaborating entity "cpu_oci_test_bench" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info: Found entity 1: altsyncram_n802
Info: Elaborating entity "altsyncram_n802" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_tck
Info: Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "DE0_SOPC:u0|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Elaborating entity "jtag_uart" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info: Found entity 1: scfifo_aq21
Info: Elaborating entity "scfifo_aq21" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info: Found entity 1: a_dpfifo_h031
Info: Elaborating entity "a_dpfifo_h031" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info: Found entity 1: cntr_4n7
Info: Elaborating entity "cntr_4n7" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info: Found entity 1: dpram_ek21
Info: Elaborating entity "dpram_ek21" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info: Found entity 1: altsyncram_i0m1
Info: Elaborating entity "altsyncram_i0m1" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info: Found entity 1: cntr_omb
Info: Elaborating entity "cntr_omb" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Instantiated megafunction "DE0_SOPC:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "onchip_memory2_s1_arbitrator" for hierarchy "DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1"
Warning: Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: onchip_memory2
Info: Elaborating entity "onchip_memory2" for hierarchy "DE0_SOPC:u0|onchip_memory2:the_onchip_memory2"
Info: Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram"
Info: Instantiated megafunction "DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_memory2.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "8192"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "13"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_63c1.tdf
    Info: Found entity 1: altsyncram_63c1
Info: Elaborating entity "altsyncram_63c1" for hierarchy "DE0_SOPC:u0|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_63c1:auto_generated"
Info: Elaborating entity "pio_led_s1_arbitrator" for hierarchy "DE0_SOPC:u0|pio_led_s1_arbitrator:the_pio_led_s1"
Warning: Using design file pio_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_led
Info: Elaborating entity "pio_led" for hierarchy "DE0_SOPC:u0|pio_led:the_pio_led"
Info: Elaborating entity "DE0_SOPC_reset_clk_0_domain_synch_module" for hierarchy "DE0_SOPC:u0|DE0_SOPC_reset_clk_0_domain_synch_module:DE0_SOPC_reset_clk_0_domain_synch"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning: "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning: Messages from megafunction that supports OpenCore Plus feature
    Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning: The reset input will be asserted when the evaluation time expires
Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "GPIO0_D[0]" has no driver
    Warning: Bidir "GPIO0_D[1]" has no driver
    Warning: Bidir "GPIO0_D[2]" has no driver
    Warning: Bidir "GPIO0_D[3]" has no driver
    Warning: Bidir "GPIO0_D[4]" has no driver
    Warning: Bidir "GPIO0_D[5]" has no driver
    Warning: Bidir "GPIO0_D[6]" has no driver
    Warning: Bidir "GPIO0_D[8]" has no driver
    Warning: Bidir "GPIO0_D[9]" has no driver
    Warning: Bidir "GPIO0_D[10]" has no driver
    Warning: Bidir "GPIO0_D[11]" has no driver
    Warning: Bidir "GPIO0_D[12]" has no driver
    Warning: Bidir "GPIO0_D[13]" has no driver
    Warning: Bidir "GPIO0_D[14]" has no driver
    Warning: Bidir "GPIO0_D[15]" has no driver
    Warning: Bidir "GPIO0_D[16]" has no driver
    Warning: Bidir "GPIO0_D[17]" has no driver
    Warning: Bidir "GPIO0_D[18]" has no driver
    Warning: Bidir "GPIO0_D[19]" has no driver
    Warning: Bidir "GPIO0_D[20]" has no driver
    Warning: Bidir "GPIO0_D[21]" has no driver
    Warning: Bidir "GPIO0_D[22]" has no driver
    Warning: Bidir "GPIO0_D[23]" has no driver
    Warning: Bidir "GPIO0_D[24]" has no driver
    Warning: Bidir "GPIO0_D[25]" has no driver
    Warning: Bidir "GPIO0_D[26]" has no driver
    Warning: Bidir "GPIO0_D[27]" has no driver
    Warning: Bidir "GPIO0_D[28]" has no driver
    Warning: Bidir "GPIO0_D[29]" has no driver
    Warning: Bidir "GPIO0_D[30]" has no driver
    Warning: Bidir "GPIO0_D[31]" has no driver
    Warning: Bidir "GPIO1_D[0]" has no driver
    Warning: Bidir "GPIO1_D[1]" has no driver
    Warning: Bidir "GPIO1_D[2]" has no driver
    Warning: Bidir "GPIO1_D[3]" has no driver
    Warning: Bidir "GPIO1_D[4]" has no driver
    Warning: Bidir "GPIO1_D[5]" has no driver
    Warning: Bidir "GPIO1_D[6]" has no driver
    Warning: Bidir "GPIO1_D[7]" has no driver
    Warning: Bidir "GPIO1_D[8]" has no driver
    Warning: Bidir "GPIO1_D[9]" has no driver
    Warning: Bidir "GPIO1_D[10]" has no driver
    Warning: Bidir "GPIO1_D[11]" has no driver
    Warning: Bidir "GPIO1_D[12]" has no driver
    Warning: Bidir "GPIO1_D[13]" has no driver
    Warning: Bidir "GPIO1_D[14]" has no driver
    Warning: Bidir "GPIO1_D[15]" has no driver
    Warning: Bidir "GPIO1_D[16]" has no driver
    Warning: Bidir "GPIO1_D[17]" has no driver
    Warning: Bidir "GPIO1_D[18]" has no driver
    Warning: Bidir "GPIO1_D[19]" has no driver
    Warning: Bidir "GPIO1_D[20]" has no driver
    Warning: Bidir "GPIO1_D[21]" has no driver
    Warning: Bidir "GPIO1_D[22]" has no driver
    Warning: Bidir "GPIO1_D[23]" has no driver
    Warning: Bidir "GPIO1_D[24]" has no driver
    Warning: Bidir "GPIO1_D[25]" has no driver
    Warning: Bidir "GPIO1_D[26]" has no driver
    Warning: Bidir "GPIO1_D[27]" has no driver
    Warning: Bidir "GPIO1_D[28]" has no driver
    Warning: Bidir "GPIO1_D[29]" has no driver
    Warning: Bidir "GPIO1_D[30]" has no driver
    Warning: Bidir "GPIO1_D[31]" has no driver
    Warning: Bidir "GPIO0_D[7]" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX0_DP" is stuck at GND
    Warning (13410): Pin "HEX1_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX1_DP" is stuck at GND
    Warning (13410): Pin "HEX2_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX2_DP" is stuck at GND
    Warning (13410): Pin "HEX3_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX3_DP" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info: 78 registers lost all their fanouts during netlist optimizations. The first 78 are displayed below.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|can_opener_0:the_can_opener_0|buffer_fifo:buffer_fifo_0|fifo80:inst_fifo|dcfifo:dcfifo_component|dcfifo_a6m1:auto_generated|a_graycounter_gic:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_memory2_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|last_cycle_cpu_data_master_granted_slave_onchip_memory2_s1" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~24" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~25" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~26" lost all its fanouts during netlist optimizations.
    Info: Register "DE0_SOPC:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generated suppressed messages file C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/Helloworld.map.smsg
Warning: Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "BUTTON[0]"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info: Implemented 2400 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 49 output pins
    Info: Implemented 64 bidirectional pins
    Info: Implemented 2070 logic cells
    Info: Implemented 192 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 191 warnings
    Info: Peak virtual memory: 300 megabytes
    Info: Processing ended: Fri Nov 17 22:38:04 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joseb/Dropbox/FING/DisLog2/Proyecto/04_Nios/Helloworld/Helloworld.map.smsg.


