// Seed: 3471227752
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri  id_3
);
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    output logic id_2,
    output tri0  id_3,
    output wire  id_4
);
  always id_2 <= 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  module_2 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_4,
      id_7
  );
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    forever id_4[-1] = -1;
  end
  wire id_8;
  ;
  assign id_4 = id_3;
endmodule
