<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p102" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_102{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_102{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_102{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_102{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_102{left:145px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t6_102{left:145px;bottom:850px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t7_102{left:145px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t8_102{left:459px;bottom:835px;letter-spacing:-0.22px;}
#t9_102{left:480px;bottom:834px;letter-spacing:-0.09px;}
#ta_102{left:503px;bottom:835px;letter-spacing:-0.27px;}
#tb_102{left:524px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tc_102{left:169px;bottom:807px;letter-spacing:-0.25px;}
#td_102{left:246px;bottom:807px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#te_102{left:436px;bottom:807px;letter-spacing:-0.23px;word-spacing:-0.02px;}
#tf_102{left:436px;bottom:792px;letter-spacing:-0.23px;word-spacing:-0.09px;}
#tg_102{left:169px;bottom:777px;letter-spacing:-0.25px;}
#th_102{left:246px;bottom:777px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#ti_102{left:436px;bottom:777px;letter-spacing:-0.24px;word-spacing:-0.05px;}
#tj_102{left:436px;bottom:763px;letter-spacing:-0.23px;word-spacing:-0.05px;}
#tk_102{left:145px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#tl_102{left:580px;bottom:736px;letter-spacing:-0.04px;}
#tm_102{left:646px;bottom:735px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_102{left:145px;bottom:718px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_102{left:145px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_102{left:145px;bottom:674px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_102{left:145px;bottom:657px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tr_102{left:145px;bottom:640px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ts_102{left:145px;bottom:613px;letter-spacing:-0.11px;}
#tt_102{left:145px;bottom:489px;letter-spacing:-0.09px;}
#tu_102{left:232px;bottom:489px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#tv_102{left:232px;bottom:472px;letter-spacing:-0.12px;}
#tw_102{left:232px;bottom:455px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_102{left:145px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ty_102{left:232px;bottom:426px;letter-spacing:-0.13px;word-spacing:-0.92px;}
#tz_102{left:232px;bottom:409px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_102{left:232px;bottom:393px;letter-spacing:-0.12px;word-spacing:-0.9px;}
#t11_102{left:232px;bottom:376px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t12_102{left:232px;bottom:359px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t13_102{left:145px;bottom:330px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t14_102{left:232px;bottom:330px;letter-spacing:-0.11px;word-spacing:-1px;}
#t15_102{left:232px;bottom:313px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t16_102{left:232px;bottom:296px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#t17_102{left:319px;bottom:297px;letter-spacing:-0.22px;}
#t18_102{left:339px;bottom:296px;letter-spacing:-0.11px;word-spacing:-0.96px;}
#t19_102{left:620px;bottom:297px;letter-spacing:-0.27px;}
#t1a_102{left:640px;bottom:296px;letter-spacing:-0.1px;word-spacing:-1.05px;}
#t1b_102{left:232px;bottom:280px;letter-spacing:-0.13px;word-spacing:-0.21px;}
#t1c_102{left:232px;bottom:263px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1d_102{left:602px;bottom:264px;letter-spacing:-0.04px;}
#t1e_102{left:669px;bottom:263px;letter-spacing:-0.13px;}
#t1f_102{left:232px;bottom:246px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1g_102{left:145px;bottom:218px;letter-spacing:-0.12px;word-spacing:-0.66px;}
#t1h_102{left:145px;bottom:203px;letter-spacing:-0.22px;}
#t1i_102{left:166px;bottom:202px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1j_102{left:451px;bottom:203px;letter-spacing:-0.22px;}
#t1k_102{left:467px;bottom:202px;letter-spacing:-0.1px;}
#t1l_102{left:145px;bottom:174px;letter-spacing:-0.11px;}
#t1m_102{left:555px;bottom:175px;letter-spacing:-0.27px;}
#t1n_102{left:577px;bottom:174px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1o_102{left:145px;bottom:145px;}
#t1p_102{left:182px;bottom:145px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1q_102{left:182px;bottom:128px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1r_102{left:574px;bottom:128px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_102{left:182px;bottom:112px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1t_102{left:286px;bottom:112px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1u_102{left:149px;bottom:585px;letter-spacing:0.05px;}
#t1v_102{left:681px;bottom:585px;}
#t1w_102{left:699px;bottom:585px;}
#t1x_102{left:718px;bottom:585px;}
#t1y_102{left:371px;bottom:549px;letter-spacing:-0.04px;}
#t1z_102{left:431px;bottom:548px;letter-spacing:-0.16px;}
#t20_102{left:698px;bottom:556px;}
#t21_102{left:697px;bottom:539px;}
#t22_102{left:716px;bottom:556px;}
#t23_102{left:716px;bottom:539px;}

.s1_102{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_102{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_102{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_102{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_102{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_102{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_102{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s8_102{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s9_102{font-size:12px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_102{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts102" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg102Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg102" style="-webkit-user-select: none;"><object width="825" height="990" data="102/102.svg" type="image/svg+xml" id="pdf102" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_102" class="t s1_102">Programmers’ Model </span>
<span id="t2_102" class="t s2_102">A2-64 </span><span id="t3_102" class="t s1_102">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_102" class="t s2_102">ARM DDI 0100I </span>
<span id="t5_102" class="t s3_102">Operating System (OS) control register </span>
<span id="t6_102" class="t s4_102">The Jazelle OS Control register provides the operating system with process usage control of the Jazelle </span>
<span id="t7_102" class="t s4_102">Extension. This is a coprocessor 14 register, accessed by </span><span id="t8_102" class="t v0_102 s5_102">MRC </span><span id="t9_102" class="t s4_102">and </span><span id="ta_102" class="t v0_102 s5_102">MCR </span><span id="tb_102" class="t s4_102">instructions as follows: </span>
<span id="tc_102" class="t v0_102 s5_102">MRC{&lt;cond&gt;} </span><span id="td_102" class="t v0_102 s5_102">p14, 7, &lt;Rd&gt;, c1, c0 {, 0} </span><span id="te_102" class="t v0_102 s5_102">; &lt;Rd&gt; := Jazelle OS </span>
<span id="tf_102" class="t v0_102 s5_102">; Control register </span>
<span id="tg_102" class="t v0_102 s5_102">MCR{&lt;cond&gt;} </span><span id="th_102" class="t v0_102 s5_102">p14, 7, &lt;Rd&gt;, c1, c0 {, 0} </span><span id="ti_102" class="t v0_102 s5_102">; Jazelle OS Control </span>
<span id="tj_102" class="t v0_102 s5_102">; register := &lt;Rd&gt; </span>
<span id="tk_102" class="t s4_102">This register can only be accessed from privileged modes; these instructions are </span><span id="tl_102" class="t s6_102">UNDEFINED </span><span id="tm_102" class="t s4_102">when executed </span>
<span id="tn_102" class="t s4_102">in User mode. EJVMs will normally never access the Jazelle OS Control register, and EJVMs that are </span>
<span id="to_102" class="t s4_102">intended to run in User mode cannot do so. </span>
<span id="tp_102" class="t s4_102">The purpose of the Jazelle OS Control register is primarily to allow operating systems to control access to </span>
<span id="tq_102" class="t s4_102">the Jazelle Extension hardware in a subarchitecture-independent fashion. It is expected to be used in </span>
<span id="tr_102" class="t s4_102">conjunction with the JE bit of the Main Configuration register. </span>
<span id="ts_102" class="t s4_102">The format of the Jazelle OS Control register is: </span>
<span id="tt_102" class="t s7_102">Bits[31:2] </span><span id="tu_102" class="t s4_102">Reserved for future expansion. Prior to such expansion, they must read as zero. To maximize </span>
<span id="tv_102" class="t s4_102">future compatibility, software should preserve their contents, using a read modify write </span>
<span id="tw_102" class="t s4_102">method to update the other control bits. </span>
<span id="tx_102" class="t s7_102">CV Bit[1] </span><span id="ty_102" class="t s4_102">The Configuration Valid bit, which can be used by an operating system to signal to an EJVM </span>
<span id="tz_102" class="t s4_102">that it needs to re-write its configuration to the configuration registers. When CV == 0, </span>
<span id="t10_102" class="t s4_102">re-writing of the configuration registers is required before an opcode is next executed. When </span>
<span id="t11_102" class="t s4_102">CV == 1, no re-writing of the configuration registers is required, other than re-writing that </span>
<span id="t12_102" class="t s4_102">is certain to occur before an opcode is next executed. </span>
<span id="t13_102" class="t s7_102">CD Bit[0] </span><span id="t14_102" class="t s4_102">The Configuration Disabled bit, which can be used by an operating system to monitor and/or </span>
<span id="t15_102" class="t s4_102">control User mode access to the configuration registers and the Jazelle Identity register. </span>
<span id="t16_102" class="t s4_102">When CD == 0, </span><span id="t17_102" class="t v0_102 s5_102">MCR </span><span id="t18_102" class="t s4_102">instructions that write to configuration registers and </span><span id="t19_102" class="t v0_102 s5_102">MRC </span><span id="t1a_102" class="t s4_102">instructions that </span>
<span id="t1b_102" class="t s4_102">read the Jazelle Identity register execute normally. When CD == 1, all of these instructions </span>
<span id="t1c_102" class="t s4_102">only behave normally when executed in a privileged mode, and are </span><span id="t1d_102" class="t s6_102">UNDEFINED </span><span id="t1e_102" class="t s4_102">when </span>
<span id="t1f_102" class="t s4_102">executed in User mode. </span>
<span id="t1g_102" class="t s4_102">When the JE bit of the Main Configuration register is 0, the Jazelle OS Control register has no effect on how </span>
<span id="t1h_102" class="t v0_102 s5_102">BXJ </span><span id="t1i_102" class="t s4_102">instructions are executed. They always execute as a </span><span id="t1j_102" class="t v0_102 s5_102">BX </span><span id="t1k_102" class="t s4_102">instruction. </span>
<span id="t1l_102" class="t s4_102">When the JE bit of the Main Configuration register is 1, the CV bit affects </span><span id="t1m_102" class="t v0_102 s5_102">BXJ </span><span id="t1n_102" class="t s4_102">instructions as follows: </span>
<span id="t1o_102" class="t s4_102">• </span><span id="t1p_102" class="t s4_102">If CV == 1, the Jazelle Extension hardware configuration is considered enabled and valid, allowing </span>
<span id="t1q_102" class="t s4_102">the processor to enter Jazelle state and execute opcodes as described in </span><span id="t1r_102" class="t s8_102">Executing BXJ with Jazelle </span>
<span id="t1s_102" class="t s8_102">Extension enabled </span><span id="t1t_102" class="t s4_102">on page A2-56. </span>
<span id="t1u_102" class="t s9_102">31 </span><span id="t1v_102" class="t s9_102">2 </span><span id="t1w_102" class="t s9_102">1 </span><span id="t1x_102" class="t s9_102">0 </span>
<span id="t1y_102" class="t s6_102">RESERVED </span><span id="t1z_102" class="t s4_102">(RAZ) </span>
<span id="t20_102" class="t s4_102">C </span>
<span id="t21_102" class="t s4_102">V </span>
<span id="t22_102" class="t s4_102">C </span>
<span id="t23_102" class="t s4_102">D </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
