/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Sun Jun  2 02:24:34 KST 2024
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUInt64> INST_e2e_data_0_ehrReg;
  MOD_Wire<tUInt64> INST_e2e_data_0_ignored_wires_0;
  MOD_Wire<tUInt64> INST_e2e_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2e_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2e_data_0_virtual_reg_1;
  MOD_Wire<tUInt64> INST_e2e_data_0_wires_0;
  MOD_Wire<tUInt64> INST_e2e_data_0_wires_1;
  MOD_Wire<tUInt8> INST_e2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2e_full_wires_0;
  MOD_Wire<tUInt8> INST_e2e_full_wires_1;
  MOD_Wire<tUInt8> INST_e2e_full_wires_2;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_CReg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2r_data_0;
  MOD_Wire<tUInt8> INST_f2r_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2r_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2r_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2r_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2r_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2r_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2r_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2r_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2r_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2r_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2r_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2r_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2r_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2r_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2r_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2r_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2r_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2r_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2r_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2r_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2r_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2r_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2r_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2r_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2r_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2r_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2r_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2r_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2r_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2r_full_wires_0;
  MOD_Wire<tUInt8> INST_f2r_full_wires_1;
  MOD_Wire<tUInt8> INST_f2r_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt64> INST_m2e_data_0_ehrReg;
  MOD_Wire<tUInt64> INST_m2e_data_0_ignored_wires_0;
  MOD_Wire<tUInt64> INST_m2e_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2e_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2e_data_0_virtual_reg_1;
  MOD_Wire<tUInt64> INST_m2e_data_0_wires_0;
  MOD_Wire<tUInt64> INST_m2e_data_0_wires_1;
  MOD_Wire<tUInt8> INST_m2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2e_full_wires_0;
  MOD_Wire<tUInt8> INST_m2e_full_wires_1;
  MOD_Wire<tUInt8> INST_m2e_full_wires_2;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_CReg<tUInt32> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_e2e_empty_virtual_reg_2_read__95_OR_e2e_empty__ETC___d201;
  tUInt8 DEF_IF_e2e_empty_wires_0_whas__9_THEN_e2e_empty_wi_ETC___d42;
  tUInt8 DEF_decode_24_BIT_90___d225;
  tUInt8 DEF_decode_24_BIT_84___d244;
  tUInt8 DEF_m2e_empty_virtual_reg_2_read__03_OR_m2e_empty__ETC___d209;
  tUInt8 DEF_e2e_data_0_virtual_reg_1_read____d211;
  tUInt8 DEF_e2e_empty_virtual_reg_2_read____d195;
  tUInt8 DEF_e2e_empty_virtual_reg_1_read____d196;
  tUWide DEF_decode___d224;
  tUInt32 DEF_inst__h33505;
  tUWide DEF_exec___d396;
  tUWide DEF_d2e_data_0_85_BITS_268_TO_161___d390;
  tUInt32 DEF_rVal1__h42397;
  tUInt32 DEF_rVal2__h42398;
  tUInt32 DEF_pc__h42396;
  tUInt32 DEF_ppc__h42394;
  tUInt32 DEF_csrVal__h42399;
  tUWide DEF_d2e_data_0___d385;
  tUWide DEF_f2r_data_0___d222;
  tUWide DEF_m2w_data_0___d491;
  tUWide DEF_e2m_data_0___d446;
  tUInt64 DEF_e2e_data_0_wires_0_wget____d31;
  tUInt64 DEF_e2e_data_0_ehrReg___d32;
  tUInt8 DEF_y__h38820;
  tUInt8 DEF_y__h38702;
  tUInt8 DEF_m2w_full_wires_0_whas____d156;
  tUInt8 DEF_m2w_full_wires_0_wget____d157;
  tUInt8 DEF_m2w_full_ehrReg__h28882;
  tUInt8 DEF_m2w_empty_ehrReg__h27766;
  tUInt8 DEF_e2m_full_wires_0_whas____d136;
  tUInt8 DEF_e2m_full_wires_0_wget____d137;
  tUInt8 DEF_e2m_full_ehrReg__h25346;
  tUInt8 DEF_e2m_empty_ehrReg__h24230;
  tUInt8 DEF_d2e_full_wires_0_whas____d116;
  tUInt8 DEF_d2e_full_wires_0_wget____d117;
  tUInt8 DEF_d2e_full_ehrReg__h21810;
  tUInt8 DEF_d2e_empty_ehrReg__h20694;
  tUInt8 DEF_f2r_full_wires_0_whas____d96;
  tUInt8 DEF_f2r_full_wires_0_wget____d97;
  tUInt8 DEF_f2r_full_ehrReg__h18274;
  tUInt8 DEF_f2r_empty_ehrReg__h17158;
  tUInt8 DEF_m2e_full_ehrReg__h14738;
  tUInt8 DEF_m2e_empty_wires_0_whas____d66;
  tUInt8 DEF_m2e_empty_wires_0_wget____d67;
  tUInt8 DEF_m2e_empty_ehrReg__h13622;
  tUInt8 DEF_e2e_full_ehrReg__h9916;
  tUInt8 DEF_e2e_empty_wires_0_whas____d39;
  tUInt8 DEF_e2e_empty_wires_0_wget____d40;
  tUInt8 DEF_e2e_empty_ehrReg__h8800;
  tUInt8 DEF_e2e_data_0_wires_0_whas____d30;
  tUInt8 DEF_execRedirect_full_ehrReg__h4871;
  tUInt8 DEF_eEpoch_port0__read____d387;
  tUInt8 DEF_csrf_started____d169;
  tUInt8 DEF_x__h38753;
  tUInt8 DEF_x__h38847;
  tUInt8 DEF_x__h6177;
  tUInt8 DEF_x__h6174;
  tUInt8 DEF_m2w_data_0_91_BIT_89___d492;
  tUInt8 DEF_e2m_data_0_46_BIT_89___d447;
  tUInt8 DEF_exec_96_BIT_1___d397;
  tUInt8 DEF_e2e_data_0_wires_0_wget__1_BIT_1___d213;
  tUInt8 DEF_e2e_data_0_wires_0_wget__1_BIT_0___d218;
  tUInt8 DEF_e2e_data_0_ehrReg_2_BIT_1___d214;
  tUInt8 DEF_e2e_data_0_ehrReg_2_BIT_0___d219;
  tUInt8 DEF_IF_e2m_data_0_46_BIT_89_47_THEN_e2m_data_0_46__ETC___d451;
  tUInt8 DEF_d2e_data_0_85_BIT_96_86_EQ_eEpoch_port0__read__87___d388;
  tUInt8 DEF_x__h38701;
  tUInt8 DEF_IF_e2m_data_0_46_BIT_89_47_THEN_e2m_data_0_46__ETC___d450;
  tUInt8 DEF_IF_m2e_empty_wires_0_whas__6_THEN_m2e_empty_wi_ETC___d69;
  tUInt8 DEF_IF_e2e_data_0_virtual_reg_1_read__11_OR_IF_e2e_ETC___d242;
  tUInt8 DEF_IF_e2e_data_0_virtual_reg_1_read__11_OR_IF_e2e_ETC___d247;
  tUInt8 DEF_IF_e2m_data_0_46_BIT_89_47_THEN_e2m_data_0_46__ETC___d455;
  tUInt8 DEF_NOT_IF_e2m_data_0_46_BIT_89_47_THEN_e2m_data_0_ETC___d452;
  tUInt8 DEF_e2e_empty_virtual_reg_2_read__95_OR_e2e_empty__ETC___d250;
  tUInt8 DEF_NOT_e2e_data_0_virtual_reg_1_read__11___d212;
 
 /* Local definitions */
 private:
  tUInt64 DEF_m2e_data_0_wires_0_wget____d58;
  tUInt64 DEF_m2e_data_0_ehrReg___d59;
  tUInt32 DEF_x_wget__h876;
  tUInt32 DEF_x__h47664;
  tUInt8 DEF_m2e_data_0_wires_0_whas____d57;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_execRedirect_empty_ehrReg__h3755;
  tUWide DEF_f2r_data_0_22_BITS_64_TO_0___d284;
  tUInt32 DEF_def__h1366;
  tUInt8 DEF__0_CONCAT_DONTCARE___d414;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__56_THEN_m2w_full_wir_ETC___d159;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__46_THEN_m2w_empty_w_ETC___d149;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__36_THEN_e2m_full_wir_ETC___d139;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__26_THEN_e2m_empty_w_ETC___d129;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__16_THEN_d2e_full_wir_ETC___d119;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__06_THEN_d2e_empty_w_ETC___d109;
  tUInt8 DEF_IF_f2r_full_wires_0_whas__6_THEN_f2r_full_wire_ETC___d99;
  tUInt8 DEF_IF_f2r_empty_wires_0_whas__6_THEN_f2r_empty_wi_ETC___d89;
  tUInt8 DEF_IF_m2e_full_wires_0_whas__6_THEN_m2e_full_wire_ETC___d79;
  tUInt8 DEF_IF_e2e_full_wires_0_whas__9_THEN_e2e_full_wire_ETC___d52;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__2_THEN_exec_ETC___d25;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__2_THEN_exe_ETC___d15;
  tUWide DEF_decode_24_CONCAT_f2r_data_0_22_BITS_64_TO_0_84_ETC___d358;
  tUWide DEF_IF_e2e_empty_virtual_reg_2_read__95_OR_e2e_emp_ETC___d357;
  tUWide DEF_iMem_req_pc_port1__read__80_85_CONCAT_pc_port1_ETC___d187;
  tUWide DEF_e2m_data_0_46_BITS_89_TO_66_65_CONCAT_IF_IF_e2_ETC___d471;
  tUWide DEF_d2e_data_0_85_BIT_96_86_EQ_eEpoch_port0__read__ETC___d412;
  tUWide DEF_NOT_IF_e2m_data_0_46_BIT_89_47_THEN_e2m_data_0_ETC___d481;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_e2e_data_0_canonicalize();
  void RL_e2e_empty_canonicalize();
  void RL_e2e_full_canonicalize();
  void RL_m2e_data_0_canonicalize();
  void RL_m2e_empty_canonicalize();
  void RL_m2e_full_canonicalize();
  void RL_f2r_empty_canonicalize();
  void RL_f2r_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
