library ieee;
use ieee.std_logic_1164.all;
 
entity cont is
port(
	clk, reset:	in std_logic;
	salMoore: 	out std_logic_vector(1 downto 0)
);
end cont;
 
architecture behaviour of cont is

subtype state is std_logic_vector(1 downto 0);
signal present_state, next_state: state;
constant e0: state := "00";
constant e1: state := "01";
constant e2: state := "10";
constant e3: state := "11";

begin

	process (clk)
	begin
		if clk = '1' then
			if (reset = '0') then
				present_state <= e0;
			else
				present_state <= next_state;
			end if;
		end if;
	end process;
	
	process (present_state)
	begin
		case present_state is
			when e0 =>
				next_state <= e1;
			when e1 =>
				next_state <= e2;
			when e2 =>
				next_state <= e3;
			when e3 =>
				next_state <= e0;
			when others =>
				next_state <= e0;
		end case;
		salMoore <= present_state;
	end process;				
	
end behaviour;
