[13:06:04.932] <TB3>     INFO: *** Welcome to pxar ***
[13:06:04.932] <TB3>     INFO: *** Today: 2016/05/31
[13:06:04.939] <TB3>     INFO: *** Version: b2a7-dirty
[13:06:04.939] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:06:04.940] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:06:04.940] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//defaultMaskFile.dat
[13:06:04.940] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters_C15.dat
[13:06:05.017] <TB3>     INFO:         clk: 4
[13:06:05.017] <TB3>     INFO:         ctr: 4
[13:06:05.017] <TB3>     INFO:         sda: 19
[13:06:05.017] <TB3>     INFO:         tin: 9
[13:06:05.017] <TB3>     INFO:         level: 15
[13:06:05.017] <TB3>     INFO:         triggerdelay: 0
[13:06:05.017] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:06:05.017] <TB3>     INFO: Log level: DEBUG
[13:06:05.029] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:06:05.045] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:06:05.048] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:06:05.051] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:06:06.610] <TB3>     INFO: DUT info: 
[13:06:06.610] <TB3>     INFO: The DUT currently contains the following objects:
[13:06:06.610] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:06:06.610] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:06:06.610] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:06:06.610] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:06:06.610] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.610] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.610] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.610] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:06:06.611] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:06:06.612] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:06:06.613] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:06:06.614] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:06:06.615] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:06:06.617] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30167040
[13:06:06.617] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1d0ef20
[13:06:06.617] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1c85770
[13:06:06.617] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f986dd94010
[13:06:06.617] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9873fff510
[13:06:06.617] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30232576 fPxarMemory = 0x7f986dd94010
[13:06:06.618] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 359.3mA
[13:06:06.619] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[13:06:06.619] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.3 C
[13:06:06.619] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:06:07.019] <TB3>     INFO: enter 'restricted' command line mode
[13:06:07.019] <TB3>     INFO: enter test to run
[13:06:07.019] <TB3>     INFO:   test: FPIXTest no parameter change
[13:06:07.019] <TB3>     INFO:   running: fpixtest
[13:06:07.019] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:06:07.022] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:06:07.022] <TB3>     INFO: ######################################################################
[13:06:07.022] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:06:07.022] <TB3>     INFO: ######################################################################
[13:06:07.026] <TB3>     INFO: ######################################################################
[13:06:07.026] <TB3>     INFO: PixTestPretest::doTest()
[13:06:07.026] <TB3>     INFO: ######################################################################
[13:06:07.029] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:07.029] <TB3>     INFO:    PixTestPretest::programROC() 
[13:06:07.029] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:25.047] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:06:25.047] <TB3>     INFO: IA differences per ROC:  17.7 18.5 16.9 17.7 16.1 18.5 17.7 16.1 18.5 19.3 19.3 20.9 20.1 17.7 16.9 17.7
[13:06:25.114] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:25.114] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:06:25.114] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:25.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.7812 mA
[13:06:25.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.0187 mA
[13:06:25.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  90 Ia 24.4188 mA
[13:06:25.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  89 Ia 24.4188 mA
[13:06:25.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  88 Ia 24.4188 mA
[13:06:25.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.4188 mA
[13:06:25.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  86 Ia 24.4188 mA
[13:06:25.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  85 Ia 23.6188 mA
[13:06:26.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  87 Ia 24.4188 mA
[13:06:26.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  86 Ia 24.4188 mA
[13:06:26.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.6188 mA
[13:06:26.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.4188 mA
[13:06:26.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  86 Ia 23.6188 mA
[13:06:26.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.8187 mA
[13:06:26.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  85 Ia 24.4188 mA
[13:06:26.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  84 Ia 24.4188 mA
[13:06:26.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  83 Ia 23.6188 mA
[13:06:26.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  85 Ia 24.4188 mA
[13:06:27.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.4188 mA
[13:06:27.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 23.6188 mA
[13:06:27.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 24.4188 mA
[13:06:27.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.6188 mA
[13:06:27.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  86 Ia 24.4188 mA
[13:06:27.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  85 Ia 24.4188 mA
[13:06:27.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 24.4188 mA
[13:06:27.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.2188 mA
[13:06:27.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  95 Ia 25.2188 mA
[13:06:27.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  89 Ia 23.6188 mA
[13:06:28.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  91 Ia 24.4188 mA
[13:06:28.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  90 Ia 24.4188 mA
[13:06:28.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 23.6188 mA
[13:06:28.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  91 Ia 24.4188 mA
[13:06:28.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  90 Ia 24.4188 mA
[13:06:28.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  89 Ia 23.6188 mA
[13:06:28.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  91 Ia 24.4188 mA
[13:06:28.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  90 Ia 24.4188 mA
[13:06:28.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  89 Ia 24.4188 mA
[13:06:28.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.8187 mA
[13:06:29.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  85 Ia 24.4188 mA
[13:06:29.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  84 Ia 23.6188 mA
[13:06:29.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  86 Ia 24.4188 mA
[13:06:29.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  85 Ia 24.4188 mA
[13:06:29.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 23.6188 mA
[13:06:29.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 24.4188 mA
[13:06:29.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  85 Ia 24.4188 mA
[13:06:29.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 24.4188 mA
[13:06:29.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  83 Ia 23.6188 mA
[13:06:29.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  85 Ia 24.4188 mA
[13:06:30.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 24.4188 mA
[13:06:30.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.2188 mA
[13:06:30.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  95 Ia 24.4188 mA
[13:06:30.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  94 Ia 24.4188 mA
[13:06:30.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  93 Ia 24.4188 mA
[13:06:30.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  92 Ia 23.6188 mA
[13:06:30.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  94 Ia 24.4188 mA
[13:06:30.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  93 Ia 23.6188 mA
[13:06:30.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  95 Ia 24.4188 mA
[13:06:30.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  94 Ia 24.4188 mA
[13:06:31.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  93 Ia 23.6188 mA
[13:06:31.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  95 Ia 24.4188 mA
[13:06:31.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  94 Ia 24.4188 mA
[13:06:31.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.8187 mA
[13:06:31.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 25.2188 mA
[13:06:31.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  79 Ia 23.6188 mA
[13:06:31.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  81 Ia 24.4188 mA
[13:06:31.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  80 Ia 23.6188 mA
[13:06:31.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 24.4188 mA
[13:06:31.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  81 Ia 23.6188 mA
[13:06:32.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  83 Ia 24.4188 mA
[13:06:32.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  82 Ia 24.4188 mA
[13:06:32.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 24.4188 mA
[13:06:32.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  80 Ia 24.4188 mA
[13:06:32.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  79 Ia 23.6188 mA
[13:06:32.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.8187 mA
[13:06:32.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 24.4188 mA
[13:06:32.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  84 Ia 23.6188 mA
[13:06:32.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  86 Ia 24.4188 mA
[13:06:32.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  85 Ia 23.6188 mA
[13:06:33.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  87 Ia 24.4188 mA
[13:06:33.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  86 Ia 24.4188 mA
[13:06:33.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 24.4188 mA
[13:06:33.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 23.6188 mA
[13:06:33.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  86 Ia 24.4188 mA
[13:06:33.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  85 Ia 24.4188 mA
[13:06:33.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 23.6188 mA
[13:06:33.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.2188 mA
[13:06:33.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  95 Ia 24.4188 mA
[13:06:33.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  94 Ia 23.6188 mA
[13:06:34.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  96 Ia 24.4188 mA
[13:06:34.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  95 Ia 24.4188 mA
[13:06:34.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  94 Ia 23.6188 mA
[13:06:34.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  96 Ia 24.4188 mA
[13:06:34.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  95 Ia 24.4188 mA
[13:06:34.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  94 Ia 24.4188 mA
[13:06:34.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  93 Ia 24.4188 mA
[13:06:34.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  92 Ia 23.6188 mA
[13:06:34.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  94 Ia 24.4188 mA
[13:06:34.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.8187 mA
[13:06:35.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 25.2188 mA
[13:06:35.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  79 Ia 23.6188 mA
[13:06:35.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  81 Ia 23.6188 mA
[13:06:35.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 24.4188 mA
[13:06:35.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  82 Ia 24.4188 mA
[13:06:35.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 23.6188 mA
[13:06:35.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 24.4188 mA
[13:06:35.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 24.4188 mA
[13:06:35.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  81 Ia 23.6188 mA
[13:06:36.012] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  83 Ia 24.4188 mA
[13:06:36.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  82 Ia 24.4188 mA
[13:06:36.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.6188 mA
[13:06:36.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  80 Ia 24.4188 mA
[13:06:36.416] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  79 Ia 24.4188 mA
[13:06:36.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 23.6188 mA
[13:06:36.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  80 Ia 25.2188 mA
[13:06:36.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  74 Ia 22.8187 mA
[13:06:36.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  81 Ia 25.2188 mA
[13:06:36.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  75 Ia 23.6188 mA
[13:06:37.020] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  77 Ia 23.6188 mA
[13:06:37.120] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 24.4188 mA
[13:06:37.221] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 23.6188 mA
[13:06:37.322] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 24.4188 mA
[13:06:37.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.4188 mA
[13:06:37.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  77 Ia 23.6188 mA
[13:06:37.625] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  79 Ia 24.4188 mA
[13:06:37.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  78 Ia 24.4188 mA
[13:06:37.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  77 Ia 23.6188 mA
[13:06:37.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 24.4188 mA
[13:06:38.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 24.4188 mA
[13:06:38.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.6188 mA
[13:06:38.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  79 Ia 24.4188 mA
[13:06:38.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  78 Ia 24.4188 mA
[13:06:38.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  77 Ia 23.6188 mA
[13:06:38.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  79 Ia 24.4188 mA
[13:06:38.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.2188 mA
[13:06:38.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  72 Ia 23.6188 mA
[13:06:38.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  74 Ia 23.6188 mA
[13:06:38.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  76 Ia 24.4188 mA
[13:06:39.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  75 Ia 24.4188 mA
[13:06:39.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  74 Ia 24.4188 mA
[13:06:39.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  73 Ia 23.6188 mA
[13:06:39.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  75 Ia 24.4188 mA
[13:06:39.438] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  74 Ia 24.4188 mA
[13:06:39.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  73 Ia 23.6188 mA
[13:06:39.639] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  75 Ia 24.4188 mA
[13:06:39.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  74 Ia 24.4188 mA
[13:06:39.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.6188 mA
[13:06:39.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  80 Ia 24.4188 mA
[13:06:40.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 24.4188 mA
[13:06:40.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  78 Ia 23.6188 mA
[13:06:40.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  80 Ia 24.4188 mA
[13:06:40.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 24.4188 mA
[13:06:40.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.6188 mA
[13:06:40.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 24.4188 mA
[13:06:40.647] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  79 Ia 24.4188 mA
[13:06:40.748] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  78 Ia 24.4188 mA
[13:06:40.849] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  77 Ia 23.6188 mA
[13:06:40.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  79 Ia 24.4188 mA
[13:06:41.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.0187 mA
[13:06:41.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  90 Ia 24.4188 mA
[13:06:41.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  89 Ia 24.4188 mA
[13:06:41.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  88 Ia 23.6188 mA
[13:06:41.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  90 Ia 24.4188 mA
[13:06:41.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  89 Ia 24.4188 mA
[13:06:41.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  88 Ia 24.4188 mA
[13:06:41.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  87 Ia 24.4188 mA
[13:06:41.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  86 Ia 23.6188 mA
[13:06:41.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  88 Ia 23.6188 mA
[13:06:42.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  90 Ia 24.4188 mA
[13:06:42.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  89 Ia 24.4188 mA
[13:06:42.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.2188 mA
[13:06:42.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  95 Ia 24.4188 mA
[13:06:42.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  94 Ia 24.4188 mA
[13:06:42.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  93 Ia 24.4188 mA
[13:06:42.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  92 Ia 24.4188 mA
[13:06:42.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  91 Ia 23.6188 mA
[13:06:42.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  93 Ia 24.4188 mA
[13:06:42.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  92 Ia 23.6188 mA
[13:06:43.068] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  94 Ia 24.4188 mA
[13:06:43.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  93 Ia 24.4188 mA
[13:06:43.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  92 Ia 24.4188 mA
[13:06:43.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  91 Ia 23.6188 mA
[13:06:43.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.0187 mA
[13:06:43.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  90 Ia 25.2188 mA
[13:06:43.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  84 Ia 23.6188 mA
[13:06:43.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  86 Ia 24.4188 mA
[13:06:43.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  85 Ia 24.4188 mA
[13:06:43.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 24.4188 mA
[13:06:44.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 23.6188 mA
[13:06:44.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 24.4188 mA
[13:06:44.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 23.6188 mA
[13:06:44.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  86 Ia 24.4188 mA
[13:06:44.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  85 Ia 24.4188 mA
[13:06:44.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  84 Ia 23.6188 mA
[13:06:44.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  86
[13:06:44.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[13:06:44.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  89
[13:06:44.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  94
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  94
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  82
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  79
[13:06:44.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  74
[13:06:44.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  79
[13:06:44.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  89
[13:06:44.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  91
[13:06:44.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  84
[13:06:46.448] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[13:06:46.448] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  19.3  18.5  19.3  19.3  20.1  20.1  20.1  19.3  19.3  19.3  19.3  19.3
[13:06:46.480] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:46.480] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:06:46.480] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:46.616] <TB3>     INFO: Expecting 231680 events.
[13:06:54.902] <TB3>     INFO: 231680 events read in total (7569ms).
[13:06:55.059] <TB3>     INFO: Test took 8576ms.
[13:06:55.261] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 61
[13:06:55.265] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:06:55.269] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:06:55.272] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 53
[13:06:55.275] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 107 and Delta(CalDel) = 57
[13:06:55.279] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 62
[13:06:55.282] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:06:55.286] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:06:55.289] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 110 and Delta(CalDel) = 60
[13:06:55.293] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:06:55.297] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:06:55.300] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:06:55.304] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:06:55.308] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 77 and Delta(CalDel) = 58
[13:06:55.312] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:06:55.317] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 76 and Delta(CalDel) = 65
[13:06:55.367] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:06:55.402] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:55.402] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:06:55.402] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:55.538] <TB3>     INFO: Expecting 231680 events.
[13:07:03.844] <TB3>     INFO: 231680 events read in total (7591ms).
[13:07:03.850] <TB3>     INFO: Test took 8444ms.
[13:07:03.872] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[13:07:04.168] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:07:04.172] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:07:04.176] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 113 +/- 28.5
[13:07:04.181] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 111 +/- 30
[13:07:04.184] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:07:04.188] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[13:07:04.191] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:07:04.195] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[13:07:04.199] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:07:04.202] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:07:04.205] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:07:04.209] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 28.5
[13:07:04.213] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29
[13:07:04.218] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[13:07:04.222] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32
[13:07:04.257] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:07:04.257] <TB3>     INFO: CalDel:      142   141   124   113   111   138   140   130   124   143   138   130   135   118   130   158
[13:07:04.257] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:07:04.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C0.dat
[13:07:04.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C1.dat
[13:07:04.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C2.dat
[13:07:04.262] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C3.dat
[13:07:04.263] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C4.dat
[13:07:04.263] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C5.dat
[13:07:04.263] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C6.dat
[13:07:04.263] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C7.dat
[13:07:04.263] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C8.dat
[13:07:04.263] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C9.dat
[13:07:04.264] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C10.dat
[13:07:04.264] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C11.dat
[13:07:04.264] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C12.dat
[13:07:04.264] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C13.dat
[13:07:04.264] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C14.dat
[13:07:04.264] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters_C15.dat
[13:07:04.264] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:07:04.265] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:07:04.265] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:07:04.265] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:07:04.351] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:07:04.351] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:07:04.351] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:07:04.351] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:07:04.353] <TB3>     INFO: ######################################################################
[13:07:04.353] <TB3>     INFO: PixTestTiming::doTest()
[13:07:04.353] <TB3>     INFO: ######################################################################
[13:07:04.353] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:04.353] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:07:04.353] <TB3>     INFO:    ----------------------------------------------------------------------
[13:07:04.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:07:06.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:07:08.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:07:10.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:07:13.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:07:15.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:07:17.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:07:19.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:07:22.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:07:24.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:07:26.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:07:29.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:07:31.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:07:33.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:07:35.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:07:38.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:07:40.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:07:41.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:07:43.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:07:44.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:07:46.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:07:47.983] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:07:49.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:07:51.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:07:52.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:07:54.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:07:55.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:07:57.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:07:58.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:08:00.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:08:01.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:08:03.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:08:04.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:08:06.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:08:07.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:08:09.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:08:10.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:08:12.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:08:13.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:08:15.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:08:16.891] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:08:19.173] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:08:20.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:08:22.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:08:25.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:08:26.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:08:29.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:08:30.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:08:32.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:08:34.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:08:36.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:08:38.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:08:41.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:08:43.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:08:45.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:08:48.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:08:50.289] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:08:52.562] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:08:54.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:08:57.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:08:59.382] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:09:01.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:09:03.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:09:06.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:09:08.485] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:09:10.759] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:09:13.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:09:15.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:09:17.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:09:19.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:09:22.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:09:24.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:09:26.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:09:28.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:09:29.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:09:31.242] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:09:32.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:09:34.285] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:09:35.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:09:37.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:09:38.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:09:40.367] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:09:41.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:09:43.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:09:44.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:09:46.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:09:47.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:09:49.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:09:51.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:09:52.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:09:54.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:09:55.594] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:09:57.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:09:58.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:10:00.172] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:10:01.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:10:03.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:10:04.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:10:06.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:10:07.793] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:10:09.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:10:10.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:10:12.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:10:13.880] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:10:15.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:10:17.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:10:19.954] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:10:22.228] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:10:24.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:10:26.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:10:29.051] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:10:31.325] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:10:33.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:10:35.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:10:38.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:10:40.433] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:10:42.706] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:10:44.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:10:47.267] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:10:49.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:10:51.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:10:54.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:10:56.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:10:58.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:11:00.976] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:11:03.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:11:05.532] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:11:07.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:11:10.476] <TB3>     INFO: TBM Phase Settings: 236
[13:11:10.476] <TB3>     INFO: 400MHz Phase: 3
[13:11:10.476] <TB3>     INFO: 160MHz Phase: 7
[13:11:10.476] <TB3>     INFO: Functional Phase Area: 3
[13:11:10.479] <TB3>     INFO: Test took 246126 ms.
[13:11:10.479] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:11:10.479] <TB3>     INFO:    ----------------------------------------------------------------------
[13:11:10.479] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:11:10.479] <TB3>     INFO:    ----------------------------------------------------------------------
[13:11:10.479] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:11:11.624] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:11:15.036] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:11:18.442] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:11:21.846] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:11:25.247] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:11:28.646] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:11:32.050] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:11:35.262] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:11:36.782] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:11:38.302] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:11:39.824] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:11:41.345] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:11:42.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:11:44.388] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:11:45.915] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:11:47.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:11:48.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:11:50.482] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:11:51.998] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:11:53.518] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:11:55.040] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:11:56.565] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:11:58.086] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:11:59.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:12:01.131] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:12:02.652] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:12:04.941] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:12:07.217] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:12:09.493] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:12:11.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:12:14.045] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:12:15.566] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:12:17.092] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:12:18.615] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:12:20.890] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:12:23.163] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:12:25.442] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:12:27.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:12:30.006] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:12:31.529] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:12:33.056] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:12:34.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:12:36.860] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:12:39.139] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:12:41.413] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:12:43.695] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:12:45.979] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:12:47.499] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:12:49.018] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:12:50.538] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:12:52.814] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:12:55.089] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:12:57.362] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:12:59.638] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:13:01.916] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:13:03.437] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:13:04.956] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:13:06.480] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:13:07.000] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:13:09.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:13:11.046] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:13:12.565] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:13:14.085] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:13:15.988] <TB3>     INFO: ROC Delay Settings: 228
[13:13:15.988] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:13:15.989] <TB3>     INFO: ROC Port 0 Delay: 4
[13:13:15.989] <TB3>     INFO: ROC Port 1 Delay: 4
[13:13:15.989] <TB3>     INFO: Functional ROC Area: 4
[13:13:15.993] <TB3>     INFO: Test took 125514 ms.
[13:13:15.993] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:13:15.993] <TB3>     INFO:    ----------------------------------------------------------------------
[13:13:15.993] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:13:15.993] <TB3>     INFO:    ----------------------------------------------------------------------
[13:13:17.132] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e062 c000 a101 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e062 c000 
[13:13:17.132] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 a102 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[13:13:17.132] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 a103 8040 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[13:13:17.132] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:13:31.598] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:31.598] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:13:46.074] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:46.075] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:14:00.486] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:00.486] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:14:15.063] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:15.063] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:14:29.586] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:29.586] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:14:44.124] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:44.124] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:14:58.686] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:58.686] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:15:13.028] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:13.028] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:15:27.487] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:27.487] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:15:41.971] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:42.351] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:42.364] <TB3>     INFO: Decoding statistics:
[13:15:42.364] <TB3>     INFO:   General information:
[13:15:42.364] <TB3>     INFO: 	 16bit words read:         240000000
[13:15:42.364] <TB3>     INFO: 	 valid events total:       20000000
[13:15:42.364] <TB3>     INFO: 	 empty events:             20000000
[13:15:42.364] <TB3>     INFO: 	 valid events with pixels: 0
[13:15:42.364] <TB3>     INFO: 	 valid pixel hits:         0
[13:15:42.364] <TB3>     INFO:   Event errors: 	           0
[13:15:42.364] <TB3>     INFO: 	 start marker:             0
[13:15:42.364] <TB3>     INFO: 	 stop marker:              0
[13:15:42.364] <TB3>     INFO: 	 overflow:                 0
[13:15:42.364] <TB3>     INFO: 	 invalid 5bit words:       0
[13:15:42.364] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:15:42.364] <TB3>     INFO:   TBM errors: 		           0
[13:15:42.364] <TB3>     INFO: 	 flawed TBM headers:       0
[13:15:42.364] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:15:42.364] <TB3>     INFO: 	 event ID mismatches:      0
[13:15:42.364] <TB3>     INFO:   ROC errors: 		           0
[13:15:42.364] <TB3>     INFO: 	 missing ROC header(s):    0
[13:15:42.364] <TB3>     INFO: 	 misplaced readback start: 0
[13:15:42.365] <TB3>     INFO:   Pixel decoding errors:	   0
[13:15:42.365] <TB3>     INFO: 	 pixel data incomplete:    0
[13:15:42.365] <TB3>     INFO: 	 pixel address:            0
[13:15:42.365] <TB3>     INFO: 	 pulse height fill bit:    0
[13:15:42.365] <TB3>     INFO: 	 buffer corruption:        0
[13:15:42.365] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.365] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:15:42.365] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.365] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.365] <TB3>     INFO:    Read back bit status: 1
[13:15:42.365] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.365] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.365] <TB3>     INFO:    Timings are good!
[13:15:42.365] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.365] <TB3>     INFO: Test took 146372 ms.
[13:15:42.365] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:15:42.365] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:15:42.365] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:15:42.365] <TB3>     INFO: PixTestTiming::doTest took 518014 ms.
[13:15:42.365] <TB3>     INFO: PixTestTiming::doTest() done
[13:15:42.365] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:15:42.365] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:15:42.365] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:15:42.365] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:15:42.366] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:15:42.366] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:15:42.366] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:15:42.718] <TB3>     INFO: ######################################################################
[13:15:42.718] <TB3>     INFO: PixTestAlive::doTest()
[13:15:42.718] <TB3>     INFO: ######################################################################
[13:15:42.720] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.720] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:15:42.720] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:42.722] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:15:43.097] <TB3>     INFO: Expecting 41600 events.
[13:15:47.186] <TB3>     INFO: 41600 events read in total (3374ms).
[13:15:47.187] <TB3>     INFO: Test took 4465ms.
[13:15:47.195] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:47.195] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:15:47.195] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:15:47.574] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:15:47.574] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:47.574] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:47.576] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:47.576] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:15:47.576] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:47.578] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:15:47.921] <TB3>     INFO: Expecting 41600 events.
[13:15:50.899] <TB3>     INFO: 41600 events read in total (2263ms).
[13:15:50.899] <TB3>     INFO: Test took 3321ms.
[13:15:50.899] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:50.899] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:15:50.899] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:15:50.899] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:15:51.314] <TB3>     INFO: PixTestAlive::maskTest() done
[13:15:51.314] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:51.317] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:51.317] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:15:51.317] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:51.318] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:15:51.673] <TB3>     INFO: Expecting 41600 events.
[13:15:55.839] <TB3>     INFO: 41600 events read in total (3451ms).
[13:15:55.843] <TB3>     INFO: Test took 4525ms.
[13:15:55.851] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:55.851] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:15:55.851] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:15:56.225] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:15:56.225] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:15:56.225] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:15:56.225] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:15:56.234] <TB3>     INFO: ######################################################################
[13:15:56.234] <TB3>     INFO: PixTestTrim::doTest()
[13:15:56.234] <TB3>     INFO: ######################################################################
[13:15:56.237] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:56.237] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:15:56.237] <TB3>     INFO:    ----------------------------------------------------------------------
[13:15:56.315] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:15:56.316] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:15:56.498] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:15:56.498] <TB3>     INFO:     run 1 of 1
[13:15:56.499] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:56.841] <TB3>     INFO: Expecting 5025280 events.
[13:16:41.812] <TB3>     INFO: 1375424 events read in total (44256ms).
[13:17:25.859] <TB3>     INFO: 2732200 events read in total (88304ms).
[13:18:09.987] <TB3>     INFO: 4098424 events read in total (132432ms).
[13:18:39.832] <TB3>     INFO: 5025280 events read in total (162276ms).
[13:18:39.883] <TB3>     INFO: Test took 163384ms.
[13:18:39.947] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:18:40.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:18:41.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:18:42.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:18:44.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:18:45.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:18:46.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:18:48.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:18:49.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:18:50.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:18:52.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:18:53.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:18:55.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:18:56.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:18:57.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:18:59.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:00.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:01.743] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230555648
[13:19:01.746] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8722 minThrLimit = 86.863 minThrNLimit = 111.016 -> result = 86.8722 -> 86
[13:19:01.747] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.219 minThrLimit = 82.2166 minThrNLimit = 109.455 -> result = 82.219 -> 82
[13:19:01.747] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8912 minThrLimit = 78.8823 minThrNLimit = 104.265 -> result = 78.8912 -> 78
[13:19:01.748] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2295 minThrLimit = 95.2283 minThrNLimit = 119.653 -> result = 95.2295 -> 95
[13:19:01.748] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2046 minThrLimit = 98.1814 minThrNLimit = 122.305 -> result = 98.2046 -> 98
[13:19:01.748] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1526 minThrLimit = 87.1278 minThrNLimit = 113.265 -> result = 87.1526 -> 87
[13:19:01.749] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9321 minThrLimit = 89.8912 minThrNLimit = 109.459 -> result = 89.9321 -> 89
[13:19:01.749] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7811 minThrLimit = 94.7699 minThrNLimit = 121.741 -> result = 94.7811 -> 94
[13:19:01.750] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3852 minThrLimit = 97.3822 minThrNLimit = 127.739 -> result = 97.3852 -> 97
[13:19:01.750] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9751 minThrLimit = 94.9644 minThrNLimit = 122.138 -> result = 94.9751 -> 94
[13:19:01.750] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5148 minThrLimit = 94.5049 minThrNLimit = 123.787 -> result = 94.5148 -> 94
[13:19:01.751] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0656 minThrLimit = 87.0457 minThrNLimit = 114.561 -> result = 87.0656 -> 87
[13:19:01.751] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0379 minThrLimit = 93.017 minThrNLimit = 119.37 -> result = 93.0379 -> 93
[13:19:01.751] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6849 minThrLimit = 91.6746 minThrNLimit = 116.65 -> result = 91.6849 -> 91
[13:19:01.752] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2896 minThrLimit = 87.2859 minThrNLimit = 113.51 -> result = 87.2896 -> 87
[13:19:01.752] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5382 minThrLimit = 87.5359 minThrNLimit = 110.076 -> result = 87.5382 -> 87
[13:19:01.752] <TB3>     INFO: ROC 0 VthrComp = 86
[13:19:01.754] <TB3>     INFO: ROC 1 VthrComp = 82
[13:19:01.755] <TB3>     INFO: ROC 2 VthrComp = 78
[13:19:01.755] <TB3>     INFO: ROC 3 VthrComp = 95
[13:19:01.755] <TB3>     INFO: ROC 4 VthrComp = 98
[13:19:01.755] <TB3>     INFO: ROC 5 VthrComp = 87
[13:19:01.756] <TB3>     INFO: ROC 6 VthrComp = 89
[13:19:01.756] <TB3>     INFO: ROC 7 VthrComp = 94
[13:19:01.756] <TB3>     INFO: ROC 8 VthrComp = 97
[13:19:01.756] <TB3>     INFO: ROC 9 VthrComp = 94
[13:19:01.756] <TB3>     INFO: ROC 10 VthrComp = 94
[13:19:01.757] <TB3>     INFO: ROC 11 VthrComp = 87
[13:19:01.757] <TB3>     INFO: ROC 12 VthrComp = 93
[13:19:01.757] <TB3>     INFO: ROC 13 VthrComp = 91
[13:19:01.757] <TB3>     INFO: ROC 14 VthrComp = 87
[13:19:01.757] <TB3>     INFO: ROC 15 VthrComp = 87
[13:19:01.757] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:19:01.757] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:19:01.773] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:19:01.773] <TB3>     INFO:     run 1 of 1
[13:19:01.774] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:02.116] <TB3>     INFO: Expecting 5025280 events.
[13:19:37.944] <TB3>     INFO: 879040 events read in total (35113ms).
[13:20:12.577] <TB3>     INFO: 1757424 events read in total (69746ms).
[13:20:48.266] <TB3>     INFO: 2636264 events read in total (105436ms).
[13:21:23.869] <TB3>     INFO: 3506744 events read in total (141038ms).
[13:21:59.290] <TB3>     INFO: 4374472 events read in total (176459ms).
[13:22:25.532] <TB3>     INFO: 5025280 events read in total (202701ms).
[13:22:25.608] <TB3>     INFO: Test took 203834ms.
[13:22:25.785] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:26.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:22:27.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:22:29.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:22:30.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:22:32.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:22:34.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:22:35.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:22:37.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:22:38.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:22:40.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:22:41.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:22:43.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:22:45.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:22:46.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:22:48.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:22:49.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:51.406] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 301957120
[13:22:51.409] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.1792 for pixel 4/0 mean/min/max = 44.5622/32.9063/56.218
[13:22:51.411] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.5758 for pixel 4/6 mean/min/max = 44.0195/32.3968/55.6422
[13:22:51.411] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.3137 for pixel 0/37 mean/min/max = 46.0448/34.7641/57.3255
[13:22:51.412] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1349 for pixel 17/1 mean/min/max = 44.2726/32.3071/56.2382
[13:22:51.412] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.5126 for pixel 20/7 mean/min/max = 43.7388/31.7124/55.7653
[13:22:51.412] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.475 for pixel 7/1 mean/min/max = 43.8872/31.8781/55.8962
[13:22:51.413] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.0723 for pixel 7/6 mean/min/max = 47.831/33.4614/62.2007
[13:22:51.413] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.9399 for pixel 12/6 mean/min/max = 44.3174/33.3884/55.2464
[13:22:51.413] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.808 for pixel 0/9 mean/min/max = 43.1703/32.298/54.0427
[13:22:51.414] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.7165 for pixel 45/5 mean/min/max = 44.1844/33.4422/54.9266
[13:22:51.414] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.2521 for pixel 17/1 mean/min/max = 43.6978/33.0296/54.366
[13:22:51.415] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.3041 for pixel 12/58 mean/min/max = 43.2493/31.7381/54.7606
[13:22:51.415] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4444 for pixel 16/16 mean/min/max = 44.4192/33.1745/55.6639
[13:22:51.415] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0174 for pixel 23/78 mean/min/max = 45.0631/34.0767/56.0495
[13:22:51.416] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8883 for pixel 1/5 mean/min/max = 43.3648/31.723/55.0066
[13:22:51.416] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.1879 for pixel 17/5 mean/min/max = 43.78/32.1342/55.4259
[13:22:51.416] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:51.552] <TB3>     INFO: Expecting 411648 events.
[13:22:59.068] <TB3>     INFO: 411648 events read in total (6794ms).
[13:22:59.075] <TB3>     INFO: Expecting 411648 events.
[13:23:06.583] <TB3>     INFO: 411648 events read in total (6846ms).
[13:23:06.593] <TB3>     INFO: Expecting 411648 events.
[13:23:14.155] <TB3>     INFO: 411648 events read in total (6905ms).
[13:23:14.169] <TB3>     INFO: Expecting 411648 events.
[13:23:21.780] <TB3>     INFO: 411648 events read in total (6952ms).
[13:23:21.797] <TB3>     INFO: Expecting 411648 events.
[13:23:29.385] <TB3>     INFO: 411648 events read in total (6932ms).
[13:23:29.405] <TB3>     INFO: Expecting 411648 events.
[13:23:37.055] <TB3>     INFO: 411648 events read in total (6997ms).
[13:23:37.074] <TB3>     INFO: Expecting 411648 events.
[13:23:44.550] <TB3>     INFO: 411648 events read in total (6827ms).
[13:23:44.572] <TB3>     INFO: Expecting 411648 events.
[13:23:52.060] <TB3>     INFO: 411648 events read in total (6834ms).
[13:23:52.087] <TB3>     INFO: Expecting 411648 events.
[13:23:59.611] <TB3>     INFO: 411648 events read in total (6878ms).
[13:23:59.639] <TB3>     INFO: Expecting 411648 events.
[13:24:07.352] <TB3>     INFO: 411648 events read in total (7069ms).
[13:24:07.383] <TB3>     INFO: Expecting 411648 events.
[13:24:15.134] <TB3>     INFO: 411648 events read in total (7113ms).
[13:24:15.166] <TB3>     INFO: Expecting 411648 events.
[13:24:22.839] <TB3>     INFO: 411648 events read in total (7034ms).
[13:24:22.876] <TB3>     INFO: Expecting 411648 events.
[13:24:30.537] <TB3>     INFO: 411648 events read in total (7027ms).
[13:24:30.653] <TB3>     INFO: Expecting 411648 events.
[13:24:38.214] <TB3>     INFO: 411648 events read in total (7007ms).
[13:24:38.255] <TB3>     INFO: Expecting 411648 events.
[13:24:45.956] <TB3>     INFO: 411648 events read in total (7065ms).
[13:24:45.999] <TB3>     INFO: Expecting 411648 events.
[13:24:53.688] <TB3>     INFO: 411648 events read in total (7058ms).
[13:24:53.737] <TB3>     INFO: Test took 122321ms.
[13:24:54.264] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0188 < 35 for itrim = 113; old thr = 34.2614 ... break
[13:24:54.314] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.044 < 35 for itrim = 111; old thr = 34.8822 ... break
[13:24:54.353] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7935 < 35 for itrim+1 = 110; old thr = 34.8058 ... break
[13:24:54.391] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1366 < 35 for itrim = 98; old thr = 34.3153 ... break
[13:24:54.429] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3605 < 35 for itrim = 91; old thr = 34.5309 ... break
[13:24:54.474] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0259 < 35 for itrim+1 = 108; old thr = 34.9747 ... break
[13:24:54.504] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6966 < 35 for itrim = 117; old thr = 34.1776 ... break
[13:24:54.546] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1731 < 35 for itrim = 104; old thr = 34.3351 ... break
[13:24:54.587] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2735 < 35 for itrim+1 = 95; old thr = 34.7942 ... break
[13:24:54.635] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0289 < 35 for itrim = 110; old thr = 34.2247 ... break
[13:24:54.681] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1095 < 35 for itrim+1 = 96; old thr = 34.609 ... break
[13:24:54.729] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9022 < 35 for itrim+1 = 104; old thr = 34.9681 ... break
[13:24:54.773] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4428 < 35 for itrim = 101; old thr = 34.443 ... break
[13:24:54.811] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1151 < 35 for itrim = 95; old thr = 34.5538 ... break
[13:24:54.846] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1285 < 35 for itrim = 92; old thr = 33.6235 ... break
[13:24:54.884] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.294 < 35 for itrim+1 = 93; old thr = 34.8223 ... break
[13:24:54.964] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:24:54.975] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:24:54.975] <TB3>     INFO:     run 1 of 1
[13:24:54.975] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:55.318] <TB3>     INFO: Expecting 5025280 events.
[13:25:31.038] <TB3>     INFO: 867304 events read in total (35005ms).
[13:26:05.441] <TB3>     INFO: 1734096 events read in total (69408ms).
[13:26:40.682] <TB3>     INFO: 2601168 events read in total (104649ms).
[13:27:15.651] <TB3>     INFO: 3459640 events read in total (139618ms).
[13:27:50.701] <TB3>     INFO: 4314728 events read in total (174668ms).
[13:28:19.954] <TB3>     INFO: 5025280 events read in total (203921ms).
[13:28:20.035] <TB3>     INFO: Test took 205060ms.
[13:28:20.219] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:20.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:22.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:23.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:25.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:26.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:28.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:29.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:31.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:32.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:34.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:36.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:37.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:39.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:40.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:42.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:43.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:45.151] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280182784
[13:28:45.153] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.679330 .. 49.687700
[13:28:45.240] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:28:45.252] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:45.252] <TB3>     INFO:     run 1 of 1
[13:28:45.252] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:45.606] <TB3>     INFO: Expecting 1930240 events.
[13:29:26.490] <TB3>     INFO: 1156224 events read in total (40162ms).
[13:29:54.704] <TB3>     INFO: 1930240 events read in total (68376ms).
[13:29:54.728] <TB3>     INFO: Test took 69476ms.
[13:29:54.768] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:54.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:55.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:56.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:57.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:58.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:59.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:00.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:01.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:02.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:03.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:04.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:05.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:06.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:07.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:08.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:09.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:10.972] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 209149952
[13:30:11.058] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.914746 .. 43.532013
[13:30:11.132] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:30:11.142] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:30:11.143] <TB3>     INFO:     run 1 of 1
[13:30:11.143] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:11.486] <TB3>     INFO: Expecting 1497600 events.
[13:30:52.753] <TB3>     INFO: 1157176 events read in total (40552ms).
[13:31:05.234] <TB3>     INFO: 1497600 events read in total (53034ms).
[13:31:05.257] <TB3>     INFO: Test took 54114ms.
[13:31:05.298] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:05.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:06.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:07.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:08.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:09.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:31:10.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:31:11.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:31:12.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:13.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:13.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:14.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:15.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:16.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:17.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:18.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:19.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:20.704] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 206966784
[13:31:20.795] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.573531 .. 39.058947
[13:31:20.872] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[13:31:20.882] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:31:20.882] <TB3>     INFO:     run 1 of 1
[13:31:20.882] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:21.230] <TB3>     INFO: Expecting 1198080 events.
[13:32:07.126] <TB3>     INFO: 1169208 events read in total (45181ms).
[13:32:08.516] <TB3>     INFO: 1198080 events read in total (46571ms).
[13:32:08.527] <TB3>     INFO: Test took 47645ms.
[13:32:08.553] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:08.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:09.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:10.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:11.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:12.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:13.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:14.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:14.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:15.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:16.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:17.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:18.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:19.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:20.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:21.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:22.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:23.190] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295923712
[13:32:23.275] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.651475 .. 39.058947
[13:32:23.352] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 49 (-1/-1) hits flags = 528 (plus default)
[13:32:23.363] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:23.363] <TB3>     INFO:     run 1 of 1
[13:32:23.363] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:23.713] <TB3>     INFO: Expecting 1131520 events.
[13:33:04.058] <TB3>     INFO: 1131520 events read in total (39630ms).
[13:33:04.088] <TB3>     INFO: Test took 40725ms.
[13:33:04.120] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:04.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:05.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:06.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:07.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:07.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:08.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:09.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:10.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:11.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:12.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:13.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:14.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:15.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:16.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:17.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:18.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:19.470] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337567744
[13:33:19.552] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:33:19.552] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:33:19.562] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:19.562] <TB3>     INFO:     run 1 of 1
[13:33:19.562] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:19.907] <TB3>     INFO: Expecting 1364480 events.
[13:33:59.537] <TB3>     INFO: 1075176 events read in total (38916ms).
[13:34:10.400] <TB3>     INFO: 1364480 events read in total (49778ms).
[13:34:10.416] <TB3>     INFO: Test took 50854ms.
[13:34:10.450] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:10.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:11.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:12.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:13.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:14.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:15.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:16.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:17.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:18.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:19.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:20.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:21.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:22.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:23.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:24.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:25.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:26.021] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285855744
[13:34:26.068] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[13:34:26.068] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[13:34:26.068] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[13:34:26.069] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[13:34:26.070] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[13:34:26.070] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[13:34:26.070] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[13:34:26.070] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C0.dat
[13:34:26.077] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C1.dat
[13:34:26.084] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C2.dat
[13:34:26.091] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C3.dat
[13:34:26.098] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C4.dat
[13:34:26.105] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C5.dat
[13:34:26.112] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C6.dat
[13:34:26.119] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C7.dat
[13:34:26.127] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C8.dat
[13:34:26.134] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C9.dat
[13:34:26.141] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C10.dat
[13:34:26.148] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C11.dat
[13:34:26.156] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C12.dat
[13:34:26.163] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C13.dat
[13:34:26.169] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C14.dat
[13:34:26.177] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//trimParameters35_C15.dat
[13:34:26.183] <TB3>     INFO: PixTestTrim::trimTest() done
[13:34:26.183] <TB3>     INFO: vtrim:     113 111 110  98  91 108 117 104  95 110  96 104 101  95  92  93 
[13:34:26.183] <TB3>     INFO: vthrcomp:   86  82  78  95  98  87  89  94  97  94  94  87  93  91  87  87 
[13:34:26.183] <TB3>     INFO: vcal mean:  34.95  34.96  34.94  34.93  34.95  34.98  34.97  34.98  34.96  34.98  34.97  34.98  35.01  34.98  34.98  34.91 
[13:34:26.183] <TB3>     INFO: vcal RMS:    0.99   0.81   0.76   0.79   0.83   0.82   0.87   0.78   0.78   0.78   0.77   0.81   0.79   0.79   0.83   0.81 
[13:34:26.183] <TB3>     INFO: bits mean:  10.06   9.88   8.74   9.75  10.04  10.12   9.09   9.61  10.06   9.79  10.02  10.36   9.84   9.21  10.35  10.36 
[13:34:26.183] <TB3>     INFO: bits RMS:    2.41   2.59   2.63   2.65   2.63   2.60   2.51   2.53   2.58   2.45   2.44   2.50   2.51   2.59   2.47   2.35 
[13:34:26.196] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:26.196] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:34:26.196] <TB3>     INFO:    ----------------------------------------------------------------------
[13:34:26.202] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:34:26.203] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:34:26.214] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:34:26.214] <TB3>     INFO:     run 1 of 1
[13:34:26.214] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:26.559] <TB3>     INFO: Expecting 4160000 events.
[13:35:11.809] <TB3>     INFO: 1100545 events read in total (44535ms).
[13:35:59.637] <TB3>     INFO: 2193785 events read in total (92363ms).
[13:36:45.193] <TB3>     INFO: 3276740 events read in total (137919ms).
[13:37:22.258] <TB3>     INFO: 4160000 events read in total (174984ms).
[13:37:22.328] <TB3>     INFO: Test took 176114ms.
[13:37:22.469] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:22.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:24.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:26.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:28.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:30.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:32.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:34.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:35.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:37.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:39.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:41.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:43.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:45.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:47.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:49.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:50.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:52.823] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360947712
[13:37:52.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:37:52.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:37:52.904] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[13:37:52.915] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:37:52.915] <TB3>     INFO:     run 1 of 1
[13:37:52.915] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:53.277] <TB3>     INFO: Expecting 3265600 events.
[13:38:41.100] <TB3>     INFO: 1189065 events read in total (47103ms).
[13:39:28.149] <TB3>     INFO: 2361715 events read in total (94152ms).
[13:40:04.902] <TB3>     INFO: 3265600 events read in total (130905ms).
[13:40:04.941] <TB3>     INFO: Test took 132026ms.
[13:40:05.033] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:05.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:06.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:08.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:10.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:12.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:13.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:15.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:17.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:18.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:20.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:22.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:23.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:25.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:27.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:28.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:30.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:32.103] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313933824
[13:40:32.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:40:32.178] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:40:32.178] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 146 (-1/-1) hits flags = 528 (plus default)
[13:40:32.188] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:40:32.189] <TB3>     INFO:     run 1 of 1
[13:40:32.189] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:32.532] <TB3>     INFO: Expecting 3057600 events.
[13:41:24.216] <TB3>     INFO: 1235990 events read in total (50969ms).
[13:42:12.558] <TB3>     INFO: 2450360 events read in total (99311ms).
[13:42:36.952] <TB3>     INFO: 3057600 events read in total (123706ms).
[13:42:36.988] <TB3>     INFO: Test took 124800ms.
[13:42:37.066] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:37.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:38.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:40.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:42.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:43.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:45.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:46.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:48.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:50.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:51.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:53.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:55.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:56.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:58.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:00.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:01.685] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:03.324] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355426304
[13:43:03.324] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:43:03.400] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:43:03.400] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 147 (-1/-1) hits flags = 528 (plus default)
[13:43:03.411] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:43:03.411] <TB3>     INFO:     run 1 of 1
[13:43:03.411] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:03.753] <TB3>     INFO: Expecting 3078400 events.
[13:43:52.682] <TB3>     INFO: 1229955 events read in total (48214ms).
[13:44:42.135] <TB3>     INFO: 2438875 events read in total (97670ms).
[13:45:07.738] <TB3>     INFO: 3078400 events read in total (123271ms).
[13:45:07.773] <TB3>     INFO: Test took 124362ms.
[13:45:07.849] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:08.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:09.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:11.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:12.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:14.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:15.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:17.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:19.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:20.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:22.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:23.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:25.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:26.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:28.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:30.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:31.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:33.390] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359206912
[13:45:33.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:45:33.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:45:33.464] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 147 (-1/-1) hits flags = 528 (plus default)
[13:45:33.475] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:45:33.475] <TB3>     INFO:     run 1 of 1
[13:45:33.475] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:33.817] <TB3>     INFO: Expecting 3078400 events.
[13:46:23.220] <TB3>     INFO: 1229945 events read in total (48687ms).
[13:47:10.961] <TB3>     INFO: 2438195 events read in total (96429ms).
[13:47:37.259] <TB3>     INFO: 3078400 events read in total (122727ms).
[13:47:37.295] <TB3>     INFO: Test took 123820ms.
[13:47:37.373] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:37.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:39.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:40.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:42.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:43.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:45.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:47.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:48.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:50.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:51.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:53.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:55.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:56.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:58.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:59.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:01.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:03.095] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362205184
[13:48:03.096] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.50693, thr difference RMS: 1.40167
[13:48:03.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.68153, thr difference RMS: 1.21738
[13:48:03.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.77981, thr difference RMS: 1.27163
[13:48:03.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.13505, thr difference RMS: 1.59699
[13:48:03.097] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.08343, thr difference RMS: 1.70956
[13:48:03.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.6187, thr difference RMS: 1.41374
[13:48:03.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.41948, thr difference RMS: 1.53524
[13:48:03.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.41254, thr difference RMS: 1.50766
[13:48:03.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.95419, thr difference RMS: 1.47052
[13:48:03.098] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.40882, thr difference RMS: 1.39373
[13:48:03.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.40827, thr difference RMS: 1.2833
[13:48:03.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.95443, thr difference RMS: 1.22006
[13:48:03.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.18017, thr difference RMS: 1.44629
[13:48:03.099] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.00991, thr difference RMS: 1.27729
[13:48:03.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.59134, thr difference RMS: 1.39674
[13:48:03.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.70958, thr difference RMS: 1.35578
[13:48:03.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.42804, thr difference RMS: 1.37023
[13:48:03.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.65203, thr difference RMS: 1.20938
[13:48:03.100] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.68002, thr difference RMS: 1.26921
[13:48:03.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.166, thr difference RMS: 1.59877
[13:48:03.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.14402, thr difference RMS: 1.69957
[13:48:03.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.50397, thr difference RMS: 1.40922
[13:48:03.101] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.43589, thr difference RMS: 1.53648
[13:48:03.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.35404, thr difference RMS: 1.4987
[13:48:03.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.93398, thr difference RMS: 1.50592
[13:48:03.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.33548, thr difference RMS: 1.39034
[13:48:03.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.49108, thr difference RMS: 1.26284
[13:48:03.102] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.94131, thr difference RMS: 1.20964
[13:48:03.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.2224, thr difference RMS: 1.43815
[13:48:03.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.0865, thr difference RMS: 1.28212
[13:48:03.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.67116, thr difference RMS: 1.41372
[13:48:03.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.83379, thr difference RMS: 1.35757
[13:48:03.103] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.37987, thr difference RMS: 1.37194
[13:48:03.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.66202, thr difference RMS: 1.17696
[13:48:03.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.63216, thr difference RMS: 1.26236
[13:48:03.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.22917, thr difference RMS: 1.59201
[13:48:03.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.24328, thr difference RMS: 1.70435
[13:48:03.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.48177, thr difference RMS: 1.39642
[13:48:03.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.53031, thr difference RMS: 1.51546
[13:48:03.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.38961, thr difference RMS: 1.49068
[13:48:03.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.06485, thr difference RMS: 1.48225
[13:48:03.105] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.37425, thr difference RMS: 1.3783
[13:48:03.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.67856, thr difference RMS: 1.24883
[13:48:03.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.90999, thr difference RMS: 1.19951
[13:48:03.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.39144, thr difference RMS: 1.43261
[13:48:03.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.22533, thr difference RMS: 1.26295
[13:48:03.106] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.85141, thr difference RMS: 1.37467
[13:48:03.107] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.0712, thr difference RMS: 1.34732
[13:48:03.107] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.35523, thr difference RMS: 1.33764
[13:48:03.107] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.68731, thr difference RMS: 1.18371
[13:48:03.107] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.60974, thr difference RMS: 1.23798
[13:48:03.107] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.35764, thr difference RMS: 1.57933
[13:48:03.108] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.45369, thr difference RMS: 1.72853
[13:48:03.108] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.41214, thr difference RMS: 1.3932
[13:48:03.108] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.61472, thr difference RMS: 1.49991
[13:48:03.108] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.35963, thr difference RMS: 1.48118
[13:48:03.108] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.0503, thr difference RMS: 1.49655
[13:48:03.109] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.40325, thr difference RMS: 1.37129
[13:48:03.109] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.74973, thr difference RMS: 1.24774
[13:48:03.109] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.89685, thr difference RMS: 1.21033
[13:48:03.109] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.47103, thr difference RMS: 1.41994
[13:48:03.110] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.3416, thr difference RMS: 1.25824
[13:48:03.110] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.8868, thr difference RMS: 1.37498
[13:48:03.110] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.1775, thr difference RMS: 1.31726
[13:48:03.218] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:48:03.221] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1926 seconds
[13:48:03.221] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:48:03.926] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:48:03.926] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:48:03.929] <TB3>     INFO: ######################################################################
[13:48:03.929] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:48:03.929] <TB3>     INFO: ######################################################################
[13:48:03.930] <TB3>     INFO:    ----------------------------------------------------------------------
[13:48:03.930] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:48:03.930] <TB3>     INFO:    ----------------------------------------------------------------------
[13:48:03.930] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:48:03.941] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:48:03.941] <TB3>     INFO:     run 1 of 1
[13:48:03.941] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:04.283] <TB3>     INFO: Expecting 59072000 events.
[13:48:33.439] <TB3>     INFO: 1072400 events read in total (28441ms).
[13:49:01.871] <TB3>     INFO: 2141200 events read in total (56873ms).
[13:49:29.678] <TB3>     INFO: 3210800 events read in total (84680ms).
[13:49:58.126] <TB3>     INFO: 4282400 events read in total (113128ms).
[13:50:26.455] <TB3>     INFO: 5350400 events read in total (141457ms).
[13:50:54.766] <TB3>     INFO: 6420400 events read in total (169768ms).
[13:51:23.239] <TB3>     INFO: 7491400 events read in total (198241ms).
[13:51:51.895] <TB3>     INFO: 8560200 events read in total (226897ms).
[13:52:20.301] <TB3>     INFO: 9629000 events read in total (255303ms).
[13:52:48.817] <TB3>     INFO: 10700800 events read in total (283819ms).
[13:53:17.354] <TB3>     INFO: 11769600 events read in total (312356ms).
[13:53:45.997] <TB3>     INFO: 12839400 events read in total (340999ms).
[13:54:14.380] <TB3>     INFO: 13910800 events read in total (369382ms).
[13:54:43.021] <TB3>     INFO: 14978800 events read in total (398023ms).
[13:55:11.586] <TB3>     INFO: 16047000 events read in total (426588ms).
[13:55:40.247] <TB3>     INFO: 17118600 events read in total (455249ms).
[13:56:08.896] <TB3>     INFO: 18187200 events read in total (483898ms).
[13:56:37.563] <TB3>     INFO: 19256200 events read in total (512565ms).
[13:57:06.159] <TB3>     INFO: 20328200 events read in total (541161ms).
[13:57:34.773] <TB3>     INFO: 21396800 events read in total (569775ms).
[13:58:03.395] <TB3>     INFO: 22466800 events read in total (598397ms).
[13:58:31.998] <TB3>     INFO: 23538400 events read in total (627000ms).
[13:59:00.647] <TB3>     INFO: 24606400 events read in total (655649ms).
[13:59:29.302] <TB3>     INFO: 25675400 events read in total (684304ms).
[13:59:58.032] <TB3>     INFO: 26747200 events read in total (713034ms).
[14:00:26.613] <TB3>     INFO: 27816000 events read in total (741615ms).
[14:00:55.202] <TB3>     INFO: 28885800 events read in total (770204ms).
[14:01:23.877] <TB3>     INFO: 29957200 events read in total (798879ms).
[14:01:52.577] <TB3>     INFO: 31025200 events read in total (827579ms).
[14:02:21.070] <TB3>     INFO: 32095200 events read in total (856072ms).
[14:02:49.729] <TB3>     INFO: 33166200 events read in total (884731ms).
[14:03:18.363] <TB3>     INFO: 34234800 events read in total (913365ms).
[14:03:47.117] <TB3>     INFO: 35304600 events read in total (942119ms).
[14:04:15.836] <TB3>     INFO: 36375000 events read in total (970838ms).
[14:04:44.504] <TB3>     INFO: 37443200 events read in total (999506ms).
[14:05:13.137] <TB3>     INFO: 38512800 events read in total (1028139ms).
[14:05:41.858] <TB3>     INFO: 39583400 events read in total (1056860ms).
[14:06:10.501] <TB3>     INFO: 40651200 events read in total (1085503ms).
[14:06:39.145] <TB3>     INFO: 41719000 events read in total (1114147ms).
[14:07:07.620] <TB3>     INFO: 42790000 events read in total (1142622ms).
[14:07:36.165] <TB3>     INFO: 43859400 events read in total (1171167ms).
[14:08:04.857] <TB3>     INFO: 44927800 events read in total (1199859ms).
[14:08:33.567] <TB3>     INFO: 45997800 events read in total (1228569ms).
[14:09:02.384] <TB3>     INFO: 47067400 events read in total (1257386ms).
[14:09:31.157] <TB3>     INFO: 48135200 events read in total (1286159ms).
[14:09:59.962] <TB3>     INFO: 49203800 events read in total (1314964ms).
[14:10:28.632] <TB3>     INFO: 50275000 events read in total (1343634ms).
[14:10:57.458] <TB3>     INFO: 51342800 events read in total (1372460ms).
[14:11:26.184] <TB3>     INFO: 52411000 events read in total (1401186ms).
[14:11:54.969] <TB3>     INFO: 53480200 events read in total (1429971ms).
[14:12:23.630] <TB3>     INFO: 54550600 events read in total (1458632ms).
[14:12:52.310] <TB3>     INFO: 55618800 events read in total (1487312ms).
[14:13:20.985] <TB3>     INFO: 56687000 events read in total (1515987ms).
[14:13:49.741] <TB3>     INFO: 57758600 events read in total (1544743ms).
[14:14:18.290] <TB3>     INFO: 58827600 events read in total (1573292ms).
[14:14:25.273] <TB3>     INFO: 59072000 events read in total (1580275ms).
[14:14:25.294] <TB3>     INFO: Test took 1581353ms.
[14:14:25.352] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:25.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:25.492] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:26.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:26.720] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:27.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:27.949] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:29.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:29.190] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:30.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:30.403] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:31.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:31.598] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:32.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:32.779] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:33.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:33.960] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:35.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:35.129] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:36.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:36.295] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:37.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:37.516] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:38.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:38.679] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:39.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:39.853] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:41.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:41.015] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:42.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:42.193] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:43.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:43.335] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:14:44.512] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496484352
[14:14:44.542] <TB3>     INFO: PixTestScurves::scurves() done 
[14:14:44.542] <TB3>     INFO: Vcal mean:  35.09  35.04  35.04  35.07  34.99  35.09  35.10  35.11  35.07  35.09  35.25  34.98  35.09  35.04  35.08  35.06 
[14:14:44.542] <TB3>     INFO: Vcal RMS:    0.87   0.69   0.63   0.66   0.70   0.68   0.75   0.64   0.65   0.65   0.66   0.69   0.65   0.64   0.68   0.70 
[14:14:44.542] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:14:44.615] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:14:44.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:14:44.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:14:44.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:14:44.615] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:14:44.615] <TB3>     INFO: ######################################################################
[14:14:44.615] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:14:44.615] <TB3>     INFO: ######################################################################
[14:14:44.620] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:14:44.963] <TB3>     INFO: Expecting 41600 events.
[14:14:49.096] <TB3>     INFO: 41600 events read in total (3409ms).
[14:14:49.097] <TB3>     INFO: Test took 4477ms.
[14:14:49.105] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:49.105] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:14:49.105] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:14:49.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 10, 25] has eff 0/10
[14:14:49.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 10, 25]
[14:14:49.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:14:49.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:14:49.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:14:49.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:14:49.453] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:14:49.798] <TB3>     INFO: Expecting 41600 events.
[14:14:53.992] <TB3>     INFO: 41600 events read in total (3479ms).
[14:14:53.993] <TB3>     INFO: Test took 4539ms.
[14:14:53.001] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:53.001] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:14:53.001] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:14:54.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.702
[14:14:54.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 173
[14:14:54.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.991
[14:14:54.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 195
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.86
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.689
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,6] phvalue 192
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.314
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.908
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.021
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.08
[14:14:54.007] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 172
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.163
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.831
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 182
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.832
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 187
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.072
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.854
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 194
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.192
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 181
[14:14:54.008] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.718
[14:14:54.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 181
[14:14:54.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.292
[14:14:54.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:14:54.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:14:54.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:14:54.009] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:14:54.094] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:14:54.445] <TB3>     INFO: Expecting 41600 events.
[14:14:58.581] <TB3>     INFO: 41600 events read in total (3420ms).
[14:14:58.581] <TB3>     INFO: Test took 4487ms.
[14:14:58.589] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:58.589] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:14:58.589] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:14:58.593] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 7
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9514
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.88
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 87
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6482
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.2039
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 89
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9428
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[14:14:58.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0804
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 71
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0249
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 77
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8333
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 58
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3822
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 60
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8702
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 84
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.7202
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 87
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.6107
[14:14:58.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,50] phvalue 90
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 103.58
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 104
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1276
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 73
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.022
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 84
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3125
[14:14:58.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[14:14:58.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[14:14:59.007] <TB3>     INFO: Expecting 2560 events.
[14:14:59.965] <TB3>     INFO: 2560 events read in total (243ms).
[14:14:59.965] <TB3>     INFO: Test took 1368ms.
[14:14:59.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:59.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[14:15:00.473] <TB3>     INFO: Expecting 2560 events.
[14:15:01.431] <TB3>     INFO: 2560 events read in total (243ms).
[14:15:01.432] <TB3>     INFO: Test took 1466ms.
[14:15:01.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:01.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[14:15:01.939] <TB3>     INFO: Expecting 2560 events.
[14:15:02.897] <TB3>     INFO: 2560 events read in total (243ms).
[14:15:02.897] <TB3>     INFO: Test took 1465ms.
[14:15:02.897] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:02.898] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 3 3
[14:15:03.405] <TB3>     INFO: Expecting 2560 events.
[14:15:04.363] <TB3>     INFO: 2560 events read in total (243ms).
[14:15:04.363] <TB3>     INFO: Test took 1465ms.
[14:15:04.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:04.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[14:15:04.871] <TB3>     INFO: Expecting 2560 events.
[14:15:05.828] <TB3>     INFO: 2560 events read in total (243ms).
[14:15:05.828] <TB3>     INFO: Test took 1465ms.
[14:15:05.828] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:05.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 5 5
[14:15:06.336] <TB3>     INFO: Expecting 2560 events.
[14:15:07.293] <TB3>     INFO: 2560 events read in total (242ms).
[14:15:07.293] <TB3>     INFO: Test took 1464ms.
[14:15:07.296] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:07.296] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 6 6
[14:15:07.805] <TB3>     INFO: Expecting 2560 events.
[14:15:08.764] <TB3>     INFO: 2560 events read in total (244ms).
[14:15:08.765] <TB3>     INFO: Test took 1469ms.
[14:15:08.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:08.765] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 7 7
[14:15:09.276] <TB3>     INFO: Expecting 2560 events.
[14:15:10.233] <TB3>     INFO: 2560 events read in total (243ms).
[14:15:10.233] <TB3>     INFO: Test took 1468ms.
[14:15:10.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:10.233] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[14:15:10.740] <TB3>     INFO: Expecting 2560 events.
[14:15:11.696] <TB3>     INFO: 2560 events read in total (241ms).
[14:15:11.697] <TB3>     INFO: Test took 1464ms.
[14:15:11.697] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:11.697] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[14:15:12.205] <TB3>     INFO: Expecting 2560 events.
[14:15:13.163] <TB3>     INFO: 2560 events read in total (243ms).
[14:15:13.163] <TB3>     INFO: Test took 1466ms.
[14:15:13.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:13.163] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[14:15:13.671] <TB3>     INFO: Expecting 2560 events.
[14:15:14.627] <TB3>     INFO: 2560 events read in total (241ms).
[14:15:14.627] <TB3>     INFO: Test took 1464ms.
[14:15:14.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:14.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 50, 11 11
[14:15:15.135] <TB3>     INFO: Expecting 2560 events.
[14:15:16.092] <TB3>     INFO: 2560 events read in total (242ms).
[14:15:16.093] <TB3>     INFO: Test took 1465ms.
[14:15:16.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:16.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 12 12
[14:15:16.600] <TB3>     INFO: Expecting 2560 events.
[14:15:17.579] <TB3>     INFO: 2560 events read in total (264ms).
[14:15:17.579] <TB3>     INFO: Test took 1484ms.
[14:15:17.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:17.580] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 13 13
[14:15:18.087] <TB3>     INFO: Expecting 2560 events.
[14:15:19.043] <TB3>     INFO: 2560 events read in total (242ms).
[14:15:19.044] <TB3>     INFO: Test took 1464ms.
[14:15:19.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:19.044] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 14 14
[14:15:19.551] <TB3>     INFO: Expecting 2560 events.
[14:15:20.510] <TB3>     INFO: 2560 events read in total (244ms).
[14:15:20.511] <TB3>     INFO: Test took 1467ms.
[14:15:20.513] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:20.513] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 15 15
[14:15:21.018] <TB3>     INFO: Expecting 2560 events.
[14:15:21.975] <TB3>     INFO: 2560 events read in total (242ms).
[14:15:21.975] <TB3>     INFO: Test took 1462ms.
[14:15:21.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:15:21.975] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[14:15:21.976] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:15:21.978] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:15:22.491] <TB3>     INFO: Expecting 655360 events.
[14:15:34.314] <TB3>     INFO: 655360 events read in total (11109ms).
[14:15:34.326] <TB3>     INFO: Expecting 655360 events.
[14:15:45.979] <TB3>     INFO: 655360 events read in total (11084ms).
[14:15:45.995] <TB3>     INFO: Expecting 655360 events.
[14:15:57.597] <TB3>     INFO: 655360 events read in total (11039ms).
[14:15:57.618] <TB3>     INFO: Expecting 655360 events.
[14:16:09.166] <TB3>     INFO: 655360 events read in total (10989ms).
[14:16:09.190] <TB3>     INFO: Expecting 655360 events.
[14:16:20.875] <TB3>     INFO: 655360 events read in total (11126ms).
[14:16:20.903] <TB3>     INFO: Expecting 655360 events.
[14:16:32.583] <TB3>     INFO: 655360 events read in total (11125ms).
[14:16:32.617] <TB3>     INFO: Expecting 655360 events.
[14:16:44.248] <TB3>     INFO: 655360 events read in total (11090ms).
[14:16:44.286] <TB3>     INFO: Expecting 655360 events.
[14:16:55.568] <TB3>     INFO: 655360 events read in total (10756ms).
[14:16:55.609] <TB3>     INFO: Expecting 655360 events.
[14:17:07.268] <TB3>     INFO: 655360 events read in total (11117ms).
[14:17:07.312] <TB3>     INFO: Expecting 655360 events.
[14:17:19.045] <TB3>     INFO: 655360 events read in total (11196ms).
[14:17:19.095] <TB3>     INFO: Expecting 655360 events.
[14:17:30.701] <TB3>     INFO: 655360 events read in total (11077ms).
[14:17:30.754] <TB3>     INFO: Expecting 655360 events.
[14:17:42.402] <TB3>     INFO: 655360 events read in total (11119ms).
[14:17:42.459] <TB3>     INFO: Expecting 655360 events.
[14:17:54.144] <TB3>     INFO: 655360 events read in total (11158ms).
[14:17:54.208] <TB3>     INFO: Expecting 655360 events.
[14:18:05.831] <TB3>     INFO: 655360 events read in total (11096ms).
[14:18:05.898] <TB3>     INFO: Expecting 655360 events.
[14:18:17.610] <TB3>     INFO: 655360 events read in total (11186ms).
[14:18:17.680] <TB3>     INFO: Expecting 655360 events.
[14:18:29.314] <TB3>     INFO: 655360 events read in total (11107ms).
[14:18:29.392] <TB3>     INFO: Test took 187414ms.
[14:18:29.490] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:29.797] <TB3>     INFO: Expecting 655360 events.
[14:18:41.529] <TB3>     INFO: 655360 events read in total (11018ms).
[14:18:41.540] <TB3>     INFO: Expecting 655360 events.
[14:18:53.131] <TB3>     INFO: 655360 events read in total (11018ms).
[14:18:53.148] <TB3>     INFO: Expecting 655360 events.
[14:19:04.748] <TB3>     INFO: 655360 events read in total (11034ms).
[14:19:04.767] <TB3>     INFO: Expecting 655360 events.
[14:19:16.474] <TB3>     INFO: 655360 events read in total (11145ms).
[14:19:16.499] <TB3>     INFO: Expecting 655360 events.
[14:19:28.070] <TB3>     INFO: 655360 events read in total (11015ms).
[14:19:28.100] <TB3>     INFO: Expecting 655360 events.
[14:19:39.693] <TB3>     INFO: 655360 events read in total (11048ms).
[14:19:39.727] <TB3>     INFO: Expecting 655360 events.
[14:19:51.302] <TB3>     INFO: 655360 events read in total (11027ms).
[14:19:51.340] <TB3>     INFO: Expecting 655360 events.
[14:20:02.918] <TB3>     INFO: 655360 events read in total (11042ms).
[14:20:02.957] <TB3>     INFO: Expecting 655360 events.
[14:20:14.734] <TB3>     INFO: 655360 events read in total (11235ms).
[14:20:14.780] <TB3>     INFO: Expecting 655360 events.
[14:20:26.414] <TB3>     INFO: 655360 events read in total (11107ms).
[14:20:26.465] <TB3>     INFO: Expecting 655360 events.
[14:20:38.096] <TB3>     INFO: 655360 events read in total (11104ms).
[14:20:38.152] <TB3>     INFO: Expecting 655360 events.
[14:20:49.504] <TB3>     INFO: 655360 events read in total (10825ms).
[14:20:49.561] <TB3>     INFO: Expecting 655360 events.
[14:21:00.987] <TB3>     INFO: 655360 events read in total (10890ms).
[14:21:01.051] <TB3>     INFO: Expecting 655360 events.
[14:21:12.770] <TB3>     INFO: 655360 events read in total (11192ms).
[14:21:12.838] <TB3>     INFO: Expecting 655360 events.
[14:21:24.555] <TB3>     INFO: 655360 events read in total (11191ms).
[14:21:24.624] <TB3>     INFO: Expecting 655360 events.
[14:21:36.378] <TB3>     INFO: 655360 events read in total (11228ms).
[14:21:36.452] <TB3>     INFO: Test took 186962ms.
[14:21:36.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:21:36.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:21:36.625] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:21:36.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:21:36.626] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:21:36.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:21:36.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:21:36.627] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:21:36.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:21:36.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:21:36.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:21:36.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:21:36.629] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:21:36.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:21:36.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:21:36.630] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:21:36.631] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:21:36.631] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.638] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:21:36.645] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:21:36.652] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.659] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.666] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.673] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:21:36.680] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.687] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.694] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.701] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.707] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.714] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.721] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.728] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.735] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.742] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.749] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.756] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:21:36.763] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:21:36.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C0.dat
[14:21:36.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C1.dat
[14:21:36.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C2.dat
[14:21:36.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C3.dat
[14:21:36.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C4.dat
[14:21:36.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C5.dat
[14:21:36.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C6.dat
[14:21:36.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C7.dat
[14:21:36.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C8.dat
[14:21:36.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C9.dat
[14:21:36.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C10.dat
[14:21:36.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C11.dat
[14:21:36.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C12.dat
[14:21:36.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C13.dat
[14:21:36.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C14.dat
[14:21:36.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//dacParameters35_C15.dat
[14:21:37.152] <TB3>     INFO: Expecting 41600 events.
[14:21:40.974] <TB3>     INFO: 41600 events read in total (3107ms).
[14:21:40.975] <TB3>     INFO: Test took 4169ms.
[14:21:41.631] <TB3>     INFO: Expecting 41600 events.
[14:21:45.483] <TB3>     INFO: 41600 events read in total (3137ms).
[14:21:45.484] <TB3>     INFO: Test took 4199ms.
[14:21:46.143] <TB3>     INFO: Expecting 41600 events.
[14:21:49.983] <TB3>     INFO: 41600 events read in total (3125ms).
[14:21:49.984] <TB3>     INFO: Test took 4192ms.
[14:21:50.289] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:50.420] <TB3>     INFO: Expecting 2560 events.
[14:21:51.377] <TB3>     INFO: 2560 events read in total (242ms).
[14:21:51.378] <TB3>     INFO: Test took 1089ms.
[14:21:51.381] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:51.887] <TB3>     INFO: Expecting 2560 events.
[14:21:52.844] <TB3>     INFO: 2560 events read in total (242ms).
[14:21:52.844] <TB3>     INFO: Test took 1463ms.
[14:21:52.847] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:53.353] <TB3>     INFO: Expecting 2560 events.
[14:21:54.314] <TB3>     INFO: 2560 events read in total (246ms).
[14:21:54.314] <TB3>     INFO: Test took 1468ms.
[14:21:54.317] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:54.823] <TB3>     INFO: Expecting 2560 events.
[14:21:55.784] <TB3>     INFO: 2560 events read in total (245ms).
[14:21:55.785] <TB3>     INFO: Test took 1468ms.
[14:21:55.787] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:56.293] <TB3>     INFO: Expecting 2560 events.
[14:21:57.252] <TB3>     INFO: 2560 events read in total (244ms).
[14:21:57.253] <TB3>     INFO: Test took 1466ms.
[14:21:57.255] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:57.763] <TB3>     INFO: Expecting 2560 events.
[14:21:58.721] <TB3>     INFO: 2560 events read in total (243ms).
[14:21:58.722] <TB3>     INFO: Test took 1467ms.
[14:21:58.724] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:59.230] <TB3>     INFO: Expecting 2560 events.
[14:22:00.187] <TB3>     INFO: 2560 events read in total (242ms).
[14:22:00.188] <TB3>     INFO: Test took 1464ms.
[14:22:00.190] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:00.696] <TB3>     INFO: Expecting 2560 events.
[14:22:01.655] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:01.655] <TB3>     INFO: Test took 1465ms.
[14:22:01.657] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:02.165] <TB3>     INFO: Expecting 2560 events.
[14:22:03.124] <TB3>     INFO: 2560 events read in total (243ms).
[14:22:03.124] <TB3>     INFO: Test took 1467ms.
[14:22:03.126] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:03.632] <TB3>     INFO: Expecting 2560 events.
[14:22:04.592] <TB3>     INFO: 2560 events read in total (245ms).
[14:22:04.593] <TB3>     INFO: Test took 1467ms.
[14:22:04.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:05.101] <TB3>     INFO: Expecting 2560 events.
[14:22:06.061] <TB3>     INFO: 2560 events read in total (245ms).
[14:22:06.061] <TB3>     INFO: Test took 1467ms.
[14:22:06.063] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:06.569] <TB3>     INFO: Expecting 2560 events.
[14:22:07.528] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:07.529] <TB3>     INFO: Test took 1466ms.
[14:22:07.531] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:08.037] <TB3>     INFO: Expecting 2560 events.
[14:22:08.996] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:08.996] <TB3>     INFO: Test took 1465ms.
[14:22:08.999] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:09.505] <TB3>     INFO: Expecting 2560 events.
[14:22:10.462] <TB3>     INFO: 2560 events read in total (242ms).
[14:22:10.463] <TB3>     INFO: Test took 1465ms.
[14:22:10.465] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:10.971] <TB3>     INFO: Expecting 2560 events.
[14:22:11.929] <TB3>     INFO: 2560 events read in total (243ms).
[14:22:11.930] <TB3>     INFO: Test took 1465ms.
[14:22:11.932] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:12.438] <TB3>     INFO: Expecting 2560 events.
[14:22:13.396] <TB3>     INFO: 2560 events read in total (243ms).
[14:22:13.396] <TB3>     INFO: Test took 1464ms.
[14:22:13.398] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:13.906] <TB3>     INFO: Expecting 2560 events.
[14:22:14.865] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:14.866] <TB3>     INFO: Test took 1468ms.
[14:22:14.868] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:15.374] <TB3>     INFO: Expecting 2560 events.
[14:22:16.334] <TB3>     INFO: 2560 events read in total (245ms).
[14:22:16.334] <TB3>     INFO: Test took 1466ms.
[14:22:16.336] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:16.843] <TB3>     INFO: Expecting 2560 events.
[14:22:17.802] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:17.802] <TB3>     INFO: Test took 1466ms.
[14:22:17.804] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:18.311] <TB3>     INFO: Expecting 2560 events.
[14:22:19.271] <TB3>     INFO: 2560 events read in total (245ms).
[14:22:19.271] <TB3>     INFO: Test took 1467ms.
[14:22:19.273] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:19.779] <TB3>     INFO: Expecting 2560 events.
[14:22:20.738] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:20.739] <TB3>     INFO: Test took 1466ms.
[14:22:20.741] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:21.247] <TB3>     INFO: Expecting 2560 events.
[14:22:22.206] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:22.206] <TB3>     INFO: Test took 1465ms.
[14:22:22.208] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:22.715] <TB3>     INFO: Expecting 2560 events.
[14:22:23.673] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:23.674] <TB3>     INFO: Test took 1466ms.
[14:22:23.677] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:24.182] <TB3>     INFO: Expecting 2560 events.
[14:22:25.141] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:25.142] <TB3>     INFO: Test took 1465ms.
[14:22:25.144] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:25.651] <TB3>     INFO: Expecting 2560 events.
[14:22:26.610] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:26.610] <TB3>     INFO: Test took 1466ms.
[14:22:26.612] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:27.119] <TB3>     INFO: Expecting 2560 events.
[14:22:28.079] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:28.079] <TB3>     INFO: Test took 1467ms.
[14:22:28.082] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:28.589] <TB3>     INFO: Expecting 2560 events.
[14:22:29.549] <TB3>     INFO: 2560 events read in total (245ms).
[14:22:29.550] <TB3>     INFO: Test took 1469ms.
[14:22:29.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:30.058] <TB3>     INFO: Expecting 2560 events.
[14:22:31.017] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:31.018] <TB3>     INFO: Test took 1466ms.
[14:22:31.020] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:31.526] <TB3>     INFO: Expecting 2560 events.
[14:22:32.485] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:32.486] <TB3>     INFO: Test took 1467ms.
[14:22:32.488] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:32.994] <TB3>     INFO: Expecting 2560 events.
[14:22:33.953] <TB3>     INFO: 2560 events read in total (243ms).
[14:22:33.954] <TB3>     INFO: Test took 1466ms.
[14:22:33.957] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:34.462] <TB3>     INFO: Expecting 2560 events.
[14:22:35.421] <TB3>     INFO: 2560 events read in total (244ms).
[14:22:35.421] <TB3>     INFO: Test took 1464ms.
[14:22:35.423] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:35.929] <TB3>     INFO: Expecting 2560 events.
[14:22:36.891] <TB3>     INFO: 2560 events read in total (247ms).
[14:22:36.891] <TB3>     INFO: Test took 1468ms.
[14:22:37.912] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:22:37.912] <TB3>     INFO: PH scale (per ROC):    83  93  86  80  77  81  67  81  87  78  80  79  76  85  77  71
[14:22:37.912] <TB3>     INFO: PH offset (per ROC):  176 158 162 160 178 175 176 184 179 165 161 159 148 172 163 169
[14:22:38.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:22:38.092] <TB3>     INFO: ######################################################################
[14:22:38.092] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:22:38.092] <TB3>     INFO: ######################################################################
[14:22:38.092] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:22:38.105] <TB3>     INFO: scanning low vcal = 10
[14:22:38.457] <TB3>     INFO: Expecting 41600 events.
[14:22:42.178] <TB3>     INFO: 41600 events read in total (3006ms).
[14:22:42.178] <TB3>     INFO: Test took 4073ms.
[14:22:42.180] <TB3>     INFO: scanning low vcal = 20
[14:22:42.686] <TB3>     INFO: Expecting 41600 events.
[14:22:46.401] <TB3>     INFO: 41600 events read in total (3000ms).
[14:22:46.401] <TB3>     INFO: Test took 4221ms.
[14:22:46.403] <TB3>     INFO: scanning low vcal = 30
[14:22:46.909] <TB3>     INFO: Expecting 41600 events.
[14:22:50.634] <TB3>     INFO: 41600 events read in total (3010ms).
[14:22:50.635] <TB3>     INFO: Test took 4232ms.
[14:22:50.638] <TB3>     INFO: scanning low vcal = 40
[14:22:51.140] <TB3>     INFO: Expecting 41600 events.
[14:22:55.373] <TB3>     INFO: 41600 events read in total (3518ms).
[14:22:55.375] <TB3>     INFO: Test took 4737ms.
[14:22:55.378] <TB3>     INFO: scanning low vcal = 50
[14:22:55.795] <TB3>     INFO: Expecting 41600 events.
[14:23:00.036] <TB3>     INFO: 41600 events read in total (3526ms).
[14:23:00.037] <TB3>     INFO: Test took 4659ms.
[14:23:00.041] <TB3>     INFO: scanning low vcal = 60
[14:23:00.460] <TB3>     INFO: Expecting 41600 events.
[14:23:04.735] <TB3>     INFO: 41600 events read in total (3560ms).
[14:23:04.735] <TB3>     INFO: Test took 4694ms.
[14:23:04.738] <TB3>     INFO: scanning low vcal = 70
[14:23:05.163] <TB3>     INFO: Expecting 41600 events.
[14:23:09.422] <TB3>     INFO: 41600 events read in total (3545ms).
[14:23:09.423] <TB3>     INFO: Test took 4685ms.
[14:23:09.426] <TB3>     INFO: scanning low vcal = 80
[14:23:09.845] <TB3>     INFO: Expecting 41600 events.
[14:23:14.105] <TB3>     INFO: 41600 events read in total (3545ms).
[14:23:14.106] <TB3>     INFO: Test took 4680ms.
[14:23:14.109] <TB3>     INFO: scanning low vcal = 90
[14:23:14.529] <TB3>     INFO: Expecting 41600 events.
[14:23:18.779] <TB3>     INFO: 41600 events read in total (3535ms).
[14:23:18.780] <TB3>     INFO: Test took 4671ms.
[14:23:18.783] <TB3>     INFO: scanning low vcal = 100
[14:23:19.205] <TB3>     INFO: Expecting 41600 events.
[14:23:23.593] <TB3>     INFO: 41600 events read in total (3673ms).
[14:23:23.594] <TB3>     INFO: Test took 4811ms.
[14:23:23.597] <TB3>     INFO: scanning low vcal = 110
[14:23:24.018] <TB3>     INFO: Expecting 41600 events.
[14:23:28.315] <TB3>     INFO: 41600 events read in total (3582ms).
[14:23:28.315] <TB3>     INFO: Test took 4718ms.
[14:23:28.318] <TB3>     INFO: scanning low vcal = 120
[14:23:28.738] <TB3>     INFO: Expecting 41600 events.
[14:23:32.997] <TB3>     INFO: 41600 events read in total (3544ms).
[14:23:32.998] <TB3>     INFO: Test took 4680ms.
[14:23:32.001] <TB3>     INFO: scanning low vcal = 130
[14:23:33.424] <TB3>     INFO: Expecting 41600 events.
[14:23:37.697] <TB3>     INFO: 41600 events read in total (3559ms).
[14:23:37.698] <TB3>     INFO: Test took 4697ms.
[14:23:37.702] <TB3>     INFO: scanning low vcal = 140
[14:23:38.123] <TB3>     INFO: Expecting 41600 events.
[14:23:42.379] <TB3>     INFO: 41600 events read in total (3541ms).
[14:23:42.380] <TB3>     INFO: Test took 4678ms.
[14:23:42.383] <TB3>     INFO: scanning low vcal = 150
[14:23:42.804] <TB3>     INFO: Expecting 41600 events.
[14:23:47.069] <TB3>     INFO: 41600 events read in total (3550ms).
[14:23:47.069] <TB3>     INFO: Test took 4686ms.
[14:23:47.073] <TB3>     INFO: scanning low vcal = 160
[14:23:47.490] <TB3>     INFO: Expecting 41600 events.
[14:23:51.761] <TB3>     INFO: 41600 events read in total (3556ms).
[14:23:51.762] <TB3>     INFO: Test took 4689ms.
[14:23:51.765] <TB3>     INFO: scanning low vcal = 170
[14:23:52.182] <TB3>     INFO: Expecting 41600 events.
[14:23:56.447] <TB3>     INFO: 41600 events read in total (3550ms).
[14:23:56.448] <TB3>     INFO: Test took 4683ms.
[14:23:56.453] <TB3>     INFO: scanning low vcal = 180
[14:23:56.875] <TB3>     INFO: Expecting 41600 events.
[14:24:01.180] <TB3>     INFO: 41600 events read in total (3590ms).
[14:24:01.180] <TB3>     INFO: Test took 4727ms.
[14:24:01.183] <TB3>     INFO: scanning low vcal = 190
[14:24:01.601] <TB3>     INFO: Expecting 41600 events.
[14:24:05.873] <TB3>     INFO: 41600 events read in total (3557ms).
[14:24:05.874] <TB3>     INFO: Test took 4691ms.
[14:24:05.876] <TB3>     INFO: scanning low vcal = 200
[14:24:06.296] <TB3>     INFO: Expecting 41600 events.
[14:24:10.555] <TB3>     INFO: 41600 events read in total (3544ms).
[14:24:10.556] <TB3>     INFO: Test took 4679ms.
[14:24:10.559] <TB3>     INFO: scanning low vcal = 210
[14:24:10.980] <TB3>     INFO: Expecting 41600 events.
[14:24:15.257] <TB3>     INFO: 41600 events read in total (3562ms).
[14:24:15.258] <TB3>     INFO: Test took 4699ms.
[14:24:15.261] <TB3>     INFO: scanning low vcal = 220
[14:24:15.678] <TB3>     INFO: Expecting 41600 events.
[14:24:19.932] <TB3>     INFO: 41600 events read in total (3539ms).
[14:24:19.933] <TB3>     INFO: Test took 4672ms.
[14:24:19.936] <TB3>     INFO: scanning low vcal = 230
[14:24:20.356] <TB3>     INFO: Expecting 41600 events.
[14:24:24.639] <TB3>     INFO: 41600 events read in total (3568ms).
[14:24:24.640] <TB3>     INFO: Test took 4704ms.
[14:24:24.643] <TB3>     INFO: scanning low vcal = 240
[14:24:25.064] <TB3>     INFO: Expecting 41600 events.
[14:24:29.341] <TB3>     INFO: 41600 events read in total (3562ms).
[14:24:29.342] <TB3>     INFO: Test took 4699ms.
[14:24:29.347] <TB3>     INFO: scanning low vcal = 250
[14:24:29.766] <TB3>     INFO: Expecting 41600 events.
[14:24:34.042] <TB3>     INFO: 41600 events read in total (3561ms).
[14:24:34.043] <TB3>     INFO: Test took 4696ms.
[14:24:34.047] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:24:34.467] <TB3>     INFO: Expecting 41600 events.
[14:24:38.754] <TB3>     INFO: 41600 events read in total (3573ms).
[14:24:38.755] <TB3>     INFO: Test took 4708ms.
[14:24:38.759] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:24:39.183] <TB3>     INFO: Expecting 41600 events.
[14:24:43.449] <TB3>     INFO: 41600 events read in total (3551ms).
[14:24:43.450] <TB3>     INFO: Test took 4691ms.
[14:24:43.453] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:24:43.871] <TB3>     INFO: Expecting 41600 events.
[14:24:48.125] <TB3>     INFO: 41600 events read in total (3539ms).
[14:24:48.126] <TB3>     INFO: Test took 4673ms.
[14:24:48.129] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:24:48.554] <TB3>     INFO: Expecting 41600 events.
[14:24:52.828] <TB3>     INFO: 41600 events read in total (3559ms).
[14:24:52.828] <TB3>     INFO: Test took 4699ms.
[14:24:52.831] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:24:53.252] <TB3>     INFO: Expecting 41600 events.
[14:24:57.514] <TB3>     INFO: 41600 events read in total (3547ms).
[14:24:57.514] <TB3>     INFO: Test took 4683ms.
[14:24:58.081] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:24:58.084] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:24:58.084] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:24:58.084] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:24:58.084] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:24:58.084] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:24:58.085] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:24:58.085] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:24:58.085] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:24:58.085] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:24:58.085] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:24:58.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:24:58.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:24:58.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:24:58.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:24:58.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:24:58.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:25:36.644] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:25:36.644] <TB3>     INFO: non-linearity mean:  0.958 0.957 0.951 0.962 0.962 0.956 0.954 0.949 0.960 0.957 0.954 0.958 0.953 0.962 0.955 0.956
[14:25:36.644] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.005 0.006 0.009 0.007 0.005 0.007 0.008 0.005 0.006 0.006 0.006 0.007
[14:25:36.644] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:25:36.667] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:25:36.689] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:25:36.711] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:25:36.733] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:25:36.756] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:25:36.778] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:25:36.800] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:25:36.822] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:25:36.845] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:25:36.867] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:25:36.889] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:25:36.911] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:25:36.934] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:25:36.956] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:25:36.979] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-17_FPIXTest-17C-Nebraska-160531-1303_2016-05-31_13h03m_1464717831//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:25:36.001] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:25:36.001] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:25:37.008] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:25:37.008] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:25:37.011] <TB3>     INFO: ######################################################################
[14:25:37.011] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:25:37.011] <TB3>     INFO: ######################################################################
[14:25:37.013] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:25:37.023] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:37.023] <TB3>     INFO:     run 1 of 1
[14:25:37.023] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:37.366] <TB3>     INFO: Expecting 3120000 events.
[14:26:27.258] <TB3>     INFO: 1254505 events read in total (49177ms).
[14:27:15.041] <TB3>     INFO: 2501410 events read in total (96960ms).
[14:27:38.613] <TB3>     INFO: 3120000 events read in total (120532ms).
[14:27:38.654] <TB3>     INFO: Test took 121631ms.
[14:27:38.734] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:38.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:40.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:41.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:43.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:44.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:46.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:47.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:49.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:50.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:52.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:53.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:55.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:56.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:58.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:59.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:01.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:02.717] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417099776
[14:28:02.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:28:02.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.253, RMS = 1.88161
[14:28:02.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:02.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:28:02.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.0026, RMS = 1.94562
[14:28:02.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:28:02.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:28:02.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4695, RMS = 1.65153
[14:28:02.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:02.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:28:02.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.795, RMS = 1.96042
[14:28:02.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:28:02.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:28:02.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.436, RMS = 1.3449
[14:28:02.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[14:28:02.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:28:02.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 58.2316, RMS = 2.03709
[14:28:02.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 69
[14:28:02.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:28:02.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3917, RMS = 1.46219
[14:28:02.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:28:02.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:28:02.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3997, RMS = 1.15785
[14:28:02.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:28:02.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:28:02.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5176, RMS = 1.25889
[14:28:02.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:28:02.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:28:02.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2336, RMS = 1.22013
[14:28:02.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:28:02.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:28:02.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2605, RMS = 1.56141
[14:28:02.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:02.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:28:02.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3994, RMS = 2.08701
[14:28:02.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:28:02.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:28:02.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5214, RMS = 1.50256
[14:28:02.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:28:02.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:28:02.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.3452, RMS = 2.16497
[14:28:02.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:28:02.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:28:02.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3455, RMS = 1.42632
[14:28:02.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:28:02.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:28:02.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1131, RMS = 1.31187
[14:28:02.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:28:02.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:28:02.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0213, RMS = 1.86972
[14:28:02.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:28:02.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:28:02.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2482, RMS = 1.3987
[14:28:02.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:28:02.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:28:02.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5087, RMS = 1.2941
[14:28:02.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:28:02.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:28:02.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2197, RMS = 1.6264
[14:28:02.763] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:28:02.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:28:02.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0051, RMS = 1.20147
[14:28:02.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:28:02.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:28:02.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1676, RMS = 1.34626
[14:28:02.765] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:28:02.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:28:02.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0046, RMS = 1.58891
[14:28:02.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:28:02.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:28:02.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1476, RMS = 1.81903
[14:28:02.766] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:28:02.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:28:02.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8151, RMS = 1.07042
[14:28:02.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:28:02.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:28:02.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9188, RMS = 1.6085
[14:28:02.767] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:28:02.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:28:02.768] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8817, RMS = 1.53108
[14:28:02.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:28:02.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:28:02.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6199, RMS = 2.26608
[14:28:02.769] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:28:02.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:28:02.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4681, RMS = 1.39726
[14:28:02.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:28:02.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:28:02.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2934, RMS = 2.06141
[14:28:02.770] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:28:02.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:28:02.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4308, RMS = 1.12323
[14:28:02.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:28:02.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:28:02.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5717, RMS = 1.28303
[14:28:02.771] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:28:02.776] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:28:02.776] <TB3>     INFO: number of dead bumps (per ROC):     2    0    2    0    0    0    0    0    0    0    0    1    0    0    1    0
[14:28:02.776] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:28:02.872] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:28:02.872] <TB3>     INFO: enter test to run
[14:28:02.872] <TB3>     INFO:   test:  no parameter change
[14:28:02.872] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[14:28:02.874] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459.8mA
[14:28:02.874] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:28:02.874] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:28:03.349] <TB3>    QUIET: Connection to board 24 closed.
[14:28:03.350] <TB3>     INFO: pXar: this is the end, my friend
[14:28:03.350] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
