WARNING ** source setup_environment must be run in a bash, zsh or sh shell; see README
GPGPU-Sim version 3.2.2 (build gpgpu-sim_git-commit-5d3f3aa78130a30a8adcf9942261310880067169-modified_0.0) configured with GPUWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration, the apps and simulator must be compiled with CUDA 4.2.
You can still run a PASCAL configuration when compiling with 4.2 by setting the $PTXAS_CUDA_INSTALL_PATH directory environment variable.
The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. pascal) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Num args 1
0 gtest_filter=cuda.nrm1*:-*complex*
App args --gtest_filter=cuda.nrm1*:-*complex*
Configuring CPU Network-on-Chip...
Configuring CPU core 0...
Configuring GPU Network-on-Chip...
Configuring GPU core 0...
Configuring GPU core 1...
Configuring GPU core 2...
Configuring GPU core 3...
Configuring GPU core 4...
Configuring GPU core 5...
Configuring GPU core 6...
Configuring GPU core 7...
Configuring GPU core 8...
Configuring GPU core 9...
Configuring GPU core 10...
Configuring GPU core 11...
Configuring GPU core 12...
Configuring GPU core 13...
Configuring GPU core 14...
Configuring GPU core 15...
Configuring GPU core 16...
Configuring GPU core 17...
Configuring GPU core 18...
Configuring GPU core 19...
Configuring GPU core 20...
Configuring GPU core 21...
Configuring GPU core 22...
Configuring GPU core 23...
Configuring GPU core 24...
Configuring GPU core 25...
Configuring GPU core 26...
Configuring GPU core 27...
Configuring GPU core 28...
Configuring GPU core 29...
Configuring GPU core 30...
Configuring GPU core 31...
Configuring GPU core 32...
Configuring GPU core 33...
Configuring GPU core 34...
Configuring GPU core 35...
Configuring GPU core 36...
Configuring GPU core 37...
Configuring GPU core 38...
Configuring GPU core 39...
Configuring GPU core 40...
Configuring GPU core 41...
Configuring GPU core 42...
Configuring GPU core 43...
Configuring GPU core 44...
Configuring GPU core 45...
Configuring GPU core 46...
Configuring GPU core 47...
Configuring GPU core 48...
Configuring GPU core 49...
Configuring GPU core 50...
Configuring GPU core 51...
Configuring GPU core 52...
Configuring GPU core 53...
Configuring GPU core 54...
Configuring GPU core 55...
Configuring GPU core 56...
Configuring GPU core 57...
Configuring GPU core 58...
Configuring GPU core 59...
Configuring GPU core 60...
Configuring GPU core 61...
Configuring GPU core 62...
Configuring GPU core 63...
Configuring GPU core 64...
Configuring GPU core 65...
Configuring GPU core 66...
Configuring GPU core 67...
Configuring GPU core 68...
Configuring GPU core 69...
Configuring GPU core 70...
Configuring GPU core 71...
Configuring GPU core 72...
Configuring GPU core 73...
Configuring GPU core 74...
Configuring GPU core 75...
Configuring GPU core 76...
Configuring GPU core 77...
Configuring GPU core 78...
Configuring GPU core 79...
Configuring GPU core 80...
Configuring GPU core 81...
Configuring GPU core 82...
Configuring GPU core 83...
Configuring Simple mem part0 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x0 End Address: 0x3fffff800
Configuring Simple mem part1 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x100 End Address: 0x3fffff900
Creating L2 controller 0-0 (0)...
 - Start Address: 0x0 End Address: 0x3fffff800
++ 0-2 (1)...
Creating L2 controller 0-1 (1)...
 - Start Address: 0x100 End Address: 0x3fffff900
++ 1-2 (0)...
Creating L2 controller 0-2 (8)...
 - Start Address: 0x800 End Address: 0x400000000
++ 8-2 (1)...
Creating L2 controller 0-3 (9)...
 - Start Address: 0x900 End Address: 0x400000100
++ 9-2 (0)...
Creating L2 controller 0-4 (16)...
 - Start Address: 0x1000 End Address: 0x400000800
++ 16-2 (1)...
Creating L2 controller 0-5 (17)...
 - Start Address: 0x1100 End Address: 0x400000900
++ 17-2 (0)...
Creating L2 controller 0-6 (24)...
 - Start Address: 0x1800 End Address: 0x400001000
++ 24-2 (1)...
Creating L2 controller 0-7 (25)...
 - Start Address: 0x1900 End Address: 0x400001100
++ 25-2 (0)...
Configuring Simple mem part2 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x200 End Address: 0x3fffffa00
Configuring Simple mem part3 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x300 End Address: 0x3fffffb00
Creating L2 controller 1-0 (2)...
 - Start Address: 0x200 End Address: 0x3fffffa00
++ 2-2 (1)...
Creating L2 controller 1-1 (3)...
 - Start Address: 0x300 End Address: 0x3fffffb00
++ 3-2 (0)...
Creating L2 controller 1-2 (10)...
 - Start Address: 0xa00 End Address: 0x400000200
++ 10-2 (1)...
Creating L2 controller 1-3 (11)...
 - Start Address: 0xb00 End Address: 0x400000300
++ 11-2 (0)...
Creating L2 controller 1-4 (18)...
 - Start Address: 0x1200 End Address: 0x400000a00
++ 18-2 (1)...
Creating L2 controller 1-5 (19)...
 - Start Address: 0x1300 End Address: 0x400000b00
++ 19-2 (0)...
Creating L2 controller 1-6 (26)...
 - Start Address: 0x1a00 End Address: 0x400001200
++ 26-2 (1)...
Creating L2 controller 1-7 (27)...
 - Start Address: 0x1b00 End Address: 0x400001300
++ 27-2 (0)...
Configuring Simple mem part4 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x400 End Address: 0x3fffffc00
Configuring Simple mem part5 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x500 End Address: 0x3fffffd00
Creating L2 controller 2-0 (4)...
 - Start Address: 0x400 End Address: 0x3fffffc00
++ 4-2 (1)...
Creating L2 controller 2-1 (5)...
 - Start Address: 0x500 End Address: 0x3fffffd00
++ 5-2 (0)...
Creating L2 controller 2-2 (12)...
 - Start Address: 0xc00 End Address: 0x400000400
++ 12-2 (1)...
Creating L2 controller 2-3 (13)...
 - Start Address: 0xd00 End Address: 0x400000500
++ 13-2 (0)...
Creating L2 controller 2-4 (20)...
 - Start Address: 0x1400 End Address: 0x400000c00
++ 20-2 (1)...
Creating L2 controller 2-5 (21)...
 - Start Address: 0x1500 End Address: 0x400000d00
++ 21-2 (0)...
Creating L2 controller 2-6 (28)...
 - Start Address: 0x1c00 End Address: 0x400001400
++ 28-2 (1)...
Creating L2 controller 2-7 (29)...
 - Start Address: 0x1d00 End Address: 0x400001500
++ 29-2 (0)...
Configuring Simple mem part6 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x600 End Address: 0x3fffffe00
Configuring Simple mem part7 out of 4...
 - Capacity: 4294967296 per HBM
 - Start Address: 0x700 End Address: 0x3ffffff00
Creating L2 controller 3-0 (6)...
 - Start Address: 0x600 End Address: 0x3fffffe00
++ 6-2 (1)...
Creating L2 controller 3-1 (7)...
 - Start Address: 0x700 End Address: 0x3ffffff00
++ 7-2 (0)...
Creating L2 controller 3-2 (14)...
 - Start Address: 0xe00 End Address: 0x400000600
++ 14-2 (1)...
Creating L2 controller 3-3 (15)...
 - Start Address: 0xf00 End Address: 0x400000700
++ 15-2 (0)...
Creating L2 controller 3-4 (22)...
 - Start Address: 0x1600 End Address: 0x400000e00
++ 22-2 (1)...
Creating L2 controller 3-5 (23)...
 - Start Address: 0x1700 End Address: 0x400000f00
++ 23-2 (0)...
Creating L2 controller 3-6 (30)...
 - Start Address: 0x1e00 End Address: 0x400001600
++ 30-2 (1)...
Creating L2 controller 3-7 (31)...
 - Start Address: 0x1f00 End Address: 0x400001700
++ 31-2 (0)...
Completed configuring the cuda-test model
ArielComponent[arielcpu.cc:53:ArielCPU] Creating Ariel component...
ArielComponent[arielcpu.cc:59:ArielCPU] Configuring for 1 cores...
ArielComponent[arielcpu.cc:62:ArielCPU] Configuring for check addresses = no
ArielComponent[arielcpu.cc:90:ArielCPU] WARNING - ariel parameter name change: change 'memorylevels' to 'memmgr.memorylevels' in your input. The old parameter will continue to work for now but may not be supported in future releases.
ArielComponent[arielcpu.cc:96:ArielCPU] WARNING - ariel parameter name change: change 'defaultlevel' to 'memmgr.defaultlevel' in your input. The old parameter will continue to work for now but may not be supported in future releases.
ArielComponent[arielcpu.cc:116:ArielCPU] WARNING - ariel parameter name change: change 'pagecount0' to 'memmgr.pagecount0' in your input. The old parameter will continue to work for now but may not be supported in future releases.
ArielComponent[arielcpu.cc:144:ArielCPU] Loading memory manger: ariel.MemoryManagerSimple
ArielComponent[arielcpu.cc:152:ArielCPU] Memory manager construction is completed.
ArielComponent[arielcpu.cc:196:ArielCPU] Model specifies that there are 1 application arguments
ArielComponent[arielcpu.cc:210:ArielCPU] Interception and instrumentation of multi-level memory and malloc/free calls is ENABLED.
ArielComponent[arielcpu.cc:215:ArielCPU] Tracking the stack and dumping on malloc calls is DISABLED.
ArielComponent[arielcpu.cc:220:ArielCPU] Malloc map file is DISABLED
ArielComponent[arielcpu.cc:227:ArielCPU] Base pipe name: /sst_shmem_48988-0-1804289383
ArielComponent[arielcpu.cc:231:ArielCPU] Base pipe name: /sst_shmem_48988-0-846930886
ArielComponent[arielcpu.cc:235:ArielCPU] Base pipe name: /sst_shmem_48988-0-1681692777
ArielComponent[arielcpu.cc:246:ArielCPU] Processing application arguments...
ArielComponent[arielcpu.cc:339:ArielCPU] Found application argument 0 (apparg0) = --gtest_filter=cuda.nrm1*:-*complex*
ArielComponent[arielcpu.cc:373:ArielCPU] Completed processing application arguments.
ArielComponent[arielcpu.cc:380:ArielCPU] Creating core to cache links...
ArielComponent[arielcpu.cc:398:ArielCPU] Creating core to GPU links...
ArielComponent[arielcpu.cc:403:ArielCPU] Creating processor cores and cache links...
ArielComponent[arielcpu.cc:406:ArielCPU] Configuring cores and cache links...
ArielComponent[arielcpu.cc:448:ArielCPU] Registering ArielCPU clock at 2660MHz
ArielComponent[arielcpu.cc:452:ArielCPU] Clocks registered.
ArielComponent[arielcpu.cc:460:ArielCPU] Completed initialization of the Ariel CPU.
[t=0][cpu_xbar]: Creating Shogun crossbar at 800MHz clock rate and 3 ports
[t=0][cpu_xbar]: Connecting 3 links...
[t=0][cpu_xbar]: Configuring port port0 ...
[t=0][cpu_xbar]: Configuring port port1 ...
[t=0][cpu_xbar]: Configuring port port2 ...
[t=0][cpu_xbar]: Allocating pending input/output queues...


        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-5d3f3aa78130a30a8adcf9942261310880067169_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           0 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1                     none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                             0 # L1 Hit Latency
-smem_latency                           3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adpative_volta_cache_config                    0 # adpative_volta_cache_config
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                    1 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths   4,4,4,1,4,4,4,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2                     none # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    1 # L2 cache used for texture only
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=10:RAS=24:RP=10:RC=34: CL=10:WL=2:CDLR=3:WR=9:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               1 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBBCCC.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:877.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                    0 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    10 # row to column delay
RAS                                    24 # time needed to activate row
RP                                     10 # time needed to precharge (deactivate) row
RC                                     34 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                      9 # last data-in to row precharge
CL                                     10 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007800 	high:15 low:11
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 00000000000007ff 	high:11 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:877000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000114025085519
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Created new context

SST GPU core is equal the GPGPU-sim cores = 84
l2cache_0: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
Note (l2cache_0): Changed 'network_bw' to 'memNIC.network_bw' in params. Change your input file to remove this notice.
l2PCIcache_0: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
Note (l2PCIcache_0): Changed 'network_bw' to 'memNIC.network_bw' in params. Change your input file to remove this notice.
> memory, Address range:  257353320 - 257088872; Interleaving: 257361176 - 257353000
memory, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
Note (dc): Changed 'network_bw' to 'memNIC.network_bw' in params. Change your input file to remove this notice.
Note (dc): Changed 'addr_range_start' to 'memNIC.addr_range_start' in params. Change your input file to remove this notice.
Note (dc): Changed 'addr_range_end' to 'memNIC.addr_range_end' in params. Change your input file to remove this notice.
[t=0][gpu_xbar]: Creating Shogun crossbar at 1200MHz clock rate and 116 ports
[t=0][gpu_xbar]: Connecting 116 links...
[t=0][gpu_xbar]: Configuring port port0 ...
[t=0][gpu_xbar]: Configuring port port1 ...
[t=0][gpu_xbar]: Configuring port port2 ...
[t=0][gpu_xbar]: Configuring port port3 ...
[t=0][gpu_xbar]: Configuring port port4 ...
[t=0][gpu_xbar]: Configuring port port5 ...
[t=0][gpu_xbar]: Configuring port port6 ...
[t=0][gpu_xbar]: Configuring port port7 ...
[t=0][gpu_xbar]: Configuring port port8 ...
[t=0][gpu_xbar]: Configuring port port9 ...
[t=0][gpu_xbar]: Configuring port port10 ...
[t=0][gpu_xbar]: Configuring port port11 ...
[t=0][gpu_xbar]: Configuring port port12 ...
[t=0][gpu_xbar]: Configuring port port13 ...
[t=0][gpu_xbar]: Configuring port port14 ...
[t=0][gpu_xbar]: Configuring port port15 ...
[t=0][gpu_xbar]: Configuring port port16 ...
[t=0][gpu_xbar]: Configuring port port17 ...
[t=0][gpu_xbar]: Configuring port port18 ...
[t=0][gpu_xbar]: Configuring port port19 ...
[t=0][gpu_xbar]: Configuring port port20 ...
[t=0][gpu_xbar]: Configuring port port21 ...
[t=0][gpu_xbar]: Configuring port port22 ...
[t=0][gpu_xbar]: Configuring port port23 ...
[t=0][gpu_xbar]: Configuring port port24 ...
[t=0][gpu_xbar]: Configuring port port25 ...
[t=0][gpu_xbar]: Configuring port port26 ...
[t=0][gpu_xbar]: Configuring port port27 ...
[t=0][gpu_xbar]: Configuring port port28 ...
[t=0][gpu_xbar]: Configuring port port29 ...
[t=0][gpu_xbar]: Configuring port port30 ...
[t=0][gpu_xbar]: Configuring port port31 ...
[t=0][gpu_xbar]: Configuring port port32 ...
[t=0][gpu_xbar]: Configuring port port33 ...
[t=0][gpu_xbar]: Configuring port port34 ...
[t=0][gpu_xbar]: Configuring port port35 ...
[t=0][gpu_xbar]: Configuring port port36 ...
[t=0][gpu_xbar]: Configuring port port37 ...
[t=0][gpu_xbar]: Configuring port port38 ...
[t=0][gpu_xbar]: Configuring port port39 ...
[t=0][gpu_xbar]: Configuring port port40 ...
[t=0][gpu_xbar]: Configuring port port41 ...
[t=0][gpu_xbar]: Configuring port port42 ...
[t=0][gpu_xbar]: Configuring port port43 ...
[t=0][gpu_xbar]: Configuring port port44 ...
[t=0][gpu_xbar]: Configuring port port45 ...
[t=0][gpu_xbar]: Configuring port port46 ...
[t=0][gpu_xbar]: Configuring port port47 ...
[t=0][gpu_xbar]: Configuring port port48 ...
[t=0][gpu_xbar]: Configuring port port49 ...
[t=0][gpu_xbar]: Configuring port port50 ...
[t=0][gpu_xbar]: Configuring port port51 ...
[t=0][gpu_xbar]: Configuring port port52 ...
[t=0][gpu_xbar]: Configuring port port53 ...
[t=0][gpu_xbar]: Configuring port port54 ...
[t=0][gpu_xbar]: Configuring port port55 ...
[t=0][gpu_xbar]: Configuring port port56 ...
[t=0][gpu_xbar]: Configuring port port57 ...
[t=0][gpu_xbar]: Configuring port port58 ...
[t=0][gpu_xbar]: Configuring port port59 ...
[t=0][gpu_xbar]: Configuring port port60 ...
[t=0][gpu_xbar]: Configuring port port61 ...
[t=0][gpu_xbar]: Configuring port port62 ...
[t=0][gpu_xbar]: Configuring port port63 ...
[t=0][gpu_xbar]: Configuring port port64 ...
[t=0][gpu_xbar]: Configuring port port65 ...
[t=0][gpu_xbar]: Configuring port port66 ...
[t=0][gpu_xbar]: Configuring port port67 ...
[t=0][gpu_xbar]: Configuring port port68 ...
[t=0][gpu_xbar]: Configuring port port69 ...
[t=0][gpu_xbar]: Configuring port port70 ...
[t=0][gpu_xbar]: Configuring port port71 ...
[t=0][gpu_xbar]: Configuring port port72 ...
[t=0][gpu_xbar]: Configuring port port73 ...
[t=0][gpu_xbar]: Configuring port port74 ...
[t=0][gpu_xbar]: Configuring port port75 ...
[t=0][gpu_xbar]: Configuring port port76 ...
[t=0][gpu_xbar]: Configuring port port77 ...
[t=0][gpu_xbar]: Configuring port port78 ...
[t=0][gpu_xbar]: Configuring port port79 ...
[t=0][gpu_xbar]: Configuring port port80 ...
[t=0][gpu_xbar]: Configuring port port81 ...
[t=0][gpu_xbar]: Configuring port port82 ...
[t=0][gpu_xbar]: Configuring port port83 ...
[t=0][gpu_xbar]: Configuring port port84 ...
[t=0][gpu_xbar]: Configuring port port85 ...
[t=0][gpu_xbar]: Configuring port port86 ...
[t=0][gpu_xbar]: Configuring port port87 ...
[t=0][gpu_xbar]: Configuring port port88 ...
[t=0][gpu_xbar]: Configuring port port89 ...
[t=0][gpu_xbar]: Configuring port port90 ...
[t=0][gpu_xbar]: Configuring port port91 ...
[t=0][gpu_xbar]: Configuring port port92 ...
[t=0][gpu_xbar]: Configuring port port93 ...
[t=0][gpu_xbar]: Configuring port port94 ...
[t=0][gpu_xbar]: Configuring port port95 ...
[t=0][gpu_xbar]: Configuring port port96 ...
[t=0][gpu_xbar]: Configuring port port97 ...
[t=0][gpu_xbar]: Configuring port port98 ...
[t=0][gpu_xbar]: Configuring port port99 ...
[t=0][gpu_xbar]: Configuring port port100 ...
[t=0][gpu_xbar]: Configuring port port101 ...
[t=0][gpu_xbar]: Configuring port port102 ...
[t=0][gpu_xbar]: Configuring port port103 ...
[t=0][gpu_xbar]: Configuring port port104 ...
[t=0][gpu_xbar]: Configuring port port105 ...
[t=0][gpu_xbar]: Configuring port port106 ...
[t=0][gpu_xbar]: Configuring port port107 ...
[t=0][gpu_xbar]: Configuring port port108 ...
[t=0][gpu_xbar]: Configuring port port109 ...
[t=0][gpu_xbar]: Configuring port port110 ...
[t=0][gpu_xbar]: Configuring port port111 ...
[t=0][gpu_xbar]: Configuring port port112 ...
[t=0][gpu_xbar]: Configuring port port113 ...
[t=0][gpu_xbar]: Configuring port port114 ...
[t=0][gpu_xbar]: Configuring port port115 ...
[t=0][gpu_xbar]: Allocating pending input/output queues...
> Simplehbm_0, Address range:  305519704 - 305516760; Interleaving: 305519832 - 305519768
Simplehbm_0, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
> Simplehbm_1, Address range:  305540520 - 305519768; Interleaving: 305542488 - 305542424
Simplehbm_1, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
l2gcache_0: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_1: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_8: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_9: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_16: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_17: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_24: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_25: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
> Simplehbm_2, Address range:  317660200 - 317667336; Interleaving: 317573208 - 317573704
Simplehbm_2, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
> Simplehbm_3, Address range:  317665688 - 317669416; Interleaving: 317693064 - 317660200
Simplehbm_3, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
l2gcache_2: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_3: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_10: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_11: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_18: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_19: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_26: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_27: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
> Simplehbm_4, Address range:  329810232 - 329717336; Interleaving: 329810360 - 329810296
Simplehbm_4, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
> Simplehbm_5, Address range:  329810488 - 329717400; Interleaving: 329717160 - 329810232
Simplehbm_5, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
l2gcache_4: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_5: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_12: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_13: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_20: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_21: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_28: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_29: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
> Simplehbm_6, Address range:  341863240 - 341955208; Interleaving: 341863736 - 341955272
Simplehbm_6, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
> Simplehbm_7, Address range:  341957368 - 341954504; Interleaving: 341983080 - 341863240
Simplehbm_7, ** Found deprecated parameter: do_not_back ** Use 'backing' parameter instead and specify 'none', 'malloc', or 'mmap'. Remove this parameter from your input deck to eliminate this message.
l2gcache_6: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_7: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_14: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_15: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_22: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_23: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_30: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
l2gcache_31: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 32 cycles.
ArielComponent[arielcpu.cc:468:init] Launching PIN...
ArielComponent[arielcpu.cc:583:forkPINChild] Launching executable: /usr/local/module-pkgs/pin/pin-2.14-71313-gcc.4.4.7-linux/intel64/bin/pinbin...
SSTARIEL: Loading Ariel Tool to connect to SST on pipe: /sst_shmem_48988-0-1804289383 max instruction count: 1000000000 max core count: 1
SSTARIEL: Function profiling is disabled.
SSTARIEL: Performing write tracing (this is an expensive operation.)
ArielComponent[arielcpu.cc:473:init] Returned from launching PIN.  Waiting for child to attach.
ArielComponent[arielcpu.cc:476:init] Child has attached!
Call __cudaRegisterFatBinary.
Add payload..
Add API 1
Payload sent..
self exe links to: /home/chughes/tools/sst/sst-gpgpusim-toplevel/new-tests/kokkos_tests/runs/nrm1/./KokkosKernels_UnitTest_Cuda
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
From cuobjdumpInit /home/chughes/tools/sst/sst-gpgpusim-toplevel/new-tests/kokkos_tests/runs/nrm1/./KokkosKernels_UnitTest_Cuda
self exe links to: /home/chughes/tools/sst/sst-gpgpusim-toplevel/new-tests/kokkos_tests/runs/nrm1/./KokkosKernels_UnitTest_Cuda
Running md5sum using "md5sum /home/chughes/tools/sst/sst-gpgpusim-toplevel/new-tests/kokkos_tests/runs/nrm1/./KokkosKernels_UnitTest_Cuda"
220ea7bd93584a2cc15cd91c6bdf3c57  /home/chughes/tools/sst/sst-gpgpusim-toplevel/new-tests/kokkos_tests/runs/nrm1/./KokkosKernels_UnitTest_Cuda
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.1.sm_61.ptx
Extracting PTX file and ptxas options    1: KokkosKernels_UnitTest_Cuda.1.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.2.sm_61.ptx
Extracting PTX file and ptxas options    2: KokkosKernels_UnitTest_Cuda.2.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.3.sm_61.ptx
Extracting PTX file and ptxas options    3: KokkosKernels_UnitTest_Cuda.3.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.4.sm_61.ptx
Extracting PTX file and ptxas options    4: KokkosKernels_UnitTest_Cuda.4.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.5.sm_61.ptx
Extracting PTX file and ptxas options    5: KokkosKernels_UnitTest_Cuda.5.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.6.sm_61.ptx
Extracting PTX file and ptxas options    6: KokkosKernels_UnitTest_Cuda.6.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.7.sm_61.ptx
Extracting PTX file and ptxas options    7: KokkosKernels_UnitTest_Cuda.7.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.8.sm_61.ptx
Extracting PTX file and ptxas options    8: KokkosKernels_UnitTest_Cuda.8.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.9.sm_61.ptx
Extracting PTX file and ptxas options    9: KokkosKernels_UnitTest_Cuda.9.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.10.sm_61.ptx
Extracting PTX file and ptxas options   10: KokkosKernels_UnitTest_Cuda.10.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.11.sm_61.ptx
Extracting PTX file and ptxas options   11: KokkosKernels_UnitTest_Cuda.11.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.12.sm_61.ptx
Extracting PTX file and ptxas options   12: KokkosKernels_UnitTest_Cuda.12.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.13.sm_61.ptx
Extracting PTX file and ptxas options   13: KokkosKernels_UnitTest_Cuda.13.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.14.sm_61.ptx
Extracting PTX file and ptxas options   14: KokkosKernels_UnitTest_Cuda.14.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.15.sm_61.ptx
Extracting PTX file and ptxas options   15: KokkosKernels_UnitTest_Cuda.15.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.16.sm_61.ptx
Extracting PTX file and ptxas options   16: KokkosKernels_UnitTest_Cuda.16.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.17.sm_61.ptx
Extracting PTX file and ptxas options   17: KokkosKernels_UnitTest_Cuda.17.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.18.sm_61.ptx
Extracting PTX file and ptxas options   18: KokkosKernels_UnitTest_Cuda.18.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.19.sm_61.ptx
Extracting PTX file and ptxas options   19: KokkosKernels_UnitTest_Cuda.19.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.20.sm_61.ptx
Extracting PTX file and ptxas options   20: KokkosKernels_UnitTest_Cuda.20.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.21.sm_61.ptx
Extracting PTX file and ptxas options   21: KokkosKernels_UnitTest_Cuda.21.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.22.sm_61.ptx
Extracting PTX file and ptxas options   22: KokkosKernels_UnitTest_Cuda.22.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.23.sm_61.ptx
Extracting PTX file and ptxas options   23: KokkosKernels_UnitTest_Cuda.23.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.24.sm_61.ptx
Extracting PTX file and ptxas options   24: KokkosKernels_UnitTest_Cuda.24.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.25.sm_61.ptx
Extracting PTX file and ptxas options   25: KokkosKernels_UnitTest_Cuda.25.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.26.sm_61.ptx
Extracting PTX file and ptxas options   26: KokkosKernels_UnitTest_Cuda.26.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.27.sm_61.ptx
Extracting PTX file and ptxas options   27: KokkosKernels_UnitTest_Cuda.27.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.28.sm_61.ptx
Extracting PTX file and ptxas options   28: KokkosKernels_UnitTest_Cuda.28.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.29.sm_61.ptx
Extracting PTX file and ptxas options   29: KokkosKernels_UnitTest_Cuda.29.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.30.sm_61.ptx
Extracting PTX file and ptxas options   30: KokkosKernels_UnitTest_Cuda.30.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.31.sm_61.ptx
Extracting PTX file and ptxas options   31: KokkosKernels_UnitTest_Cuda.31.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.32.sm_61.ptx
Extracting PTX file and ptxas options   32: KokkosKernels_UnitTest_Cuda.32.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.33.sm_61.ptx
Extracting PTX file and ptxas options   33: KokkosKernels_UnitTest_Cuda.33.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.34.sm_61.ptx
Extracting PTX file and ptxas options   34: KokkosKernels_UnitTest_Cuda.34.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.35.sm_61.ptx
Extracting PTX file and ptxas options   35: KokkosKernels_UnitTest_Cuda.35.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.36.sm_61.ptx
Extracting PTX file and ptxas options   36: KokkosKernels_UnitTest_Cuda.36.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.37.sm_61.ptx
Extracting PTX file and ptxas options   37: KokkosKernels_UnitTest_Cuda.37.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.38.sm_61.ptx
Extracting PTX file and ptxas options   38: KokkosKernels_UnitTest_Cuda.38.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.39.sm_61.ptx
Extracting PTX file and ptxas options   39: KokkosKernels_UnitTest_Cuda.39.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.40.sm_61.ptx
Extracting PTX file and ptxas options   40: KokkosKernels_UnitTest_Cuda.40.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.41.sm_61.ptx
Extracting PTX file and ptxas options   41: KokkosKernels_UnitTest_Cuda.41.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.42.sm_61.ptx
Extracting PTX file and ptxas options   42: KokkosKernels_UnitTest_Cuda.42.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.43.sm_61.ptx
Extracting PTX file and ptxas options   43: KokkosKernels_UnitTest_Cuda.43.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.44.sm_61.ptx
Extracting PTX file and ptxas options   44: KokkosKernels_UnitTest_Cuda.44.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.45.sm_61.ptx
Extracting PTX file and ptxas options   45: KokkosKernels_UnitTest_Cuda.45.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.46.sm_61.ptx
Extracting PTX file and ptxas options   46: KokkosKernels_UnitTest_Cuda.46.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.47.sm_61.ptx
Extracting PTX file and ptxas options   47: KokkosKernels_UnitTest_Cuda.47.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.48.sm_61.ptx
Extracting PTX file and ptxas options   48: KokkosKernels_UnitTest_Cuda.48.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.49.sm_61.ptx
Extracting PTX file and ptxas options   49: KokkosKernels_UnitTest_Cuda.49.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.50.sm_61.ptx
Extracting PTX file and ptxas options   50: KokkosKernels_UnitTest_Cuda.50.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.51.sm_61.ptx
Extracting PTX file and ptxas options   51: KokkosKernels_UnitTest_Cuda.51.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.52.sm_61.ptx
Extracting PTX file and ptxas options   52: KokkosKernels_UnitTest_Cuda.52.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.53.sm_61.ptx
Extracting PTX file and ptxas options   53: KokkosKernels_UnitTest_Cuda.53.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.54.sm_61.ptx
Extracting PTX file and ptxas options   54: KokkosKernels_UnitTest_Cuda.54.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.55.sm_61.ptx
Extracting PTX file and ptxas options   55: KokkosKernels_UnitTest_Cuda.55.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.56.sm_61.ptx
Extracting PTX file and ptxas options   56: KokkosKernels_UnitTest_Cuda.56.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.57.sm_61.ptx
Extracting PTX file and ptxas options   57: KokkosKernels_UnitTest_Cuda.57.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.58.sm_61.ptx
Extracting PTX file and ptxas options   58: KokkosKernels_UnitTest_Cuda.58.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.59.sm_61.ptx
Extracting PTX file and ptxas options   59: KokkosKernels_UnitTest_Cuda.59.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.60.sm_61.ptx
Extracting PTX file and ptxas options   60: KokkosKernels_UnitTest_Cuda.60.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.61.sm_61.ptx
Extracting PTX file and ptxas options   61: KokkosKernels_UnitTest_Cuda.61.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.62.sm_61.ptx
Extracting PTX file and ptxas options   62: KokkosKernels_UnitTest_Cuda.62.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.63.sm_61.ptx
Extracting PTX file and ptxas options   63: KokkosKernels_UnitTest_Cuda.63.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.64.sm_61.ptx
Extracting PTX file and ptxas options   64: KokkosKernels_UnitTest_Cuda.64.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.65.sm_61.ptx
Extracting PTX file and ptxas options   65: KokkosKernels_UnitTest_Cuda.65.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.66.sm_61.ptx
Extracting PTX file and ptxas options   66: KokkosKernels_UnitTest_Cuda.66.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.67.sm_61.ptx
Extracting PTX file and ptxas options   67: KokkosKernels_UnitTest_Cuda.67.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.68.sm_61.ptx
Extracting PTX file and ptxas options   68: KokkosKernels_UnitTest_Cuda.68.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.69.sm_61.ptx
Extracting PTX file and ptxas options   69: KokkosKernels_UnitTest_Cuda.69.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.70.sm_61.ptx
Extracting PTX file and ptxas options   70: KokkosKernels_UnitTest_Cuda.70.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.71.sm_61.ptx
Extracting PTX file and ptxas options   71: KokkosKernels_UnitTest_Cuda.71.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.72.sm_61.ptx
Extracting PTX file and ptxas options   72: KokkosKernels_UnitTest_Cuda.72.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.73.sm_61.ptx
Extracting PTX file and ptxas options   73: KokkosKernels_UnitTest_Cuda.73.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.74.sm_61.ptx
Extracting PTX file and ptxas options   74: KokkosKernels_UnitTest_Cuda.74.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.75.sm_61.ptx
Extracting PTX file and ptxas options   75: KokkosKernels_UnitTest_Cuda.75.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.76.sm_61.ptx
Extracting PTX file and ptxas options   76: KokkosKernels_UnitTest_Cuda.76.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.77.sm_61.ptx
Extracting PTX file and ptxas options   77: KokkosKernels_UnitTest_Cuda.77.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.78.sm_61.ptx
Extracting PTX file and ptxas options   78: KokkosKernels_UnitTest_Cuda.78.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.79.sm_61.ptx
Extracting PTX file and ptxas options   79: KokkosKernels_UnitTest_Cuda.79.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.80.sm_61.ptx
Extracting PTX file and ptxas options   80: KokkosKernels_UnitTest_Cuda.80.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.81.sm_61.ptx
Extracting PTX file and ptxas options   81: KokkosKernels_UnitTest_Cuda.81.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.82.sm_61.ptx
Extracting PTX file and ptxas options   82: KokkosKernels_UnitTest_Cuda.82.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.83.sm_61.ptx
Extracting PTX file and ptxas options   83: KokkosKernels_UnitTest_Cuda.83.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.84.sm_61.ptx
Extracting PTX file and ptxas options   84: KokkosKernels_UnitTest_Cuda.84.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.85.sm_61.ptx
Extracting PTX file and ptxas options   85: KokkosKernels_UnitTest_Cuda.85.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.86.sm_61.ptx
Extracting PTX file and ptxas options   86: KokkosKernels_UnitTest_Cuda.86.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.87.sm_61.ptx
Extracting PTX file and ptxas options   87: KokkosKernels_UnitTest_Cuda.87.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.88.sm_61.ptx
Extracting PTX file and ptxas options   88: KokkosKernels_UnitTest_Cuda.88.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.89.sm_61.ptx
Extracting PTX file and ptxas options   89: KokkosKernels_UnitTest_Cuda.89.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.90.sm_61.ptx
Extracting PTX file and ptxas options   90: KokkosKernels_UnitTest_Cuda.90.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.91.sm_61.ptx
Extracting PTX file and ptxas options   91: KokkosKernels_UnitTest_Cuda.91.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.92.sm_61.ptx
Extracting PTX file and ptxas options   92: KokkosKernels_UnitTest_Cuda.92.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.93.sm_61.ptx
Extracting PTX file and ptxas options   93: KokkosKernels_UnitTest_Cuda.93.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.94.sm_61.ptx
Extracting PTX file and ptxas options   94: KokkosKernels_UnitTest_Cuda.94.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.95.sm_61.ptx
Extracting PTX file and ptxas options   95: KokkosKernels_UnitTest_Cuda.95.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.96.sm_61.ptx
Extracting PTX file and ptxas options   96: KokkosKernels_UnitTest_Cuda.96.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.97.sm_61.ptx
Extracting PTX file and ptxas options   97: KokkosKernels_UnitTest_Cuda.97.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.98.sm_61.ptx
Extracting PTX file and ptxas options   98: KokkosKernels_UnitTest_Cuda.98.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.99.sm_61.ptx
Extracting PTX file and ptxas options   99: KokkosKernels_UnitTest_Cuda.99.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.100.sm_61.ptx
Extracting PTX file and ptxas options  100: KokkosKernels_UnitTest_Cuda.100.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.101.sm_61.ptx
Extracting PTX file and ptxas options  101: KokkosKernels_UnitTest_Cuda.101.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.102.sm_61.ptx
Extracting PTX file and ptxas options  102: KokkosKernels_UnitTest_Cuda.102.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.103.sm_61.ptx
Extracting PTX file and ptxas options  103: KokkosKernels_UnitTest_Cuda.103.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.104.sm_61.ptx
Extracting PTX file and ptxas options  104: KokkosKernels_UnitTest_Cuda.104.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.105.sm_61.ptx
Extracting PTX file and ptxas options  105: KokkosKernels_UnitTest_Cuda.105.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.106.sm_61.ptx
Extracting PTX file and ptxas options  106: KokkosKernels_UnitTest_Cuda.106.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.107.sm_61.ptx
Extracting PTX file and ptxas options  107: KokkosKernels_UnitTest_Cuda.107.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.108.sm_61.ptx
Extracting PTX file and ptxas options  108: KokkosKernels_UnitTest_Cuda.108.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.109.sm_61.ptx
Extracting PTX file and ptxas options  109: KokkosKernels_UnitTest_Cuda.109.sm_61.ptx -arch=sm_61
self exe links to KokkosKernels_UnitTest_Cuda
Extracting specific PTX file named KokkosKernels_UnitTest_Cuda.110.sm_61.ptx
Extracting PTX file and ptxas options  110: KokkosKernels_UnitTest_Cuda.110.sm_61.ptx -arch=sm_61
