
TM1637-Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001aa4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001bb0  08001bb0  00011bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001bd8  08001bd8  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001bd8  08001bd8  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001bd8  08001bd8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001bd8  08001bd8  00011bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001bdc  08001bdc  00011bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000010  08001bf0  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08001bf0  00020098  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000698d  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013ac  00000000  00000000  000269c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000720  00000000  00000000  00027d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006a0  00000000  00000000  00028498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015fd6  00000000  00000000  00028b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008991  00000000  00000000  0003eb0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e1d7  00000000  00000000  0004749f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c5676  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c14  00000000  00000000  000c56cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08001b98 	.word	0x08001b98

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08001b98 	.word	0x08001b98

0800014c <tm1637_CLKhigh>:

extern uint32_t Timer1;
extern uint8_t CurrentDisplay[4];
extern uint8_t tm1637_Segments[8];
void tm1637_CLKhigh()
{																	  	//SCL high period
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);		  	//Setting SCL frequency
 8000150:	2201      	movs	r2, #1
 8000152:	2108      	movs	r1, #8
 8000154:	4807      	ldr	r0, [pc, #28]	; (8000174 <tm1637_CLKhigh+0x28>)
 8000156:	f000 ff90 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 800015a:	2201      	movs	r2, #1
 800015c:	2108      	movs	r1, #8
 800015e:	4805      	ldr	r0, [pc, #20]	; (8000174 <tm1637_CLKhigh+0x28>)
 8000160:	f000 ff8b 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000164:	2201      	movs	r2, #1
 8000166:	2108      	movs	r1, #8
 8000168:	4802      	ldr	r0, [pc, #8]	; (8000174 <tm1637_CLKhigh+0x28>)
 800016a:	f000 ff86 	bl	800107a <HAL_GPIO_WritePin>
}
 800016e:	bf00      	nop
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40010c00 	.word	0x40010c00

08000178 <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 8000178:	b580      	push	{r7, lr}
 800017a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);		//SCL low period
 800017c:	2200      	movs	r2, #0
 800017e:	2108      	movs	r1, #8
 8000180:	4807      	ldr	r0, [pc, #28]	; (80001a0 <tm1637_CLKlow+0x28>)
 8000182:	f000 ff7a 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000186:	2200      	movs	r2, #0
 8000188:	2108      	movs	r1, #8
 800018a:	4805      	ldr	r0, [pc, #20]	; (80001a0 <tm1637_CLKlow+0x28>)
 800018c:	f000 ff75 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000190:	2200      	movs	r2, #0
 8000192:	2108      	movs	r1, #8
 8000194:	4802      	ldr	r0, [pc, #8]	; (80001a0 <tm1637_CLKlow+0x28>)
 8000196:	f000 ff70 	bl	800107a <HAL_GPIO_WritePin>
}
 800019a:	bf00      	nop
 800019c:	bd80      	pop	{r7, pc}
 800019e:	bf00      	nop
 80001a0:	40010c00 	.word	0x40010c00

080001a4 <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);			//SDO high period
 80001a8:	2201      	movs	r2, #1
 80001aa:	2120      	movs	r1, #32
 80001ac:	4807      	ldr	r0, [pc, #28]	; (80001cc <tm1637_SDOhigh+0x28>)
 80001ae:	f000 ff64 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80001b2:	2201      	movs	r2, #1
 80001b4:	2120      	movs	r1, #32
 80001b6:	4805      	ldr	r0, [pc, #20]	; (80001cc <tm1637_SDOhigh+0x28>)
 80001b8:	f000 ff5f 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80001bc:	2201      	movs	r2, #1
 80001be:	2120      	movs	r1, #32
 80001c0:	4802      	ldr	r0, [pc, #8]	; (80001cc <tm1637_SDOhigh+0x28>)
 80001c2:	f000 ff5a 	bl	800107a <HAL_GPIO_WritePin>
}
 80001c6:	bf00      	nop
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	40010c00 	.word	0x40010c00

080001d0 <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);			//SDO low period
 80001d4:	2200      	movs	r2, #0
 80001d6:	2120      	movs	r1, #32
 80001d8:	4807      	ldr	r0, [pc, #28]	; (80001f8 <tm1637_SDOlow+0x28>)
 80001da:	f000 ff4e 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80001de:	2200      	movs	r2, #0
 80001e0:	2120      	movs	r1, #32
 80001e2:	4805      	ldr	r0, [pc, #20]	; (80001f8 <tm1637_SDOlow+0x28>)
 80001e4:	f000 ff49 	bl	800107a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2120      	movs	r1, #32
 80001ec:	4802      	ldr	r0, [pc, #8]	; (80001f8 <tm1637_SDOlow+0x28>)
 80001ee:	f000 ff44 	bl	800107a <HAL_GPIO_WritePin>
}
 80001f2:	bf00      	nop
 80001f4:	bd80      	pop	{r7, pc}
 80001f6:	bf00      	nop
 80001f8:	40010c00 	.word	0x40010c00

080001fc <tm1637_StartPacket>:
void tm1637_StartPacket()												//Lower SDO line while CLK line is high
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8000200:	f7ff ffa4 	bl	800014c <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8000204:	f7ff ffce 	bl	80001a4 <tm1637_SDOhigh>
	tm1637_SDOlow();
 8000208:	f7ff ffe2 	bl	80001d0 <tm1637_SDOlow>

	tm1637_CLKlow();
 800020c:	f7ff ffb4 	bl	8000178 <tm1637_CLKlow>
}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <tm1637_EndPacket>:
void tm1637_EndPacket()													//SDO line is pulled high while SCL line is high
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 8000218:	f7ff ffae 	bl	8000178 <tm1637_CLKlow>
	tm1637_SDOlow();
 800021c:	f7ff ffd8 	bl	80001d0 <tm1637_SDOlow>

	tm1637_CLKhigh();
 8000220:	f7ff ff94 	bl	800014c <tm1637_CLKhigh>
	tm1637_SDOhigh();
 8000224:	f7ff ffbe 	bl	80001a4 <tm1637_SDOhigh>
}
 8000228:	bf00      	nop
 800022a:	bd80      	pop	{r7, pc}

0800022c <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)							//Low level data transfer function
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b084      	sub	sp, #16
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]

	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8000234:	2300      	movs	r3, #0
 8000236:	73fb      	strb	r3, [r7, #15]
 8000238:	e015      	b.n	8000266 <tm1637_DataOut+0x3a>
	{
		tm1637_CLKlow();
 800023a:	f7ff ff9d 	bl	8000178 <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)							//Check logic level
 800023e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000242:	687a      	ldr	r2, [r7, #4]
 8000244:	4413      	add	r3, r2
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	2b01      	cmp	r3, #1
 800024a:	d102      	bne.n	8000252 <tm1637_DataOut+0x26>
		{
			tm1637_SDOhigh();
 800024c:	f7ff ffaa 	bl	80001a4 <tm1637_SDOhigh>
 8000250:	e001      	b.n	8000256 <tm1637_DataOut+0x2a>

		}
		else
		{
			tm1637_SDOlow();
 8000252:	f7ff ffbd 	bl	80001d0 <tm1637_SDOlow>

		}
		tm1637_CLKhigh();
 8000256:	f7ff ff79 	bl	800014c <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 800025a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800025e:	b2db      	uxtb	r3, r3
 8000260:	3301      	adds	r3, #1
 8000262:	b2db      	uxtb	r3, r3
 8000264:	73fb      	strb	r3, [r7, #15]
 8000266:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800026a:	2b07      	cmp	r3, #7
 800026c:	dde5      	ble.n	800023a <tm1637_DataOut+0xe>
	} 
}
 800026e:	bf00      	nop
 8000270:	bf00      	nop
 8000272:	3710      	adds	r7, #16
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}

08000278 <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 8000278:	b580      	push	{r7, lr}
 800027a:	b086      	sub	sp, #24
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 8000280:	2300      	movs	r3, #0
 8000282:	60fb      	str	r3, [r7, #12]
 8000284:	2300      	movs	r3, #0
 8000286:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000288:	2300      	movs	r3, #0
 800028a:	75fb      	strb	r3, [r7, #23]
 800028c:	e015      	b.n	80002ba <tm1637_TxCommand+0x42>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	461a      	mov	r2, r3
 8000294:	7dfb      	ldrb	r3, [r7, #23]
 8000296:	fa42 f303 	asr.w	r3, r2, r3
 800029a:	f003 0301 	and.w	r3, r3, #1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	bf14      	ite	ne
 80002a2:	2301      	movne	r3, #1
 80002a4:	2300      	moveq	r3, #0
 80002a6:	b2da      	uxtb	r2, r3
 80002a8:	7dfb      	ldrb	r3, [r7, #23]
 80002aa:	f107 0118 	add.w	r1, r7, #24
 80002ae:	440b      	add	r3, r1
 80002b0:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 80002b4:	7dfb      	ldrb	r3, [r7, #23]
 80002b6:	3301      	adds	r3, #1
 80002b8:	75fb      	strb	r3, [r7, #23]
 80002ba:	7dfb      	ldrb	r3, [r7, #23]
 80002bc:	2b07      	cmp	r3, #7
 80002be:	d9e6      	bls.n	800028e <tm1637_TxCommand+0x16>

																		//Convert from byte to bit per array element
	}

	tm1637_StartPacket();												//Send start packet bit
 80002c0:	f7ff ff9c 	bl	80001fc <tm1637_StartPacket>
	tm1637_DataOut(ByteData);											//Send one byte
 80002c4:	f107 030c 	add.w	r3, r7, #12
 80002c8:	4618      	mov	r0, r3
 80002ca:	f7ff ffaf 	bl	800022c <tm1637_DataOut>
	tm1637_CLKlow();													//Send one CLK for acknowledgment
 80002ce:	f7ff ff53 	bl	8000178 <tm1637_CLKlow>
	tm1637_CLKhigh();
 80002d2:	f7ff ff3b 	bl	800014c <tm1637_CLKhigh>
	tm1637_ACKcheck();													//wait for acknowledgment.
 80002d6:	f000 f87f 	bl	80003d8 <tm1637_ACKcheck>
	if((Command[0] & 0xC0) != (0xC0))										//Check if the received packet is not an address.
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80002e2:	2bc0      	cmp	r3, #192	; 0xc0
 80002e4:	d001      	beq.n	80002ea <tm1637_TxCommand+0x72>
	{
		tm1637_EndPacket();
 80002e6:	f7ff ff95 	bl	8000214 <tm1637_EndPacket>
	}

}
 80002ea:	bf00      	nop
 80002ec:	3718      	adds	r7, #24
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}

080002f2 <tm1637_TxData>:
void tm1637_TxData(uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 80002f2:	b580      	push	{r7, lr}
 80002f4:	b086      	sub	sp, #24
 80002f6:	af00      	add	r7, sp, #0
 80002f8:	6078      	str	r0, [r7, #4]
 80002fa:	460b      	mov	r3, r1
 80002fc:	70fb      	strb	r3, [r7, #3]
	uint8_t ByteData[8] = {0};
 80002fe:	2300      	movs	r3, #0
 8000300:	60fb      	str	r3, [r7, #12]
 8000302:	2300      	movs	r3, #0
 8000304:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < PacketSize; i++)
 8000306:	2300      	movs	r3, #0
 8000308:	75fb      	strb	r3, [r7, #23]
 800030a:	e02b      	b.n	8000364 <tm1637_TxData+0x72>
	{
		for(uint8_t j = 0; j < 8; j++)
 800030c:	2300      	movs	r3, #0
 800030e:	75bb      	strb	r3, [r7, #22]
 8000310:	e017      	b.n	8000342 <tm1637_TxData+0x50>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 8000312:	7dfb      	ldrb	r3, [r7, #23]
 8000314:	687a      	ldr	r2, [r7, #4]
 8000316:	4413      	add	r3, r2
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	461a      	mov	r2, r3
 800031c:	7dbb      	ldrb	r3, [r7, #22]
 800031e:	fa42 f303 	asr.w	r3, r2, r3
 8000322:	f003 0301 	and.w	r3, r3, #1
 8000326:	2b00      	cmp	r3, #0
 8000328:	bf14      	ite	ne
 800032a:	2301      	movne	r3, #1
 800032c:	2300      	moveq	r3, #0
 800032e:	b2da      	uxtb	r2, r3
 8000330:	7dbb      	ldrb	r3, [r7, #22]
 8000332:	f107 0118 	add.w	r1, r7, #24
 8000336:	440b      	add	r3, r1
 8000338:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t j = 0; j < 8; j++)
 800033c:	7dbb      	ldrb	r3, [r7, #22]
 800033e:	3301      	adds	r3, #1
 8000340:	75bb      	strb	r3, [r7, #22]
 8000342:	7dbb      	ldrb	r3, [r7, #22]
 8000344:	2b07      	cmp	r3, #7
 8000346:	d9e4      	bls.n	8000312 <tm1637_TxData+0x20>
		}
		tm1637_DataOut(ByteData);
 8000348:	f107 030c 	add.w	r3, r7, #12
 800034c:	4618      	mov	r0, r3
 800034e:	f7ff ff6d 	bl	800022c <tm1637_DataOut>
		tm1637_CLKlow();
 8000352:	f7ff ff11 	bl	8000178 <tm1637_CLKlow>
		tm1637_CLKhigh();
 8000356:	f7ff fef9 	bl	800014c <tm1637_CLKhigh>
		tm1637_ACKcheck();												//Transmit byte by byte
 800035a:	f000 f83d 	bl	80003d8 <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 800035e:	7dfb      	ldrb	r3, [r7, #23]
 8000360:	3301      	adds	r3, #1
 8000362:	75fb      	strb	r3, [r7, #23]
 8000364:	7dfa      	ldrb	r2, [r7, #23]
 8000366:	78fb      	ldrb	r3, [r7, #3]
 8000368:	429a      	cmp	r2, r3
 800036a:	d3cf      	bcc.n	800030c <tm1637_TxData+0x1a>

	}
	tm1637_EndPacket();													//Send end packet at the end of data transmission.
 800036c:	f7ff ff52 	bl	8000214 <tm1637_EndPacket>


}
 8000370:	bf00      	nop
 8000372:	3718      	adds	r7, #24
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}

08000378 <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)								//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 8000378:	b580      	push	{r7, lr}
 800037a:	b086      	sub	sp, #24
 800037c:	af00      	add	r7, sp, #0
 800037e:	4603      	mov	r3, r0
 8000380:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};								//To read ACK from TM1637 and to write data to it
 8000382:	f107 0308 	add.w	r3, r7, #8
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
 800038e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = SCLK_Pin;
 8000390:	2308      	movs	r3, #8
 8000392:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000394:	2300      	movs	r3, #0
 8000396:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000398:	2302      	movs	r3, #2
 800039a:	617b      	str	r3, [r7, #20]
	switch (Direction)													//Depending on the function input initialize the pin as input or output
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d00a      	beq.n	80003b8 <tm1637_Initialize+0x40>
 80003a2:	2b01      	cmp	r3, #1
 80003a4:	d111      	bne.n	80003ca <tm1637_Initialize+0x52>
	{
		case DISPLAY2STM:
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003a6:	2300      	movs	r3, #0
 80003a8:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003aa:	f107 0308 	add.w	r3, r7, #8
 80003ae:	4619      	mov	r1, r3
 80003b0:	4808      	ldr	r0, [pc, #32]	; (80003d4 <tm1637_Initialize+0x5c>)
 80003b2:	f000 fcc7 	bl	8000d44 <HAL_GPIO_Init>
			break;
 80003b6:	e008      	b.n	80003ca <tm1637_Initialize+0x52>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b8:	2301      	movs	r3, #1
 80003ba:	60fb      	str	r3, [r7, #12]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003bc:	f107 0308 	add.w	r3, r7, #8
 80003c0:	4619      	mov	r1, r3
 80003c2:	4804      	ldr	r0, [pc, #16]	; (80003d4 <tm1637_Initialize+0x5c>)
 80003c4:	f000 fcbe 	bl	8000d44 <HAL_GPIO_Init>
			break;
 80003c8:	bf00      	nop

	}

}
 80003ca:	bf00      	nop
 80003cc:	3718      	adds	r7, #24
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40011400 	.word	0x40011400

080003d8 <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
	//Wait for acknowledgment bit
	tm1637_Initialize(DISPLAY2STM);										//initialize pin as input
 80003dc:	2001      	movs	r0, #1
 80003de:	f7ff ffcb 	bl	8000378 <tm1637_Initialize>
	tm1637_CLKlow();													//lower CLK line
 80003e2:	f7ff fec9 	bl	8000178 <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80003e6:	e002      	b.n	80003ee <tm1637_ACKcheck+0x16>
	tm1637_Initialize(STM2DISPLAY);										//initialize pin as output for data transfer
 80003e8:	2000      	movs	r0, #0
 80003ea:	f7ff ffc5 	bl	8000378 <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 80003ee:	2108      	movs	r1, #8
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <tm1637_ACKcheck+0x2c>)
 80003f2:	f000 fe2b 	bl	800104c <HAL_GPIO_ReadPin>
 80003f6:	4603      	mov	r3, r0
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d1f5      	bne.n	80003e8 <tm1637_ACKcheck+0x10>
}
 80003fc:	bf00      	nop
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	40010c00 	.word	0x40010c00

08000408 <tm1637_DisplayClear>:
void tm1637_DisplayClear()
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
	uint8_t EmptyBuffer[4] = {0};
 800040e:	2300      	movs	r3, #0
 8000410:	607b      	str	r3, [r7, #4]
	uint8_t CommandCarrier[1] = {0};
 8000412:	2300      	movs	r3, #0
 8000414:	703b      	strb	r3, [r7, #0]
	CommandCarrier[0] = DATA_SET;									//Send set data command
 8000416:	2340      	movs	r3, #64	; 0x40
 8000418:	703b      	strb	r3, [r7, #0]
	tm1637_TxCommand(CommandCarrier);
 800041a:	463b      	mov	r3, r7
 800041c:	4618      	mov	r0, r3
 800041e:	f7ff ff2b 	bl	8000278 <tm1637_TxCommand>
	CommandCarrier[0] = C0H;										//Set address
 8000422:	23c0      	movs	r3, #192	; 0xc0
 8000424:	703b      	strb	r3, [r7, #0]
	tm1637_TxCommand(CommandCarrier);
 8000426:	463b      	mov	r3, r7
 8000428:	4618      	mov	r0, r3
 800042a:	f7ff ff25 	bl	8000278 <tm1637_TxCommand>
	tm1637_TxData(EmptyBuffer, 4);
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2104      	movs	r1, #4
 8000432:	4618      	mov	r0, r3
 8000434:	f7ff ff5d 	bl	80002f2 <tm1637_TxData>
	CommandCarrier[0] = DISPLAY_OFF;
 8000438:	2380      	movs	r3, #128	; 0x80
 800043a:	703b      	strb	r3, [r7, #0]
	tm1637_TxCommand(CommandCarrier);
 800043c:	463b      	mov	r3, r7
 800043e:	4618      	mov	r0, r3
 8000440:	f7ff ff1a 	bl	8000278 <tm1637_TxCommand>
}
 8000444:	bf00      	nop
 8000446:	3708      	adds	r7, #8
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}

0800044c <tm1637_DisplayHandle>:
uint8_t tm1637_DisplayHandle(uint8_t Brightness, uint8_t *DisplayBuffer)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
 8000452:	4603      	mov	r3, r0
 8000454:	6039      	str	r1, [r7, #0]
 8000456:	71fb      	strb	r3, [r7, #7]
	//This function handles the low level protocol used to set data address of TM1637 and turn the display on
	//#param Brightness is used to set the brightness level of the display. This function accepts Brightness value between 0 and 7
	//#param *DisplayBuffer is the buffer used to map data from the RAM to the display each element corresponds to one segment in the display
	uint8_t CommandCarrier[1] = {0};
 8000458:	2300      	movs	r3, #0
 800045a:	733b      	strb	r3, [r7, #12]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 800045c:	2301      	movs	r3, #1
 800045e:	73fb      	strb	r3, [r7, #15]
	if(Brightness <= 7)												//there are 7 levels of brightness
 8000460:	79fb      	ldrb	r3, [r7, #7]
 8000462:	2b07      	cmp	r3, #7
 8000464:	d819      	bhi.n	800049a <tm1637_DisplayHandle+0x4e>
	{
	  CommandCarrier[0] = DATA_SET;									//Send set data command
 8000466:	2340      	movs	r3, #64	; 0x40
 8000468:	733b      	strb	r3, [r7, #12]
	  tm1637_TxCommand(CommandCarrier);
 800046a:	f107 030c 	add.w	r3, r7, #12
 800046e:	4618      	mov	r0, r3
 8000470:	f7ff ff02 	bl	8000278 <tm1637_TxCommand>
	  CommandCarrier[0] = C0H;										//Set address
 8000474:	23c0      	movs	r3, #192	; 0xc0
 8000476:	733b      	strb	r3, [r7, #12]
	  tm1637_TxCommand(CommandCarrier);
 8000478:	f107 030c 	add.w	r3, r7, #12
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff fefb 	bl	8000278 <tm1637_TxCommand>

	  tm1637_TxData(DisplayBuffer, 4);								//Map the data stored in RAM to the display
 8000482:	2104      	movs	r1, #4
 8000484:	6838      	ldr	r0, [r7, #0]
 8000486:	f7ff ff34 	bl	80002f2 <tm1637_TxData>
	  tm1637_SetBrighness(Brightness);								//Turn on display and set brightness
 800048a:	79fb      	ldrb	r3, [r7, #7]
 800048c:	4618      	mov	r0, r3
 800048e:	f000 f809 	bl	80004a4 <tm1637_SetBrighness>
		ParameterFalidation = TM1637_OK;
 8000492:	2300      	movs	r3, #0
 8000494:	73fb      	strb	r3, [r7, #15]
		return ParameterFalidation;
 8000496:	7bfb      	ldrb	r3, [r7, #15]
 8000498:	e000      	b.n	800049c <tm1637_DisplayHandle+0x50>
	}
	return ParameterFalidation;
 800049a:	7bfb      	ldrb	r3, [r7, #15]
}
 800049c:	4618      	mov	r0, r3
 800049e:	3710      	adds	r7, #16
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}

080004a4 <tm1637_SetBrighness>:
tm1637_StatusTypedef tm1637_SetBrighness(uint8_t BrighnessLevel)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b086      	sub	sp, #24
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	4603      	mov	r3, r0
 80004ac:	71fb      	strb	r3, [r7, #7]
	uint8_t BrighnessBuffer[8] = {0};
 80004ae:	2300      	movs	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
 80004b2:	2300      	movs	r3, #0
 80004b4:	613b      	str	r3, [r7, #16]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 80004b6:	2301      	movs	r3, #1
 80004b8:	75bb      	strb	r3, [r7, #22]
	if(BrighnessLevel <= 7)												//there are 7 levels of brightness
 80004ba:	79fb      	ldrb	r3, [r7, #7]
 80004bc:	2b07      	cmp	r3, #7
 80004be:	d830      	bhi.n	8000522 <tm1637_SetBrighness+0x7e>
	{																	//Any value above that will be ignored.
		BrighnessLevel = BrighnessLevel | DISPLAY_ON;					//Set Brightness level with display on command
 80004c0:	79fb      	ldrb	r3, [r7, #7]
 80004c2:	f063 0377 	orn	r3, r3, #119	; 0x77
 80004c6:	71fb      	strb	r3, [r7, #7]

		for(uint8_t i = 0; i < 8; i++)
 80004c8:	2300      	movs	r3, #0
 80004ca:	75fb      	strb	r3, [r7, #23]
 80004cc:	e013      	b.n	80004f6 <tm1637_SetBrighness+0x52>
		{
			BrighnessBuffer[i] = (BrighnessLevel & (0x01 << i)) && 1;
 80004ce:	79fa      	ldrb	r2, [r7, #7]
 80004d0:	7dfb      	ldrb	r3, [r7, #23]
 80004d2:	fa42 f303 	asr.w	r3, r2, r3
 80004d6:	f003 0301 	and.w	r3, r3, #1
 80004da:	2b00      	cmp	r3, #0
 80004dc:	bf14      	ite	ne
 80004de:	2301      	movne	r3, #1
 80004e0:	2300      	moveq	r3, #0
 80004e2:	b2da      	uxtb	r2, r3
 80004e4:	7dfb      	ldrb	r3, [r7, #23]
 80004e6:	f107 0118 	add.w	r1, r7, #24
 80004ea:	440b      	add	r3, r1
 80004ec:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t i = 0; i < 8; i++)
 80004f0:	7dfb      	ldrb	r3, [r7, #23]
 80004f2:	3301      	adds	r3, #1
 80004f4:	75fb      	strb	r3, [r7, #23]
 80004f6:	7dfb      	ldrb	r3, [r7, #23]
 80004f8:	2b07      	cmp	r3, #7
 80004fa:	d9e8      	bls.n	80004ce <tm1637_SetBrighness+0x2a>
		}
		tm1637_StartPacket();
 80004fc:	f7ff fe7e 	bl	80001fc <tm1637_StartPacket>
		tm1637_DataOut(BrighnessBuffer);
 8000500:	f107 030c 	add.w	r3, r7, #12
 8000504:	4618      	mov	r0, r3
 8000506:	f7ff fe91 	bl	800022c <tm1637_DataOut>
		tm1637_CLKlow();													//Send one CLK for acknowledgment
 800050a:	f7ff fe35 	bl	8000178 <tm1637_CLKlow>
		tm1637_CLKhigh();
 800050e:	f7ff fe1d 	bl	800014c <tm1637_CLKhigh>
		tm1637_ACKcheck();													//wait for acknowledgment.
 8000512:	f7ff ff61 	bl	80003d8 <tm1637_ACKcheck>
		tm1637_EndPacket();
 8000516:	f7ff fe7d 	bl	8000214 <tm1637_EndPacket>
		ParameterFalidation = TM1637_OK;
 800051a:	2300      	movs	r3, #0
 800051c:	75bb      	strb	r3, [r7, #22]
		return ParameterFalidation;
 800051e:	7dbb      	ldrb	r3, [r7, #22]
 8000520:	e000      	b.n	8000524 <tm1637_SetBrighness+0x80>
	}
	return ParameterFalidation;
 8000522:	7dbb      	ldrb	r3, [r7, #22]
}
 8000524:	4618      	mov	r0, r3
 8000526:	3718      	adds	r7, #24
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}

0800052c <tm1637_Effect>:
void tm1637_Effect(uint8_t Rotationfrequency)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	71fb      	strb	r3, [r7, #7]
	  static uint8_t SegmentTracker = 0;
	  static uint8_t SegmentPointer = 0;
	  if(Timer1 >= 150)
 8000536:	4b5e      	ldr	r3, [pc, #376]	; (80006b0 <tm1637_Effect+0x184>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b95      	cmp	r3, #149	; 0x95
 800053c:	f240 80b3 	bls.w	80006a6 <tm1637_Effect+0x17a>
	  {
		  Timer1 = 0;
 8000540:	4b5b      	ldr	r3, [pc, #364]	; (80006b0 <tm1637_Effect+0x184>)
 8000542:	2200      	movs	r2, #0
 8000544:	601a      	str	r2, [r3, #0]
		  if(SegmentTracker < 4)
 8000546:	4b5b      	ldr	r3, [pc, #364]	; (80006b4 <tm1637_Effect+0x188>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b03      	cmp	r3, #3
 800054c:	d81b      	bhi.n	8000586 <tm1637_Effect+0x5a>
		  {
			  CurrentDisplay[0] = 0;
 800054e:	4b5a      	ldr	r3, [pc, #360]	; (80006b8 <tm1637_Effect+0x18c>)
 8000550:	2200      	movs	r2, #0
 8000552:	701a      	strb	r2, [r3, #0]
			  CurrentDisplay[1] = 0;
 8000554:	4b58      	ldr	r3, [pc, #352]	; (80006b8 <tm1637_Effect+0x18c>)
 8000556:	2200      	movs	r2, #0
 8000558:	705a      	strb	r2, [r3, #1]
			  CurrentDisplay[2] = 0;
 800055a:	4b57      	ldr	r3, [pc, #348]	; (80006b8 <tm1637_Effect+0x18c>)
 800055c:	2200      	movs	r2, #0
 800055e:	709a      	strb	r2, [r3, #2]
			  CurrentDisplay[3] = tm1637_Segments[SegmentPointer];
 8000560:	4b56      	ldr	r3, [pc, #344]	; (80006bc <tm1637_Effect+0x190>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	461a      	mov	r2, r3
 8000566:	4b56      	ldr	r3, [pc, #344]	; (80006c0 <tm1637_Effect+0x194>)
 8000568:	5c9a      	ldrb	r2, [r3, r2]
 800056a:	4b53      	ldr	r3, [pc, #332]	; (80006b8 <tm1637_Effect+0x18c>)
 800056c:	70da      	strb	r2, [r3, #3]
			  if(SegmentPointer != 3)
 800056e:	4b53      	ldr	r3, [pc, #332]	; (80006bc <tm1637_Effect+0x190>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b03      	cmp	r3, #3
 8000574:	f000 8083 	beq.w	800067e <tm1637_Effect+0x152>
			  {
				  SegmentPointer ++;									//Prevent extra incrementing
 8000578:	4b50      	ldr	r3, [pc, #320]	; (80006bc <tm1637_Effect+0x190>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	3301      	adds	r3, #1
 800057e:	b2da      	uxtb	r2, r3
 8000580:	4b4e      	ldr	r3, [pc, #312]	; (80006bc <tm1637_Effect+0x190>)
 8000582:	701a      	strb	r2, [r3, #0]
 8000584:	e07b      	b.n	800067e <tm1637_Effect+0x152>
			  }
		  }
		  else if((SegmentTracker > 5) && (SegmentTracker < 10))
 8000586:	4b4b      	ldr	r3, [pc, #300]	; (80006b4 <tm1637_Effect+0x188>)
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b05      	cmp	r3, #5
 800058c:	d921      	bls.n	80005d2 <tm1637_Effect+0xa6>
 800058e:	4b49      	ldr	r3, [pc, #292]	; (80006b4 <tm1637_Effect+0x188>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b09      	cmp	r3, #9
 8000594:	d81d      	bhi.n	80005d2 <tm1637_Effect+0xa6>
		  {
			  if(SegmentPointer == 6)
 8000596:	4b49      	ldr	r3, [pc, #292]	; (80006bc <tm1637_Effect+0x190>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	2b06      	cmp	r3, #6
 800059c:	d102      	bne.n	80005a4 <tm1637_Effect+0x78>
			  {
				  SegmentPointer = 0;
 800059e:	4b47      	ldr	r3, [pc, #284]	; (80006bc <tm1637_Effect+0x190>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
			  }
			  CurrentDisplay[0] = tm1637_Segments[SegmentPointer];
 80005a4:	4b45      	ldr	r3, [pc, #276]	; (80006bc <tm1637_Effect+0x190>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	461a      	mov	r2, r3
 80005aa:	4b45      	ldr	r3, [pc, #276]	; (80006c0 <tm1637_Effect+0x194>)
 80005ac:	5c9a      	ldrb	r2, [r3, r2]
 80005ae:	4b42      	ldr	r3, [pc, #264]	; (80006b8 <tm1637_Effect+0x18c>)
 80005b0:	701a      	strb	r2, [r3, #0]
			  CurrentDisplay[1] = 0;
 80005b2:	4b41      	ldr	r3, [pc, #260]	; (80006b8 <tm1637_Effect+0x18c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	705a      	strb	r2, [r3, #1]
			  CurrentDisplay[2] = 0;
 80005b8:	4b3f      	ldr	r3, [pc, #252]	; (80006b8 <tm1637_Effect+0x18c>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	709a      	strb	r2, [r3, #2]
			  CurrentDisplay[3] = 0;
 80005be:	4b3e      	ldr	r3, [pc, #248]	; (80006b8 <tm1637_Effect+0x18c>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	70da      	strb	r2, [r3, #3]

			  SegmentPointer ++;
 80005c4:	4b3d      	ldr	r3, [pc, #244]	; (80006bc <tm1637_Effect+0x190>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	3301      	adds	r3, #1
 80005ca:	b2da      	uxtb	r2, r3
 80005cc:	4b3b      	ldr	r3, [pc, #236]	; (80006bc <tm1637_Effect+0x190>)
 80005ce:	701a      	strb	r2, [r3, #0]
 80005d0:	e055      	b.n	800067e <tm1637_Effect+0x152>
		  }
		  else if(SegmentTracker == 4)
 80005d2:	4b38      	ldr	r3, [pc, #224]	; (80006b4 <tm1637_Effect+0x188>)
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	2b04      	cmp	r3, #4
 80005d8:	d110      	bne.n	80005fc <tm1637_Effect+0xd0>
		  {
			  CurrentDisplay[0] = 0;
 80005da:	4b37      	ldr	r3, [pc, #220]	; (80006b8 <tm1637_Effect+0x18c>)
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]
			  CurrentDisplay[1] = 0;
 80005e0:	4b35      	ldr	r3, [pc, #212]	; (80006b8 <tm1637_Effect+0x18c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	705a      	strb	r2, [r3, #1]
			  CurrentDisplay[2] = tm1637_Segments[SegmentPointer];
 80005e6:	4b35      	ldr	r3, [pc, #212]	; (80006bc <tm1637_Effect+0x190>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	461a      	mov	r2, r3
 80005ec:	4b34      	ldr	r3, [pc, #208]	; (80006c0 <tm1637_Effect+0x194>)
 80005ee:	5c9a      	ldrb	r2, [r3, r2]
 80005f0:	4b31      	ldr	r3, [pc, #196]	; (80006b8 <tm1637_Effect+0x18c>)
 80005f2:	709a      	strb	r2, [r3, #2]
			  CurrentDisplay[3] = 0;
 80005f4:	4b30      	ldr	r3, [pc, #192]	; (80006b8 <tm1637_Effect+0x18c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	70da      	strb	r2, [r3, #3]
 80005fa:	e040      	b.n	800067e <tm1637_Effect+0x152>
		  }
		  else if(SegmentTracker == 5)
 80005fc:	4b2d      	ldr	r3, [pc, #180]	; (80006b4 <tm1637_Effect+0x188>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b05      	cmp	r3, #5
 8000602:	d110      	bne.n	8000626 <tm1637_Effect+0xfa>
		  {
			  CurrentDisplay[0] = 0;
 8000604:	4b2c      	ldr	r3, [pc, #176]	; (80006b8 <tm1637_Effect+0x18c>)
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
			  CurrentDisplay[1] = tm1637_Segments[SegmentPointer];
 800060a:	4b2c      	ldr	r3, [pc, #176]	; (80006bc <tm1637_Effect+0x190>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	461a      	mov	r2, r3
 8000610:	4b2b      	ldr	r3, [pc, #172]	; (80006c0 <tm1637_Effect+0x194>)
 8000612:	5c9a      	ldrb	r2, [r3, r2]
 8000614:	4b28      	ldr	r3, [pc, #160]	; (80006b8 <tm1637_Effect+0x18c>)
 8000616:	705a      	strb	r2, [r3, #1]
			  CurrentDisplay[2] = 0;
 8000618:	4b27      	ldr	r3, [pc, #156]	; (80006b8 <tm1637_Effect+0x18c>)
 800061a:	2200      	movs	r2, #0
 800061c:	709a      	strb	r2, [r3, #2]
			  CurrentDisplay[3] = 0;
 800061e:	4b26      	ldr	r3, [pc, #152]	; (80006b8 <tm1637_Effect+0x18c>)
 8000620:	2200      	movs	r2, #0
 8000622:	70da      	strb	r2, [r3, #3]
 8000624:	e02b      	b.n	800067e <tm1637_Effect+0x152>
		  }
		  else if(SegmentTracker == 10)
 8000626:	4b23      	ldr	r3, [pc, #140]	; (80006b4 <tm1637_Effect+0x188>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b0a      	cmp	r3, #10
 800062c:	d113      	bne.n	8000656 <tm1637_Effect+0x12a>
		  {
			  SegmentPointer = 0;
 800062e:	4b23      	ldr	r3, [pc, #140]	; (80006bc <tm1637_Effect+0x190>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
			  CurrentDisplay[0] = 0;
 8000634:	4b20      	ldr	r3, [pc, #128]	; (80006b8 <tm1637_Effect+0x18c>)
 8000636:	2200      	movs	r2, #0
 8000638:	701a      	strb	r2, [r3, #0]
			  CurrentDisplay[1] = tm1637_Segments[SegmentPointer];
 800063a:	4b20      	ldr	r3, [pc, #128]	; (80006bc <tm1637_Effect+0x190>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	461a      	mov	r2, r3
 8000640:	4b1f      	ldr	r3, [pc, #124]	; (80006c0 <tm1637_Effect+0x194>)
 8000642:	5c9a      	ldrb	r2, [r3, r2]
 8000644:	4b1c      	ldr	r3, [pc, #112]	; (80006b8 <tm1637_Effect+0x18c>)
 8000646:	705a      	strb	r2, [r3, #1]
			  CurrentDisplay[2] = 0;
 8000648:	4b1b      	ldr	r3, [pc, #108]	; (80006b8 <tm1637_Effect+0x18c>)
 800064a:	2200      	movs	r2, #0
 800064c:	709a      	strb	r2, [r3, #2]
			  CurrentDisplay[3] = 0;
 800064e:	4b1a      	ldr	r3, [pc, #104]	; (80006b8 <tm1637_Effect+0x18c>)
 8000650:	2200      	movs	r2, #0
 8000652:	70da      	strb	r2, [r3, #3]
 8000654:	e013      	b.n	800067e <tm1637_Effect+0x152>
		  }
		  else if(SegmentTracker == 11)
 8000656:	4b17      	ldr	r3, [pc, #92]	; (80006b4 <tm1637_Effect+0x188>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b0b      	cmp	r3, #11
 800065c:	d10f      	bne.n	800067e <tm1637_Effect+0x152>
		  {
			  CurrentDisplay[0] = 0;
 800065e:	4b16      	ldr	r3, [pc, #88]	; (80006b8 <tm1637_Effect+0x18c>)
 8000660:	2200      	movs	r2, #0
 8000662:	701a      	strb	r2, [r3, #0]
			  CurrentDisplay[1] = 0;
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <tm1637_Effect+0x18c>)
 8000666:	2200      	movs	r2, #0
 8000668:	705a      	strb	r2, [r3, #1]
			  CurrentDisplay[2] = tm1637_Segments[SegmentPointer];
 800066a:	4b14      	ldr	r3, [pc, #80]	; (80006bc <tm1637_Effect+0x190>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	461a      	mov	r2, r3
 8000670:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <tm1637_Effect+0x194>)
 8000672:	5c9a      	ldrb	r2, [r3, r2]
 8000674:	4b10      	ldr	r3, [pc, #64]	; (80006b8 <tm1637_Effect+0x18c>)
 8000676:	709a      	strb	r2, [r3, #2]
			  CurrentDisplay[3] = 0;
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <tm1637_Effect+0x18c>)
 800067a:	2200      	movs	r2, #0
 800067c:	70da      	strb	r2, [r3, #3]
		  }
		  tm1637_DisplayHandle(7, CurrentDisplay);
 800067e:	490e      	ldr	r1, [pc, #56]	; (80006b8 <tm1637_Effect+0x18c>)
 8000680:	2007      	movs	r0, #7
 8000682:	f7ff fee3 	bl	800044c <tm1637_DisplayHandle>
		  SegmentTracker++;
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <tm1637_Effect+0x188>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	3301      	adds	r3, #1
 800068c:	b2da      	uxtb	r2, r3
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <tm1637_Effect+0x188>)
 8000690:	701a      	strb	r2, [r3, #0]
		  if(SegmentTracker > 11)										//Once 12 steps are completed reset all trackers.
 8000692:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <tm1637_Effect+0x188>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b0b      	cmp	r3, #11
 8000698:	d905      	bls.n	80006a6 <tm1637_Effect+0x17a>
		  {
			  SegmentPointer = 0;
 800069a:	4b08      	ldr	r3, [pc, #32]	; (80006bc <tm1637_Effect+0x190>)
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
			  SegmentTracker = 0;
 80006a0:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <tm1637_Effect+0x188>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
		  }

	  }
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000030 	.word	0x20000030
 80006b4:	2000002c 	.word	0x2000002c
 80006b8:	20000034 	.word	0x20000034
 80006bc:	2000002d 	.word	0x2000002d
 80006c0:	20000038 	.word	0x20000038

080006c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  //DP is connected to the second digit MSB
  tm1637_Segments[0] = A_SEG;
 80006c8:	4b1f      	ldr	r3, [pc, #124]	; (8000748 <main+0x84>)
 80006ca:	2201      	movs	r2, #1
 80006cc:	701a      	strb	r2, [r3, #0]
  tm1637_Segments[1] = B_SEG;
 80006ce:	4b1e      	ldr	r3, [pc, #120]	; (8000748 <main+0x84>)
 80006d0:	2202      	movs	r2, #2
 80006d2:	705a      	strb	r2, [r3, #1]
  tm1637_Segments[2] = C_SEG;
 80006d4:	4b1c      	ldr	r3, [pc, #112]	; (8000748 <main+0x84>)
 80006d6:	2204      	movs	r2, #4
 80006d8:	709a      	strb	r2, [r3, #2]
  tm1637_Segments[3] = D_SEG;
 80006da:	4b1b      	ldr	r3, [pc, #108]	; (8000748 <main+0x84>)
 80006dc:	2208      	movs	r2, #8
 80006de:	70da      	strb	r2, [r3, #3]
  tm1637_Segments[4] = E_SEG;
 80006e0:	4b19      	ldr	r3, [pc, #100]	; (8000748 <main+0x84>)
 80006e2:	2210      	movs	r2, #16
 80006e4:	711a      	strb	r2, [r3, #4]
  tm1637_Segments[5] = F_SEG;
 80006e6:	4b18      	ldr	r3, [pc, #96]	; (8000748 <main+0x84>)
 80006e8:	2220      	movs	r2, #32
 80006ea:	715a      	strb	r2, [r3, #5]
  tm1637_Segments[6] = G_SEG;
 80006ec:	4b16      	ldr	r3, [pc, #88]	; (8000748 <main+0x84>)
 80006ee:	2240      	movs	r2, #64	; 0x40
 80006f0:	719a      	strb	r2, [r3, #6]
  tm1637_Segments[7] = DP_SEG;
 80006f2:	4b15      	ldr	r3, [pc, #84]	; (8000748 <main+0x84>)
 80006f4:	2280      	movs	r2, #128	; 0x80
 80006f6:	71da      	strb	r2, [r3, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f8:	f000 f9de 	bl	8000ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fc:	f000 f82c 	bl	8000758 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000700:	f000 f89e 	bl	8000840 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000704:	f000 f86e 	bl	80007e4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000708:	2201      	movs	r2, #1
 800070a:	2108      	movs	r1, #8
 800070c:	480f      	ldr	r0, [pc, #60]	; (800074c <main+0x88>)
 800070e:	f000 fcb4 	bl	800107a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8000712:	2201      	movs	r2, #1
 8000714:	2120      	movs	r1, #32
 8000716:	480d      	ldr	r0, [pc, #52]	; (800074c <main+0x88>)
 8000718:	f000 fcaf 	bl	800107a <HAL_GPIO_WritePin>

  tm1637_DisplayHandle(7, CurrentDisplay);						//
 800071c:	490c      	ldr	r1, [pc, #48]	; (8000750 <main+0x8c>)
 800071e:	2007      	movs	r0, #7
 8000720:	f7ff fe94 	bl	800044c <tm1637_DisplayHandle>

  Timer1Enable = ENABLE;										//Turn on systick based timer
 8000724:	4b0b      	ldr	r3, [pc, #44]	; (8000754 <main+0x90>)
 8000726:	2201      	movs	r2, #1
 8000728:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(HAL_GetTick() >= 10000)
 800072a:	f000 fa1d 	bl	8000b68 <HAL_GetTick>
 800072e:	4603      	mov	r3, r0
 8000730:	f242 720f 	movw	r2, #9999	; 0x270f
 8000734:	4293      	cmp	r3, r2
 8000736:	d902      	bls.n	800073e <main+0x7a>
	  {
		  tm1637_DisplayClear();
 8000738:	f7ff fe66 	bl	8000408 <tm1637_DisplayClear>
 800073c:	e7f5      	b.n	800072a <main+0x66>
	  }
	  else
	  {
		  tm1637_Effect(250);
 800073e:	20fa      	movs	r0, #250	; 0xfa
 8000740:	f7ff fef4 	bl	800052c <tm1637_Effect>
	  if(HAL_GetTick() >= 10000)
 8000744:	e7f1      	b.n	800072a <main+0x66>
 8000746:	bf00      	nop
 8000748:	20000038 	.word	0x20000038
 800074c:	40010c00 	.word	0x40010c00
 8000750:	20000034 	.word	0x20000034
 8000754:	20000000 	.word	0x20000000

08000758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b090      	sub	sp, #64	; 0x40
 800075c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075e:	f107 0318 	add.w	r3, r7, #24
 8000762:	2228      	movs	r2, #40	; 0x28
 8000764:	2100      	movs	r1, #0
 8000766:	4618      	mov	r0, r3
 8000768:	f001 fa0e 	bl	8001b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
 8000778:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800077a:	2301      	movs	r3, #1
 800077c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800077e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000782:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000788:	2301      	movs	r3, #1
 800078a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078c:	2302      	movs	r3, #2
 800078e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000790:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000794:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000796:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800079a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079c:	f107 0318 	add.w	r3, r7, #24
 80007a0:	4618      	mov	r0, r3
 80007a2:	f000 fdc7 	bl	8001334 <HAL_RCC_OscConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80007ac:	f000 f894 	bl	80008d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b0:	230f      	movs	r3, #15
 80007b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b4:	2302      	movs	r3, #2
 80007b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b8:	2300      	movs	r3, #0
 80007ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	2102      	movs	r1, #2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 f832 	bl	8001834 <HAL_RCC_ClockConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0x82>
  {
    Error_Handler();
 80007d6:	f000 f87f 	bl	80008d8 <Error_Handler>
  }
}
 80007da:	bf00      	nop
 80007dc:	3740      	adds	r7, #64	; 0x40
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007e8:	4b12      	ldr	r3, [pc, #72]	; (8000834 <MX_I2C1_Init+0x50>)
 80007ea:	4a13      	ldr	r2, [pc, #76]	; (8000838 <MX_I2C1_Init+0x54>)
 80007ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007ee:	4b11      	ldr	r3, [pc, #68]	; (8000834 <MX_I2C1_Init+0x50>)
 80007f0:	4a12      	ldr	r2, [pc, #72]	; (800083c <MX_I2C1_Init+0x58>)
 80007f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007f4:	4b0f      	ldr	r3, [pc, #60]	; (8000834 <MX_I2C1_Init+0x50>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007fa:	4b0e      	ldr	r3, [pc, #56]	; (8000834 <MX_I2C1_Init+0x50>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000800:	4b0c      	ldr	r3, [pc, #48]	; (8000834 <MX_I2C1_Init+0x50>)
 8000802:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000806:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000808:	4b0a      	ldr	r3, [pc, #40]	; (8000834 <MX_I2C1_Init+0x50>)
 800080a:	2200      	movs	r2, #0
 800080c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800080e:	4b09      	ldr	r3, [pc, #36]	; (8000834 <MX_I2C1_Init+0x50>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000814:	4b07      	ldr	r3, [pc, #28]	; (8000834 <MX_I2C1_Init+0x50>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800081a:	4b06      	ldr	r3, [pc, #24]	; (8000834 <MX_I2C1_Init+0x50>)
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000820:	4804      	ldr	r0, [pc, #16]	; (8000834 <MX_I2C1_Init+0x50>)
 8000822:	f000 fc43 	bl	80010ac <HAL_I2C_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800082c:	f000 f854 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000040 	.word	0x20000040
 8000838:	40005400 	.word	0x40005400
 800083c:	000186a0 	.word	0x000186a0

08000840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b088      	sub	sp, #32
 8000844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	f107 0310 	add.w	r3, r7, #16
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000854:	4b1e      	ldr	r3, [pc, #120]	; (80008d0 <MX_GPIO_Init+0x90>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	4a1d      	ldr	r2, [pc, #116]	; (80008d0 <MX_GPIO_Init+0x90>)
 800085a:	f043 0320 	orr.w	r3, r3, #32
 800085e:	6193      	str	r3, [r2, #24]
 8000860:	4b1b      	ldr	r3, [pc, #108]	; (80008d0 <MX_GPIO_Init+0x90>)
 8000862:	699b      	ldr	r3, [r3, #24]
 8000864:	f003 0320 	and.w	r3, r3, #32
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086c:	4b18      	ldr	r3, [pc, #96]	; (80008d0 <MX_GPIO_Init+0x90>)
 800086e:	699b      	ldr	r3, [r3, #24]
 8000870:	4a17      	ldr	r2, [pc, #92]	; (80008d0 <MX_GPIO_Init+0x90>)
 8000872:	f043 0308 	orr.w	r3, r3, #8
 8000876:	6193      	str	r3, [r2, #24]
 8000878:	4b15      	ldr	r3, [pc, #84]	; (80008d0 <MX_GPIO_Init+0x90>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	f003 0308 	and.w	r3, r3, #8
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000884:	4b12      	ldr	r3, [pc, #72]	; (80008d0 <MX_GPIO_Init+0x90>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	4a11      	ldr	r2, [pc, #68]	; (80008d0 <MX_GPIO_Init+0x90>)
 800088a:	f043 0304 	orr.w	r3, r3, #4
 800088e:	6193      	str	r3, [r2, #24]
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <MX_GPIO_Init+0x90>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	f003 0304 	and.w	r3, r3, #4
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|SCLK_Pin|SDO_Pin, GPIO_PIN_SET);
 800089c:	2201      	movs	r2, #1
 800089e:	f640 0128 	movw	r1, #2088	; 0x828
 80008a2:	480c      	ldr	r0, [pc, #48]	; (80008d4 <MX_GPIO_Init+0x94>)
 80008a4:	f000 fbe9 	bl	800107a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB11 SCLK_Pin SDO_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_11|SCLK_Pin|SDO_Pin;
 80008a8:	f640 0328 	movw	r3, #2088	; 0x828
 80008ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ae:	2301      	movs	r3, #1
 80008b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2302      	movs	r3, #2
 80008b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ba:	f107 0310 	add.w	r3, r7, #16
 80008be:	4619      	mov	r1, r3
 80008c0:	4804      	ldr	r0, [pc, #16]	; (80008d4 <MX_GPIO_Init+0x94>)
 80008c2:	f000 fa3f 	bl	8000d44 <HAL_GPIO_Init>

}
 80008c6:	bf00      	nop
 80008c8:	3720      	adds	r7, #32
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40021000 	.word	0x40021000
 80008d4:	40010c00 	.word	0x40010c00

080008d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008ea:	4b15      	ldr	r3, [pc, #84]	; (8000940 <HAL_MspInit+0x5c>)
 80008ec:	699b      	ldr	r3, [r3, #24]
 80008ee:	4a14      	ldr	r2, [pc, #80]	; (8000940 <HAL_MspInit+0x5c>)
 80008f0:	f043 0301 	orr.w	r3, r3, #1
 80008f4:	6193      	str	r3, [r2, #24]
 80008f6:	4b12      	ldr	r3, [pc, #72]	; (8000940 <HAL_MspInit+0x5c>)
 80008f8:	699b      	ldr	r3, [r3, #24]
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000902:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <HAL_MspInit+0x5c>)
 8000904:	69db      	ldr	r3, [r3, #28]
 8000906:	4a0e      	ldr	r2, [pc, #56]	; (8000940 <HAL_MspInit+0x5c>)
 8000908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800090c:	61d3      	str	r3, [r2, #28]
 800090e:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <HAL_MspInit+0x5c>)
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <HAL_MspInit+0x60>)
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	4a04      	ldr	r2, [pc, #16]	; (8000944 <HAL_MspInit+0x60>)
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000936:	bf00      	nop
 8000938:	3714      	adds	r7, #20
 800093a:	46bd      	mov	sp, r7
 800093c:	bc80      	pop	{r7}
 800093e:	4770      	bx	lr
 8000940:	40021000 	.word	0x40021000
 8000944:	40010000 	.word	0x40010000

08000948 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08a      	sub	sp, #40	; 0x28
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a1d      	ldr	r2, [pc, #116]	; (80009d8 <HAL_I2C_MspInit+0x90>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d132      	bne.n	80009ce <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000968:	4b1c      	ldr	r3, [pc, #112]	; (80009dc <HAL_I2C_MspInit+0x94>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	4a1b      	ldr	r2, [pc, #108]	; (80009dc <HAL_I2C_MspInit+0x94>)
 800096e:	f043 0308 	orr.w	r3, r3, #8
 8000972:	6193      	str	r3, [r2, #24]
 8000974:	4b19      	ldr	r3, [pc, #100]	; (80009dc <HAL_I2C_MspInit+0x94>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	f003 0308 	and.w	r3, r3, #8
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000980:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000986:	2312      	movs	r3, #18
 8000988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800098a:	2303      	movs	r3, #3
 800098c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098e:	f107 0314 	add.w	r3, r7, #20
 8000992:	4619      	mov	r1, r3
 8000994:	4812      	ldr	r0, [pc, #72]	; (80009e0 <HAL_I2C_MspInit+0x98>)
 8000996:	f000 f9d5 	bl	8000d44 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800099a:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <HAL_I2C_MspInit+0x9c>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
 80009a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80009a6:	627b      	str	r3, [r7, #36]	; 0x24
 80009a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009aa:	f043 0302 	orr.w	r3, r3, #2
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24
 80009b0:	4a0c      	ldr	r2, [pc, #48]	; (80009e4 <HAL_I2C_MspInit+0x9c>)
 80009b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b4:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009b6:	4b09      	ldr	r3, [pc, #36]	; (80009dc <HAL_I2C_MspInit+0x94>)
 80009b8:	69db      	ldr	r3, [r3, #28]
 80009ba:	4a08      	ldr	r2, [pc, #32]	; (80009dc <HAL_I2C_MspInit+0x94>)
 80009bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009c0:	61d3      	str	r3, [r2, #28]
 80009c2:	4b06      	ldr	r3, [pc, #24]	; (80009dc <HAL_I2C_MspInit+0x94>)
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009ce:	bf00      	nop
 80009d0:	3728      	adds	r7, #40	; 0x28
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40005400 	.word	0x40005400
 80009dc:	40021000 	.word	0x40021000
 80009e0:	40010c00 	.word	0x40010c00
 80009e4:	40010000 	.word	0x40010000

080009e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr

080009f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009f8:	e7fe      	b.n	80009f8 <HardFault_Handler+0x4>

080009fa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009fa:	b480      	push	{r7}
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009fe:	e7fe      	b.n	80009fe <MemManage_Handler+0x4>

08000a00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a04:	e7fe      	b.n	8000a04 <BusFault_Handler+0x4>

08000a06 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a06:	b480      	push	{r7}
 8000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a0a:	e7fe      	b.n	8000a0a <UsageFault_Handler+0x4>

08000a0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bc80      	pop	{r7}
 8000a16:	4770      	bx	lr

08000a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bc80      	pop	{r7}
 8000a22:	4770      	bx	lr

08000a24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr

08000a30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1Enable)
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <SysTick_Handler+0x28>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d005      	beq.n	8000a48 <SysTick_Handler+0x18>
	{
		Timer1++;
 8000a3c:	4b07      	ldr	r3, [pc, #28]	; (8000a5c <SysTick_Handler+0x2c>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	3301      	adds	r3, #1
 8000a42:	4a06      	ldr	r2, [pc, #24]	; (8000a5c <SysTick_Handler+0x2c>)
 8000a44:	6013      	str	r3, [r2, #0]
 8000a46:	e002      	b.n	8000a4e <SysTick_Handler+0x1e>
	}
	else
	{
		Timer1 = 0;
 8000a48:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <SysTick_Handler+0x2c>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a4e:	f000 f879 	bl	8000b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000000 	.word	0x20000000
 8000a5c:	20000030 	.word	0x20000030

08000a60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr

08000a6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000a6c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000a6e:	e003      	b.n	8000a78 <LoopCopyDataInit>

08000a70 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000a70:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000a72:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000a74:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000a76:	3104      	adds	r1, #4

08000a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000a78:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000a7c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000a7e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000a80:	d3f6      	bcc.n	8000a70 <CopyDataInit>
  ldr r2, =_sbss
 8000a82:	4a0a      	ldr	r2, [pc, #40]	; (8000aac <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000a84:	e002      	b.n	8000a8c <LoopFillZerobss>

08000a86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000a86:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000a88:	f842 3b04 	str.w	r3, [r2], #4

08000a8c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000a8c:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000a8e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000a90:	d3f9      	bcc.n	8000a86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a92:	f7ff ffe5 	bl	8000a60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a96:	f001 f853 	bl	8001b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a9a:	f7ff fe13 	bl	80006c4 <main>
  bx lr
 8000a9e:	4770      	bx	lr
  ldr r3, =_sidata
 8000aa0:	08001be0 	.word	0x08001be0
  ldr r0, =_sdata
 8000aa4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000aa8:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000aac:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000ab0:	20000098 	.word	0x20000098

08000ab4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ab4:	e7fe      	b.n	8000ab4 <ADC1_2_IRQHandler>
	...

08000ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000abc:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <HAL_Init+0x28>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a07      	ldr	r2, [pc, #28]	; (8000ae0 <HAL_Init+0x28>)
 8000ac2:	f043 0310 	orr.w	r3, r3, #16
 8000ac6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac8:	2003      	movs	r0, #3
 8000aca:	f000 f907 	bl	8000cdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ace:	2000      	movs	r0, #0
 8000ad0:	f000 f808 	bl	8000ae4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ad4:	f7ff ff06 	bl	80008e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40022000 	.word	0x40022000

08000ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aec:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <HAL_InitTick+0x54>)
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <HAL_InitTick+0x58>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	4619      	mov	r1, r3
 8000af6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 f911 	bl	8000d2a <HAL_SYSTICK_Config>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e00e      	b.n	8000b30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2b0f      	cmp	r3, #15
 8000b16:	d80a      	bhi.n	8000b2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	6879      	ldr	r1, [r7, #4]
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b20:	f000 f8e7 	bl	8000cf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b24:	4a06      	ldr	r2, [pc, #24]	; (8000b40 <HAL_InitTick+0x5c>)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	e000      	b.n	8000b30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	20000004 	.word	0x20000004
 8000b3c:	2000000c 	.word	0x2000000c
 8000b40:	20000008 	.word	0x20000008

08000b44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <HAL_IncTick+0x1c>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <HAL_IncTick+0x20>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4413      	add	r3, r2
 8000b54:	4a03      	ldr	r2, [pc, #12]	; (8000b64 <HAL_IncTick+0x20>)
 8000b56:	6013      	str	r3, [r2, #0]
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr
 8000b60:	2000000c 	.word	0x2000000c
 8000b64:	20000094 	.word	0x20000094

08000b68 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b6c:	4b02      	ldr	r3, [pc, #8]	; (8000b78 <HAL_GetTick+0x10>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr
 8000b78:	20000094 	.word	0x20000094

08000b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f003 0307 	and.w	r3, r3, #7
 8000b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b8c:	4b0c      	ldr	r3, [pc, #48]	; (8000bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b92:	68ba      	ldr	r2, [r7, #8]
 8000b94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b98:	4013      	ands	r3, r2
 8000b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bae:	4a04      	ldr	r2, [pc, #16]	; (8000bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	60d3      	str	r3, [r2, #12]
}
 8000bb4:	bf00      	nop
 8000bb6:	3714      	adds	r7, #20
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bc80      	pop	{r7}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc8:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <__NVIC_GetPriorityGrouping+0x18>)
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	0a1b      	lsrs	r3, r3, #8
 8000bce:	f003 0307 	and.w	r3, r3, #7
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bc80      	pop	{r7}
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000ed00 	.word	0xe000ed00

08000be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	6039      	str	r1, [r7, #0]
 8000bea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db0a      	blt.n	8000c0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	490c      	ldr	r1, [pc, #48]	; (8000c2c <__NVIC_SetPriority+0x4c>)
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	0112      	lsls	r2, r2, #4
 8000c00:	b2d2      	uxtb	r2, r2
 8000c02:	440b      	add	r3, r1
 8000c04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c08:	e00a      	b.n	8000c20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	4908      	ldr	r1, [pc, #32]	; (8000c30 <__NVIC_SetPriority+0x50>)
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	f003 030f 	and.w	r3, r3, #15
 8000c16:	3b04      	subs	r3, #4
 8000c18:	0112      	lsls	r2, r2, #4
 8000c1a:	b2d2      	uxtb	r2, r2
 8000c1c:	440b      	add	r3, r1
 8000c1e:	761a      	strb	r2, [r3, #24]
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bc80      	pop	{r7}
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	e000e100 	.word	0xe000e100
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b089      	sub	sp, #36	; 0x24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f003 0307 	and.w	r3, r3, #7
 8000c46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	f1c3 0307 	rsb	r3, r3, #7
 8000c4e:	2b04      	cmp	r3, #4
 8000c50:	bf28      	it	cs
 8000c52:	2304      	movcs	r3, #4
 8000c54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	2b06      	cmp	r3, #6
 8000c5c:	d902      	bls.n	8000c64 <NVIC_EncodePriority+0x30>
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	3b03      	subs	r3, #3
 8000c62:	e000      	b.n	8000c66 <NVIC_EncodePriority+0x32>
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c68:	f04f 32ff 	mov.w	r2, #4294967295
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	43da      	mvns	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	401a      	ands	r2, r3
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	fa01 f303 	lsl.w	r3, r1, r3
 8000c86:	43d9      	mvns	r1, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8c:	4313      	orrs	r3, r2
         );
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3724      	adds	r7, #36	; 0x24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr

08000c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ca8:	d301      	bcc.n	8000cae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000caa:	2301      	movs	r3, #1
 8000cac:	e00f      	b.n	8000cce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cae:	4a0a      	ldr	r2, [pc, #40]	; (8000cd8 <SysTick_Config+0x40>)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cb6:	210f      	movs	r1, #15
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cbc:	f7ff ff90 	bl	8000be0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc0:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <SysTick_Config+0x40>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cc6:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <SysTick_Config+0x40>)
 8000cc8:	2207      	movs	r2, #7
 8000cca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	e000e010 	.word	0xe000e010

08000cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff ff49 	bl	8000b7c <__NVIC_SetPriorityGrouping>
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b086      	sub	sp, #24
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	60b9      	str	r1, [r7, #8]
 8000cfc:	607a      	str	r2, [r7, #4]
 8000cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d04:	f7ff ff5e 	bl	8000bc4 <__NVIC_GetPriorityGrouping>
 8000d08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	6978      	ldr	r0, [r7, #20]
 8000d10:	f7ff ff90 	bl	8000c34 <NVIC_EncodePriority>
 8000d14:	4602      	mov	r2, r0
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff5f 	bl	8000be0 <__NVIC_SetPriority>
}
 8000d22:	bf00      	nop
 8000d24:	3718      	adds	r7, #24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ffb0 	bl	8000c98 <SysTick_Config>
 8000d38:	4603      	mov	r3, r0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b08b      	sub	sp, #44	; 0x2c
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d56:	e169      	b.n	800102c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	69fa      	ldr	r2, [r7, #28]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	f040 8158 	bne.w	8001026 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	4a9a      	ldr	r2, [pc, #616]	; (8000fe4 <HAL_GPIO_Init+0x2a0>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d05e      	beq.n	8000e3e <HAL_GPIO_Init+0xfa>
 8000d80:	4a98      	ldr	r2, [pc, #608]	; (8000fe4 <HAL_GPIO_Init+0x2a0>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d875      	bhi.n	8000e72 <HAL_GPIO_Init+0x12e>
 8000d86:	4a98      	ldr	r2, [pc, #608]	; (8000fe8 <HAL_GPIO_Init+0x2a4>)
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d058      	beq.n	8000e3e <HAL_GPIO_Init+0xfa>
 8000d8c:	4a96      	ldr	r2, [pc, #600]	; (8000fe8 <HAL_GPIO_Init+0x2a4>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d86f      	bhi.n	8000e72 <HAL_GPIO_Init+0x12e>
 8000d92:	4a96      	ldr	r2, [pc, #600]	; (8000fec <HAL_GPIO_Init+0x2a8>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d052      	beq.n	8000e3e <HAL_GPIO_Init+0xfa>
 8000d98:	4a94      	ldr	r2, [pc, #592]	; (8000fec <HAL_GPIO_Init+0x2a8>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d869      	bhi.n	8000e72 <HAL_GPIO_Init+0x12e>
 8000d9e:	4a94      	ldr	r2, [pc, #592]	; (8000ff0 <HAL_GPIO_Init+0x2ac>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d04c      	beq.n	8000e3e <HAL_GPIO_Init+0xfa>
 8000da4:	4a92      	ldr	r2, [pc, #584]	; (8000ff0 <HAL_GPIO_Init+0x2ac>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d863      	bhi.n	8000e72 <HAL_GPIO_Init+0x12e>
 8000daa:	4a92      	ldr	r2, [pc, #584]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d046      	beq.n	8000e3e <HAL_GPIO_Init+0xfa>
 8000db0:	4a90      	ldr	r2, [pc, #576]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d85d      	bhi.n	8000e72 <HAL_GPIO_Init+0x12e>
 8000db6:	2b12      	cmp	r3, #18
 8000db8:	d82a      	bhi.n	8000e10 <HAL_GPIO_Init+0xcc>
 8000dba:	2b12      	cmp	r3, #18
 8000dbc:	d859      	bhi.n	8000e72 <HAL_GPIO_Init+0x12e>
 8000dbe:	a201      	add	r2, pc, #4	; (adr r2, 8000dc4 <HAL_GPIO_Init+0x80>)
 8000dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc4:	08000e3f 	.word	0x08000e3f
 8000dc8:	08000e19 	.word	0x08000e19
 8000dcc:	08000e2b 	.word	0x08000e2b
 8000dd0:	08000e6d 	.word	0x08000e6d
 8000dd4:	08000e73 	.word	0x08000e73
 8000dd8:	08000e73 	.word	0x08000e73
 8000ddc:	08000e73 	.word	0x08000e73
 8000de0:	08000e73 	.word	0x08000e73
 8000de4:	08000e73 	.word	0x08000e73
 8000de8:	08000e73 	.word	0x08000e73
 8000dec:	08000e73 	.word	0x08000e73
 8000df0:	08000e73 	.word	0x08000e73
 8000df4:	08000e73 	.word	0x08000e73
 8000df8:	08000e73 	.word	0x08000e73
 8000dfc:	08000e73 	.word	0x08000e73
 8000e00:	08000e73 	.word	0x08000e73
 8000e04:	08000e73 	.word	0x08000e73
 8000e08:	08000e21 	.word	0x08000e21
 8000e0c:	08000e35 	.word	0x08000e35
 8000e10:	4a79      	ldr	r2, [pc, #484]	; (8000ff8 <HAL_GPIO_Init+0x2b4>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d013      	beq.n	8000e3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e16:	e02c      	b.n	8000e72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	623b      	str	r3, [r7, #32]
          break;
 8000e1e:	e029      	b.n	8000e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	3304      	adds	r3, #4
 8000e26:	623b      	str	r3, [r7, #32]
          break;
 8000e28:	e024      	b.n	8000e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	3308      	adds	r3, #8
 8000e30:	623b      	str	r3, [r7, #32]
          break;
 8000e32:	e01f      	b.n	8000e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	330c      	adds	r3, #12
 8000e3a:	623b      	str	r3, [r7, #32]
          break;
 8000e3c:	e01a      	b.n	8000e74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d102      	bne.n	8000e4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e46:	2304      	movs	r3, #4
 8000e48:	623b      	str	r3, [r7, #32]
          break;
 8000e4a:	e013      	b.n	8000e74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d105      	bne.n	8000e60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e54:	2308      	movs	r3, #8
 8000e56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	69fa      	ldr	r2, [r7, #28]
 8000e5c:	611a      	str	r2, [r3, #16]
          break;
 8000e5e:	e009      	b.n	8000e74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e60:	2308      	movs	r3, #8
 8000e62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	69fa      	ldr	r2, [r7, #28]
 8000e68:	615a      	str	r2, [r3, #20]
          break;
 8000e6a:	e003      	b.n	8000e74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	623b      	str	r3, [r7, #32]
          break;
 8000e70:	e000      	b.n	8000e74 <HAL_GPIO_Init+0x130>
          break;
 8000e72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e74:	69bb      	ldr	r3, [r7, #24]
 8000e76:	2bff      	cmp	r3, #255	; 0xff
 8000e78:	d801      	bhi.n	8000e7e <HAL_GPIO_Init+0x13a>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	e001      	b.n	8000e82 <HAL_GPIO_Init+0x13e>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	3304      	adds	r3, #4
 8000e82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	2bff      	cmp	r3, #255	; 0xff
 8000e88:	d802      	bhi.n	8000e90 <HAL_GPIO_Init+0x14c>
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	e002      	b.n	8000e96 <HAL_GPIO_Init+0x152>
 8000e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e92:	3b08      	subs	r3, #8
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	210f      	movs	r1, #15
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	401a      	ands	r2, r3
 8000ea8:	6a39      	ldr	r1, [r7, #32]
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb0:	431a      	orrs	r2, r3
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	f000 80b1 	beq.w	8001026 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ec4:	4b4d      	ldr	r3, [pc, #308]	; (8000ffc <HAL_GPIO_Init+0x2b8>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a4c      	ldr	r2, [pc, #304]	; (8000ffc <HAL_GPIO_Init+0x2b8>)
 8000eca:	f043 0301 	orr.w	r3, r3, #1
 8000ece:	6193      	str	r3, [r2, #24]
 8000ed0:	4b4a      	ldr	r3, [pc, #296]	; (8000ffc <HAL_GPIO_Init+0x2b8>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	60bb      	str	r3, [r7, #8]
 8000eda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000edc:	4a48      	ldr	r2, [pc, #288]	; (8001000 <HAL_GPIO_Init+0x2bc>)
 8000ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	3302      	adds	r3, #2
 8000ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eec:	f003 0303 	and.w	r3, r3, #3
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	68fa      	ldr	r2, [r7, #12]
 8000efc:	4013      	ands	r3, r2
 8000efe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a40      	ldr	r2, [pc, #256]	; (8001004 <HAL_GPIO_Init+0x2c0>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d013      	beq.n	8000f30 <HAL_GPIO_Init+0x1ec>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a3f      	ldr	r2, [pc, #252]	; (8001008 <HAL_GPIO_Init+0x2c4>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d00d      	beq.n	8000f2c <HAL_GPIO_Init+0x1e8>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	4a3e      	ldr	r2, [pc, #248]	; (800100c <HAL_GPIO_Init+0x2c8>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d007      	beq.n	8000f28 <HAL_GPIO_Init+0x1e4>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a3d      	ldr	r2, [pc, #244]	; (8001010 <HAL_GPIO_Init+0x2cc>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d101      	bne.n	8000f24 <HAL_GPIO_Init+0x1e0>
 8000f20:	2303      	movs	r3, #3
 8000f22:	e006      	b.n	8000f32 <HAL_GPIO_Init+0x1ee>
 8000f24:	2304      	movs	r3, #4
 8000f26:	e004      	b.n	8000f32 <HAL_GPIO_Init+0x1ee>
 8000f28:	2302      	movs	r3, #2
 8000f2a:	e002      	b.n	8000f32 <HAL_GPIO_Init+0x1ee>
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e000      	b.n	8000f32 <HAL_GPIO_Init+0x1ee>
 8000f30:	2300      	movs	r3, #0
 8000f32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f34:	f002 0203 	and.w	r2, r2, #3
 8000f38:	0092      	lsls	r2, r2, #2
 8000f3a:	4093      	lsls	r3, r2
 8000f3c:	68fa      	ldr	r2, [r7, #12]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f42:	492f      	ldr	r1, [pc, #188]	; (8001000 <HAL_GPIO_Init+0x2bc>)
 8000f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f46:	089b      	lsrs	r3, r3, #2
 8000f48:	3302      	adds	r3, #2
 8000f4a:	68fa      	ldr	r2, [r7, #12]
 8000f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d006      	beq.n	8000f6a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f5c:	4b2d      	ldr	r3, [pc, #180]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	492c      	ldr	r1, [pc, #176]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	600b      	str	r3, [r1, #0]
 8000f68:	e006      	b.n	8000f78 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f6a:	4b2a      	ldr	r3, [pc, #168]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	43db      	mvns	r3, r3
 8000f72:	4928      	ldr	r1, [pc, #160]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f74:	4013      	ands	r3, r2
 8000f76:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d006      	beq.n	8000f92 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f84:	4b23      	ldr	r3, [pc, #140]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f86:	685a      	ldr	r2, [r3, #4]
 8000f88:	4922      	ldr	r1, [pc, #136]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	604b      	str	r3, [r1, #4]
 8000f90:	e006      	b.n	8000fa0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f92:	4b20      	ldr	r3, [pc, #128]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	491e      	ldr	r1, [pc, #120]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d006      	beq.n	8000fba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fac:	4b19      	ldr	r3, [pc, #100]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	4918      	ldr	r1, [pc, #96]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	608b      	str	r3, [r1, #8]
 8000fb8:	e006      	b.n	8000fc8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fba:	4b16      	ldr	r3, [pc, #88]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000fbc:	689a      	ldr	r2, [r3, #8]
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	4914      	ldr	r1, [pc, #80]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d021      	beq.n	8001018 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000fd6:	68da      	ldr	r2, [r3, #12]
 8000fd8:	490e      	ldr	r1, [pc, #56]	; (8001014 <HAL_GPIO_Init+0x2d0>)
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	60cb      	str	r3, [r1, #12]
 8000fe0:	e021      	b.n	8001026 <HAL_GPIO_Init+0x2e2>
 8000fe2:	bf00      	nop
 8000fe4:	10320000 	.word	0x10320000
 8000fe8:	10310000 	.word	0x10310000
 8000fec:	10220000 	.word	0x10220000
 8000ff0:	10210000 	.word	0x10210000
 8000ff4:	10120000 	.word	0x10120000
 8000ff8:	10110000 	.word	0x10110000
 8000ffc:	40021000 	.word	0x40021000
 8001000:	40010000 	.word	0x40010000
 8001004:	40010800 	.word	0x40010800
 8001008:	40010c00 	.word	0x40010c00
 800100c:	40011000 	.word	0x40011000
 8001010:	40011400 	.word	0x40011400
 8001014:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001018:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <HAL_GPIO_Init+0x304>)
 800101a:	68da      	ldr	r2, [r3, #12]
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	43db      	mvns	r3, r3
 8001020:	4909      	ldr	r1, [pc, #36]	; (8001048 <HAL_GPIO_Init+0x304>)
 8001022:	4013      	ands	r3, r2
 8001024:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001028:	3301      	adds	r3, #1
 800102a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001032:	fa22 f303 	lsr.w	r3, r2, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	f47f ae8e 	bne.w	8000d58 <HAL_GPIO_Init+0x14>
  }
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	372c      	adds	r7, #44	; 0x2c
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	40010400 	.word	0x40010400

0800104c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689a      	ldr	r2, [r3, #8]
 800105c:	887b      	ldrh	r3, [r7, #2]
 800105e:	4013      	ands	r3, r2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d002      	beq.n	800106a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001064:	2301      	movs	r3, #1
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	e001      	b.n	800106e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800106a:	2300      	movs	r3, #0
 800106c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	bc80      	pop	{r7}
 8001078:	4770      	bx	lr

0800107a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800107a:	b480      	push	{r7}
 800107c:	b083      	sub	sp, #12
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
 8001082:	460b      	mov	r3, r1
 8001084:	807b      	strh	r3, [r7, #2]
 8001086:	4613      	mov	r3, r2
 8001088:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800108a:	787b      	ldrb	r3, [r7, #1]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d003      	beq.n	8001098 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001090:	887a      	ldrh	r2, [r7, #2]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001096:	e003      	b.n	80010a0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001098:	887b      	ldrh	r3, [r7, #2]
 800109a:	041a      	lsls	r2, r3, #16
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	611a      	str	r2, [r3, #16]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
	...

080010ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e12b      	b.n	8001316 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d106      	bne.n	80010d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff fc38 	bl	8000948 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2224      	movs	r2, #36	; 0x24
 80010dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f022 0201 	bic.w	r2, r2, #1
 80010ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800110e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001110:	f000 fce4 	bl	8001adc <HAL_RCC_GetPCLK1Freq>
 8001114:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	4a81      	ldr	r2, [pc, #516]	; (8001320 <HAL_I2C_Init+0x274>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d807      	bhi.n	8001130 <HAL_I2C_Init+0x84>
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4a80      	ldr	r2, [pc, #512]	; (8001324 <HAL_I2C_Init+0x278>)
 8001124:	4293      	cmp	r3, r2
 8001126:	bf94      	ite	ls
 8001128:	2301      	movls	r3, #1
 800112a:	2300      	movhi	r3, #0
 800112c:	b2db      	uxtb	r3, r3
 800112e:	e006      	b.n	800113e <HAL_I2C_Init+0x92>
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4a7d      	ldr	r2, [pc, #500]	; (8001328 <HAL_I2C_Init+0x27c>)
 8001134:	4293      	cmp	r3, r2
 8001136:	bf94      	ite	ls
 8001138:	2301      	movls	r3, #1
 800113a:	2300      	movhi	r3, #0
 800113c:	b2db      	uxtb	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e0e7      	b.n	8001316 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	4a78      	ldr	r2, [pc, #480]	; (800132c <HAL_I2C_Init+0x280>)
 800114a:	fba2 2303 	umull	r2, r3, r2, r3
 800114e:	0c9b      	lsrs	r3, r3, #18
 8001150:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	68ba      	ldr	r2, [r7, #8]
 8001162:	430a      	orrs	r2, r1
 8001164:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	4a6a      	ldr	r2, [pc, #424]	; (8001320 <HAL_I2C_Init+0x274>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d802      	bhi.n	8001180 <HAL_I2C_Init+0xd4>
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	3301      	adds	r3, #1
 800117e:	e009      	b.n	8001194 <HAL_I2C_Init+0xe8>
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001186:	fb02 f303 	mul.w	r3, r2, r3
 800118a:	4a69      	ldr	r2, [pc, #420]	; (8001330 <HAL_I2C_Init+0x284>)
 800118c:	fba2 2303 	umull	r2, r3, r2, r3
 8001190:	099b      	lsrs	r3, r3, #6
 8001192:	3301      	adds	r3, #1
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	430b      	orrs	r3, r1
 800119a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	69db      	ldr	r3, [r3, #28]
 80011a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80011a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	495c      	ldr	r1, [pc, #368]	; (8001320 <HAL_I2C_Init+0x274>)
 80011b0:	428b      	cmp	r3, r1
 80011b2:	d819      	bhi.n	80011e8 <HAL_I2C_Init+0x13c>
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	1e59      	subs	r1, r3, #1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	fbb1 f3f3 	udiv	r3, r1, r3
 80011c2:	1c59      	adds	r1, r3, #1
 80011c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80011c8:	400b      	ands	r3, r1
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d00a      	beq.n	80011e4 <HAL_I2C_Init+0x138>
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	1e59      	subs	r1, r3, #1
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80011dc:	3301      	adds	r3, #1
 80011de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011e2:	e051      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 80011e4:	2304      	movs	r3, #4
 80011e6:	e04f      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d111      	bne.n	8001214 <HAL_I2C_Init+0x168>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	1e58      	subs	r0, r3, #1
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6859      	ldr	r1, [r3, #4]
 80011f8:	460b      	mov	r3, r1
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	440b      	add	r3, r1
 80011fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8001202:	3301      	adds	r3, #1
 8001204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001208:	2b00      	cmp	r3, #0
 800120a:	bf0c      	ite	eq
 800120c:	2301      	moveq	r3, #1
 800120e:	2300      	movne	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	e012      	b.n	800123a <HAL_I2C_Init+0x18e>
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	1e58      	subs	r0, r3, #1
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6859      	ldr	r1, [r3, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	440b      	add	r3, r1
 8001222:	0099      	lsls	r1, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	fbb0 f3f3 	udiv	r3, r0, r3
 800122a:	3301      	adds	r3, #1
 800122c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001230:	2b00      	cmp	r3, #0
 8001232:	bf0c      	ite	eq
 8001234:	2301      	moveq	r3, #1
 8001236:	2300      	movne	r3, #0
 8001238:	b2db      	uxtb	r3, r3
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <HAL_I2C_Init+0x196>
 800123e:	2301      	movs	r3, #1
 8001240:	e022      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <HAL_I2C_Init+0x1bc>
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	1e58      	subs	r0, r3, #1
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6859      	ldr	r1, [r3, #4]
 8001252:	460b      	mov	r3, r1
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	440b      	add	r3, r1
 8001258:	fbb0 f3f3 	udiv	r3, r0, r3
 800125c:	3301      	adds	r3, #1
 800125e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001262:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001266:	e00f      	b.n	8001288 <HAL_I2C_Init+0x1dc>
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	1e58      	subs	r0, r3, #1
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6859      	ldr	r1, [r3, #4]
 8001270:	460b      	mov	r3, r1
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	440b      	add	r3, r1
 8001276:	0099      	lsls	r1, r3, #2
 8001278:	440b      	add	r3, r1
 800127a:	fbb0 f3f3 	udiv	r3, r0, r3
 800127e:	3301      	adds	r3, #1
 8001280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001284:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001288:	6879      	ldr	r1, [r7, #4]
 800128a:	6809      	ldr	r1, [r1, #0]
 800128c:	4313      	orrs	r3, r2
 800128e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	69da      	ldr	r2, [r3, #28]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	431a      	orrs	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80012b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	6911      	ldr	r1, [r2, #16]
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	68d2      	ldr	r2, [r2, #12]
 80012c2:	4311      	orrs	r1, r2
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	6812      	ldr	r2, [r2, #0]
 80012c8:	430b      	orrs	r3, r1
 80012ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	695a      	ldr	r2, [r3, #20]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	430a      	orrs	r2, r1
 80012e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0201 	orr.w	r2, r2, #1
 80012f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2200      	movs	r2, #0
 80012fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2220      	movs	r2, #32
 8001302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	000186a0 	.word	0x000186a0
 8001324:	001e847f 	.word	0x001e847f
 8001328:	003d08ff 	.word	0x003d08ff
 800132c:	431bde83 	.word	0x431bde83
 8001330:	10624dd3 	.word	0x10624dd3

08001334 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d101      	bne.n	8001346 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e26c      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	2b00      	cmp	r3, #0
 8001350:	f000 8087 	beq.w	8001462 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001354:	4b92      	ldr	r3, [pc, #584]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f003 030c 	and.w	r3, r3, #12
 800135c:	2b04      	cmp	r3, #4
 800135e:	d00c      	beq.n	800137a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001360:	4b8f      	ldr	r3, [pc, #572]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f003 030c 	and.w	r3, r3, #12
 8001368:	2b08      	cmp	r3, #8
 800136a:	d112      	bne.n	8001392 <HAL_RCC_OscConfig+0x5e>
 800136c:	4b8c      	ldr	r3, [pc, #560]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001378:	d10b      	bne.n	8001392 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800137a:	4b89      	ldr	r3, [pc, #548]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d06c      	beq.n	8001460 <HAL_RCC_OscConfig+0x12c>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d168      	bne.n	8001460 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e246      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800139a:	d106      	bne.n	80013aa <HAL_RCC_OscConfig+0x76>
 800139c:	4b80      	ldr	r3, [pc, #512]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a7f      	ldr	r2, [pc, #508]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	e02e      	b.n	8001408 <HAL_RCC_OscConfig+0xd4>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d10c      	bne.n	80013cc <HAL_RCC_OscConfig+0x98>
 80013b2:	4b7b      	ldr	r3, [pc, #492]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a7a      	ldr	r2, [pc, #488]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	4b78      	ldr	r3, [pc, #480]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a77      	ldr	r2, [pc, #476]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c8:	6013      	str	r3, [r2, #0]
 80013ca:	e01d      	b.n	8001408 <HAL_RCC_OscConfig+0xd4>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013d4:	d10c      	bne.n	80013f0 <HAL_RCC_OscConfig+0xbc>
 80013d6:	4b72      	ldr	r3, [pc, #456]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a71      	ldr	r2, [pc, #452]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013e0:	6013      	str	r3, [r2, #0]
 80013e2:	4b6f      	ldr	r3, [pc, #444]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a6e      	ldr	r2, [pc, #440]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ec:	6013      	str	r3, [r2, #0]
 80013ee:	e00b      	b.n	8001408 <HAL_RCC_OscConfig+0xd4>
 80013f0:	4b6b      	ldr	r3, [pc, #428]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a6a      	ldr	r2, [pc, #424]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013fa:	6013      	str	r3, [r2, #0]
 80013fc:	4b68      	ldr	r3, [pc, #416]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a67      	ldr	r2, [pc, #412]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001402:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001406:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d013      	beq.n	8001438 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001410:	f7ff fbaa 	bl	8000b68 <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001418:	f7ff fba6 	bl	8000b68 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b64      	cmp	r3, #100	; 0x64
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e1fa      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800142a:	4b5d      	ldr	r3, [pc, #372]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f0      	beq.n	8001418 <HAL_RCC_OscConfig+0xe4>
 8001436:	e014      	b.n	8001462 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff fb96 	bl	8000b68 <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001440:	f7ff fb92 	bl	8000b68 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b64      	cmp	r3, #100	; 0x64
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e1e6      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001452:	4b53      	ldr	r3, [pc, #332]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1f0      	bne.n	8001440 <HAL_RCC_OscConfig+0x10c>
 800145e:	e000      	b.n	8001462 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001460:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d063      	beq.n	8001536 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800146e:	4b4c      	ldr	r3, [pc, #304]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00b      	beq.n	8001492 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800147a:	4b49      	ldr	r3, [pc, #292]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	2b08      	cmp	r3, #8
 8001484:	d11c      	bne.n	80014c0 <HAL_RCC_OscConfig+0x18c>
 8001486:	4b46      	ldr	r3, [pc, #280]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d116      	bne.n	80014c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001492:	4b43      	ldr	r3, [pc, #268]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	2b00      	cmp	r3, #0
 800149c:	d005      	beq.n	80014aa <HAL_RCC_OscConfig+0x176>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d001      	beq.n	80014aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e1ba      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014aa:	4b3d      	ldr	r3, [pc, #244]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	4939      	ldr	r1, [pc, #228]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014ba:	4313      	orrs	r3, r2
 80014bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014be:	e03a      	b.n	8001536 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	691b      	ldr	r3, [r3, #16]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d020      	beq.n	800150a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014c8:	4b36      	ldr	r3, [pc, #216]	; (80015a4 <HAL_RCC_OscConfig+0x270>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ce:	f7ff fb4b 	bl	8000b68 <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014d6:	f7ff fb47 	bl	8000b68 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e19b      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e8:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d0f0      	beq.n	80014d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f4:	4b2a      	ldr	r3, [pc, #168]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	695b      	ldr	r3, [r3, #20]
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	4927      	ldr	r1, [pc, #156]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 8001504:	4313      	orrs	r3, r2
 8001506:	600b      	str	r3, [r1, #0]
 8001508:	e015      	b.n	8001536 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800150a:	4b26      	ldr	r3, [pc, #152]	; (80015a4 <HAL_RCC_OscConfig+0x270>)
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001510:	f7ff fb2a 	bl	8000b68 <HAL_GetTick>
 8001514:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001518:	f7ff fb26 	bl	8000b68 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e17a      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800152a:	4b1d      	ldr	r3, [pc, #116]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f0      	bne.n	8001518 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	2b00      	cmp	r3, #0
 8001540:	d03a      	beq.n	80015b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d019      	beq.n	800157e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800154a:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <HAL_RCC_OscConfig+0x274>)
 800154c:	2201      	movs	r2, #1
 800154e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001550:	f7ff fb0a 	bl	8000b68 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001558:	f7ff fb06 	bl	8000b68 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b02      	cmp	r3, #2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e15a      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800156a:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <HAL_RCC_OscConfig+0x26c>)
 800156c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	2b00      	cmp	r3, #0
 8001574:	d0f0      	beq.n	8001558 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001576:	2001      	movs	r0, #1
 8001578:	f000 fac4 	bl	8001b04 <RCC_Delay>
 800157c:	e01c      	b.n	80015b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800157e:	4b0a      	ldr	r3, [pc, #40]	; (80015a8 <HAL_RCC_OscConfig+0x274>)
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001584:	f7ff faf0 	bl	8000b68 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800158a:	e00f      	b.n	80015ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800158c:	f7ff faec 	bl	8000b68 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d908      	bls.n	80015ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e140      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000
 80015a4:	42420000 	.word	0x42420000
 80015a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ac:	4b9e      	ldr	r3, [pc, #632]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80015ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1e9      	bne.n	800158c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	f000 80a6 	beq.w	8001712 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015c6:	2300      	movs	r3, #0
 80015c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ca:	4b97      	ldr	r3, [pc, #604]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d10d      	bne.n	80015f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d6:	4b94      	ldr	r3, [pc, #592]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	4a93      	ldr	r2, [pc, #588]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80015dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e0:	61d3      	str	r3, [r2, #28]
 80015e2:	4b91      	ldr	r3, [pc, #580]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ee:	2301      	movs	r3, #1
 80015f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f2:	4b8e      	ldr	r3, [pc, #568]	; (800182c <HAL_RCC_OscConfig+0x4f8>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d118      	bne.n	8001630 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015fe:	4b8b      	ldr	r3, [pc, #556]	; (800182c <HAL_RCC_OscConfig+0x4f8>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a8a      	ldr	r2, [pc, #552]	; (800182c <HAL_RCC_OscConfig+0x4f8>)
 8001604:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001608:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800160a:	f7ff faad 	bl	8000b68 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001612:	f7ff faa9 	bl	8000b68 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b64      	cmp	r3, #100	; 0x64
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e0fd      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001624:	4b81      	ldr	r3, [pc, #516]	; (800182c <HAL_RCC_OscConfig+0x4f8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d106      	bne.n	8001646 <HAL_RCC_OscConfig+0x312>
 8001638:	4b7b      	ldr	r3, [pc, #492]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	4a7a      	ldr	r2, [pc, #488]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6213      	str	r3, [r2, #32]
 8001644:	e02d      	b.n	80016a2 <HAL_RCC_OscConfig+0x36e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d10c      	bne.n	8001668 <HAL_RCC_OscConfig+0x334>
 800164e:	4b76      	ldr	r3, [pc, #472]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001650:	6a1b      	ldr	r3, [r3, #32]
 8001652:	4a75      	ldr	r2, [pc, #468]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001654:	f023 0301 	bic.w	r3, r3, #1
 8001658:	6213      	str	r3, [r2, #32]
 800165a:	4b73      	ldr	r3, [pc, #460]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	4a72      	ldr	r2, [pc, #456]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001660:	f023 0304 	bic.w	r3, r3, #4
 8001664:	6213      	str	r3, [r2, #32]
 8001666:	e01c      	b.n	80016a2 <HAL_RCC_OscConfig+0x36e>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	2b05      	cmp	r3, #5
 800166e:	d10c      	bne.n	800168a <HAL_RCC_OscConfig+0x356>
 8001670:	4b6d      	ldr	r3, [pc, #436]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	4a6c      	ldr	r2, [pc, #432]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001676:	f043 0304 	orr.w	r3, r3, #4
 800167a:	6213      	str	r3, [r2, #32]
 800167c:	4b6a      	ldr	r3, [pc, #424]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4a69      	ldr	r2, [pc, #420]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6213      	str	r3, [r2, #32]
 8001688:	e00b      	b.n	80016a2 <HAL_RCC_OscConfig+0x36e>
 800168a:	4b67      	ldr	r3, [pc, #412]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800168c:	6a1b      	ldr	r3, [r3, #32]
 800168e:	4a66      	ldr	r2, [pc, #408]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001690:	f023 0301 	bic.w	r3, r3, #1
 8001694:	6213      	str	r3, [r2, #32]
 8001696:	4b64      	ldr	r3, [pc, #400]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001698:	6a1b      	ldr	r3, [r3, #32]
 800169a:	4a63      	ldr	r2, [pc, #396]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800169c:	f023 0304 	bic.w	r3, r3, #4
 80016a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d015      	beq.n	80016d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016aa:	f7ff fa5d 	bl	8000b68 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b0:	e00a      	b.n	80016c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016b2:	f7ff fa59 	bl	8000b68 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e0ab      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c8:	4b57      	ldr	r3, [pc, #348]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d0ee      	beq.n	80016b2 <HAL_RCC_OscConfig+0x37e>
 80016d4:	e014      	b.n	8001700 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d6:	f7ff fa47 	bl	8000b68 <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016dc:	e00a      	b.n	80016f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016de:	f7ff fa43 	bl	8000b68 <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e095      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f4:	4b4c      	ldr	r3, [pc, #304]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80016f6:	6a1b      	ldr	r3, [r3, #32]
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1ee      	bne.n	80016de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d105      	bne.n	8001712 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001706:	4b48      	ldr	r3, [pc, #288]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	4a47      	ldr	r2, [pc, #284]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800170c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001710:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	2b00      	cmp	r3, #0
 8001718:	f000 8081 	beq.w	800181e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800171c:	4b42      	ldr	r3, [pc, #264]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 030c 	and.w	r3, r3, #12
 8001724:	2b08      	cmp	r3, #8
 8001726:	d061      	beq.n	80017ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	2b02      	cmp	r3, #2
 800172e:	d146      	bne.n	80017be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001730:	4b3f      	ldr	r3, [pc, #252]	; (8001830 <HAL_RCC_OscConfig+0x4fc>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001736:	f7ff fa17 	bl	8000b68 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800173c:	e008      	b.n	8001750 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800173e:	f7ff fa13 	bl	8000b68 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e067      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001750:	4b35      	ldr	r3, [pc, #212]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1f0      	bne.n	800173e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001764:	d108      	bne.n	8001778 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001766:	4b30      	ldr	r3, [pc, #192]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	492d      	ldr	r1, [pc, #180]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 8001774:	4313      	orrs	r3, r2
 8001776:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001778:	4b2b      	ldr	r3, [pc, #172]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a19      	ldr	r1, [r3, #32]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001788:	430b      	orrs	r3, r1
 800178a:	4927      	ldr	r1, [pc, #156]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 800178c:	4313      	orrs	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001790:	4b27      	ldr	r3, [pc, #156]	; (8001830 <HAL_RCC_OscConfig+0x4fc>)
 8001792:	2201      	movs	r2, #1
 8001794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001796:	f7ff f9e7 	bl	8000b68 <HAL_GetTick>
 800179a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800179c:	e008      	b.n	80017b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800179e:	f7ff f9e3 	bl	8000b68 <HAL_GetTick>
 80017a2:	4602      	mov	r2, r0
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	1ad3      	subs	r3, r2, r3
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e037      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017b0:	4b1d      	ldr	r3, [pc, #116]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f0      	beq.n	800179e <HAL_RCC_OscConfig+0x46a>
 80017bc:	e02f      	b.n	800181e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017be:	4b1c      	ldr	r3, [pc, #112]	; (8001830 <HAL_RCC_OscConfig+0x4fc>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c4:	f7ff f9d0 	bl	8000b68 <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff f9cc 	bl	8000b68 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e020      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017de:	4b12      	ldr	r3, [pc, #72]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1f0      	bne.n	80017cc <HAL_RCC_OscConfig+0x498>
 80017ea:	e018      	b.n	800181e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d101      	bne.n	80017f8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e013      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017f8:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <HAL_RCC_OscConfig+0x4f4>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6a1b      	ldr	r3, [r3, #32]
 8001808:	429a      	cmp	r2, r3
 800180a:	d106      	bne.n	800181a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001816:	429a      	cmp	r2, r3
 8001818:	d001      	beq.n	800181e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e000      	b.n	8001820 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3718      	adds	r7, #24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40021000 	.word	0x40021000
 800182c:	40007000 	.word	0x40007000
 8001830:	42420060 	.word	0x42420060

08001834 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e0d0      	b.n	80019ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001848:	4b6a      	ldr	r3, [pc, #424]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0307 	and.w	r3, r3, #7
 8001850:	683a      	ldr	r2, [r7, #0]
 8001852:	429a      	cmp	r2, r3
 8001854:	d910      	bls.n	8001878 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001856:	4b67      	ldr	r3, [pc, #412]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f023 0207 	bic.w	r2, r3, #7
 800185e:	4965      	ldr	r1, [pc, #404]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	4313      	orrs	r3, r2
 8001864:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001866:	4b63      	ldr	r3, [pc, #396]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	429a      	cmp	r2, r3
 8001872:	d001      	beq.n	8001878 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e0b8      	b.n	80019ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d020      	beq.n	80018c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0304 	and.w	r3, r3, #4
 800188c:	2b00      	cmp	r3, #0
 800188e:	d005      	beq.n	800189c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001890:	4b59      	ldr	r3, [pc, #356]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	4a58      	ldr	r2, [pc, #352]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001896:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800189a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0308 	and.w	r3, r3, #8
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018a8:	4b53      	ldr	r3, [pc, #332]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	4a52      	ldr	r2, [pc, #328]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80018ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80018b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018b4:	4b50      	ldr	r3, [pc, #320]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	494d      	ldr	r1, [pc, #308]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d040      	beq.n	8001954 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d107      	bne.n	80018ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	4b47      	ldr	r3, [pc, #284]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d115      	bne.n	8001912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e07f      	b.n	80019ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d107      	bne.n	8001902 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f2:	4b41      	ldr	r3, [pc, #260]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d109      	bne.n	8001912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e073      	b.n	80019ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001902:	4b3d      	ldr	r3, [pc, #244]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e06b      	b.n	80019ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001912:	4b39      	ldr	r3, [pc, #228]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f023 0203 	bic.w	r2, r3, #3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	4936      	ldr	r1, [pc, #216]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001920:	4313      	orrs	r3, r2
 8001922:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001924:	f7ff f920 	bl	8000b68 <HAL_GetTick>
 8001928:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192a:	e00a      	b.n	8001942 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800192c:	f7ff f91c 	bl	8000b68 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	f241 3288 	movw	r2, #5000	; 0x1388
 800193a:	4293      	cmp	r3, r2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e053      	b.n	80019ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001942:	4b2d      	ldr	r3, [pc, #180]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f003 020c 	and.w	r2, r3, #12
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	429a      	cmp	r2, r3
 8001952:	d1eb      	bne.n	800192c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001954:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	d210      	bcs.n	8001984 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001962:	4b24      	ldr	r3, [pc, #144]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f023 0207 	bic.w	r2, r3, #7
 800196a:	4922      	ldr	r1, [pc, #136]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	4313      	orrs	r3, r2
 8001970:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001972:	4b20      	ldr	r3, [pc, #128]	; (80019f4 <HAL_RCC_ClockConfig+0x1c0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	683a      	ldr	r2, [r7, #0]
 800197c:	429a      	cmp	r2, r3
 800197e:	d001      	beq.n	8001984 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e032      	b.n	80019ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	2b00      	cmp	r3, #0
 800198e:	d008      	beq.n	80019a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001990:	4b19      	ldr	r3, [pc, #100]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	4916      	ldr	r1, [pc, #88]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0308 	and.w	r3, r3, #8
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d009      	beq.n	80019c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019ae:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	490e      	ldr	r1, [pc, #56]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80019be:	4313      	orrs	r3, r2
 80019c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019c2:	f000 f821 	bl	8001a08 <HAL_RCC_GetSysClockFreq>
 80019c6:	4602      	mov	r2, r0
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <HAL_RCC_ClockConfig+0x1c4>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	091b      	lsrs	r3, r3, #4
 80019ce:	f003 030f 	and.w	r3, r3, #15
 80019d2:	490a      	ldr	r1, [pc, #40]	; (80019fc <HAL_RCC_ClockConfig+0x1c8>)
 80019d4:	5ccb      	ldrb	r3, [r1, r3]
 80019d6:	fa22 f303 	lsr.w	r3, r2, r3
 80019da:	4a09      	ldr	r2, [pc, #36]	; (8001a00 <HAL_RCC_ClockConfig+0x1cc>)
 80019dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_RCC_ClockConfig+0x1d0>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff f87e 	bl	8000ae4 <HAL_InitTick>

  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40022000 	.word	0x40022000
 80019f8:	40021000 	.word	0x40021000
 80019fc:	08001bc0 	.word	0x08001bc0
 8001a00:	20000004 	.word	0x20000004
 8001a04:	20000008 	.word	0x20000008

08001a08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a08:	b490      	push	{r4, r7}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a0e:	4b2a      	ldr	r3, [pc, #168]	; (8001ab8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001a10:	1d3c      	adds	r4, r7, #4
 8001a12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a18:	f240 2301 	movw	r3, #513	; 0x201
 8001a1c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
 8001a22:	2300      	movs	r3, #0
 8001a24:	61bb      	str	r3, [r7, #24]
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	; 0x24
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a32:	4b22      	ldr	r3, [pc, #136]	; (8001abc <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f003 030c 	and.w	r3, r3, #12
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	d002      	beq.n	8001a48 <HAL_RCC_GetSysClockFreq+0x40>
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	d003      	beq.n	8001a4e <HAL_RCC_GetSysClockFreq+0x46>
 8001a46:	e02d      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a48:	4b1d      	ldr	r3, [pc, #116]	; (8001ac0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a4a:	623b      	str	r3, [r7, #32]
      break;
 8001a4c:	e02d      	b.n	8001aaa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	0c9b      	lsrs	r3, r3, #18
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a5a:	4413      	add	r3, r2
 8001a5c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001a60:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d013      	beq.n	8001a94 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a6c:	4b13      	ldr	r3, [pc, #76]	; (8001abc <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	0c5b      	lsrs	r3, r3, #17
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a7a:	4413      	add	r3, r2
 8001a7c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001a80:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	4a0e      	ldr	r2, [pc, #56]	; (8001ac0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a86:	fb02 f203 	mul.w	r2, r2, r3
 8001a8a:	69bb      	ldr	r3, [r7, #24]
 8001a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
 8001a92:	e004      	b.n	8001a9e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a98:	fb02 f303 	mul.w	r3, r2, r3
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa0:	623b      	str	r3, [r7, #32]
      break;
 8001aa2:	e002      	b.n	8001aaa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aa6:	623b      	str	r3, [r7, #32]
      break;
 8001aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3728      	adds	r7, #40	; 0x28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc90      	pop	{r4, r7}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	08001bb0 	.word	0x08001bb0
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	007a1200 	.word	0x007a1200
 8001ac4:	003d0900 	.word	0x003d0900

08001ac8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001acc:	4b02      	ldr	r3, [pc, #8]	; (8001ad8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ace:	681b      	ldr	r3, [r3, #0]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr
 8001ad8:	20000004 	.word	0x20000004

08001adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ae0:	f7ff fff2 	bl	8001ac8 <HAL_RCC_GetHCLKFreq>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	0a1b      	lsrs	r3, r3, #8
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	4903      	ldr	r1, [pc, #12]	; (8001b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001af2:	5ccb      	ldrb	r3, [r1, r3]
 8001af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40021000 	.word	0x40021000
 8001b00:	08001bd0 	.word	0x08001bd0

08001b04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <RCC_Delay+0x34>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <RCC_Delay+0x38>)
 8001b12:	fba2 2303 	umull	r2, r3, r2, r3
 8001b16:	0a5b      	lsrs	r3, r3, #9
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	fb02 f303 	mul.w	r3, r2, r3
 8001b1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b20:	bf00      	nop
  }
  while (Delay --);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	1e5a      	subs	r2, r3, #1
 8001b26:	60fa      	str	r2, [r7, #12]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1f9      	bne.n	8001b20 <RCC_Delay+0x1c>
}
 8001b2c:	bf00      	nop
 8001b2e:	bf00      	nop
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bc80      	pop	{r7}
 8001b36:	4770      	bx	lr
 8001b38:	20000004 	.word	0x20000004
 8001b3c:	10624dd3 	.word	0x10624dd3

08001b40 <__libc_init_array>:
 8001b40:	b570      	push	{r4, r5, r6, lr}
 8001b42:	2600      	movs	r6, #0
 8001b44:	4d0c      	ldr	r5, [pc, #48]	; (8001b78 <__libc_init_array+0x38>)
 8001b46:	4c0d      	ldr	r4, [pc, #52]	; (8001b7c <__libc_init_array+0x3c>)
 8001b48:	1b64      	subs	r4, r4, r5
 8001b4a:	10a4      	asrs	r4, r4, #2
 8001b4c:	42a6      	cmp	r6, r4
 8001b4e:	d109      	bne.n	8001b64 <__libc_init_array+0x24>
 8001b50:	f000 f822 	bl	8001b98 <_init>
 8001b54:	2600      	movs	r6, #0
 8001b56:	4d0a      	ldr	r5, [pc, #40]	; (8001b80 <__libc_init_array+0x40>)
 8001b58:	4c0a      	ldr	r4, [pc, #40]	; (8001b84 <__libc_init_array+0x44>)
 8001b5a:	1b64      	subs	r4, r4, r5
 8001b5c:	10a4      	asrs	r4, r4, #2
 8001b5e:	42a6      	cmp	r6, r4
 8001b60:	d105      	bne.n	8001b6e <__libc_init_array+0x2e>
 8001b62:	bd70      	pop	{r4, r5, r6, pc}
 8001b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b68:	4798      	blx	r3
 8001b6a:	3601      	adds	r6, #1
 8001b6c:	e7ee      	b.n	8001b4c <__libc_init_array+0xc>
 8001b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001b72:	4798      	blx	r3
 8001b74:	3601      	adds	r6, #1
 8001b76:	e7f2      	b.n	8001b5e <__libc_init_array+0x1e>
 8001b78:	08001bd8 	.word	0x08001bd8
 8001b7c:	08001bd8 	.word	0x08001bd8
 8001b80:	08001bd8 	.word	0x08001bd8
 8001b84:	08001bdc 	.word	0x08001bdc

08001b88 <memset>:
 8001b88:	4603      	mov	r3, r0
 8001b8a:	4402      	add	r2, r0
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d100      	bne.n	8001b92 <memset+0xa>
 8001b90:	4770      	bx	lr
 8001b92:	f803 1b01 	strb.w	r1, [r3], #1
 8001b96:	e7f9      	b.n	8001b8c <memset+0x4>

08001b98 <_init>:
 8001b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b9a:	bf00      	nop
 8001b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b9e:	bc08      	pop	{r3}
 8001ba0:	469e      	mov	lr, r3
 8001ba2:	4770      	bx	lr

08001ba4 <_fini>:
 8001ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ba6:	bf00      	nop
 8001ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001baa:	bc08      	pop	{r3}
 8001bac:	469e      	mov	lr, r3
 8001bae:	4770      	bx	lr
