// Seed: 388555639
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  reg id_3;
  ;
  always @(1)
    if (1)
      fork
        id_3 <= id_1;
      join
  assign id_3 = id_0;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2
    , id_5,
    input tri1 id_3
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wor  id_0,
    output tri0 id_1,
    input  wand id_2
);
  wire id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_0 = -1'h0;
  assign id_0 = id_4;
endmodule
