<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='p16c5x.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: p16c5x
    <br/>
    Created: Oct 28, 2013
    <br/>
    Updated: Apr 20, 2014
    <br/>
    SVN Updated: Nov  1, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project implements a single cycle core for the emulation of PIC16C5x microcomputers. The core requires the integrator to implement the I/O registers and program memory. The core provides these standard base architecture peripherals: timer, pre-scaler and clock multiplexer, and watchdog timer. The core provides selects and read/write strobes for the three I/O ports and the corresponding TRIS registers.
     <br/>
     The timer peripheral supports all normal functions of the timer 0 in the PIC16C5x family of 12-bit instruction processors. A fully synchronous architecture for the clock source logic and the pre-scaler has been selected. This facilitates the integration of the core with FPGAs. The watchdog timer length is parameterized, so the period can be determined by the application and integrator.
     <br/>
     PA[2] is implemented, and the 2-deep stack is 12 bits in width. Thus, program memory can be extended to 4096 x 12 instead of the standard of 2048 x 12.
     <br/>
     The core uses inference for all memory, and should be easily ported to any FPGA family that supports LUT or Block RAMs.
     <br/>
     The core has been integrated into a Spartan 3A XC3S50A-4VQ100I FPGA using its the three block RAMs as a 4096 x 12 program memory. All instructions, except program branches, execute in a single memory cycle. Thus, as provided the core has been demonstrated in this application supporting a memory cycle rate greater than 60 MHz.
    </p>
   </div>
   <div id="d_Tool Set Compatibility">
    <h2>
     
     
     Tool Set Compatibility
    </h2>
    <p id="p_Tool Set Compatibility">
     This core has been used with MPLAB and the CCS C compiler tools. A utility for converting from Intel Hex to Xilinx MEM files has been provided as part of the M16C5x SoC project (found here on OpenCores).
    </p>
   </div>
   <div id="d_Synthesis/PAR Results">
    <h2>
     
     
     Synthesis/PAR Results
    </h2>
    <p id="p_Synthesis/PAR Results">
     When used in an implementation of a soft-core processor, the P16C5x exhibits the following results for synthesis in an XC3S50A-4VQ100I FPGA. As a module of the soft-core processor, the P16C5x core occupies 389 slices, utilizes 202 slice registers, and 488 LUTs.
     <table border="border" cellspacing="1" cellpadding="1">
      <tr>
       <td align="center">
        <b>
         Module
        </b>
       </td>
       <td>
        <b>
         Partition
        </b>
       </td>
       <td align="center">
        <b>
         Slices
        </b>
       </td>
       <td align="center">
        <b>
         Slice Reg
        </b>
       </td>
       <td align="center">
        <b>
         LUTs
        </b>
       </td>
       <td align="center">
        <b>
         LUTRAM
        </b>
       </td>
       <td align="center">
        <b>
         BRAM
        </b>
       </td>
       <td align="center">
        <b>
         MULT18X18
        </b>
       </td>
       <td align="center">
        <b>
         BUFG
        </b>
       </td>
       <td align="center">
        <b>
         DCM
        </b>
       </td>
      </tr>
      <br/>
      <hr/>
      <br/>
      <tr>
       <td>
        [-] M16C5x
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        166/1089
       </td>
       <td align="center">
        26/608
       </td>
       <td align="center">
        73/1265
       </td>
       <td align="center">
        0/211
       </td>
       <td align="center">
        3/3
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        1/4
       </td>
       <td align="center">
        0/1
       </td>
      </tr>
      <tr>
       <td>
        &#160;&#160;[-] CPU
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        233/389
       </td>
       <td align="center">
        116/202
       </td>
       <td align="center">
        306/488
       </td>
       <td align="center">
        40/40
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
      <tr>
       <td>
        &#160;&#160;&#160;&#160;&#160;&#160;&#160;ALU
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        80/80
       </td>
       <td align="center">
        13/13
       </td>
       <td align="center">
        112/112
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
      <tr>
       <td>
        &#160;&#160;&#160;&#160;&#160;&#160;&#160;IDEC
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        76/76
       </td>
       <td align="center">
        73/73
       </td>
       <td align="center">
        70/70
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
      <tr>
       <td>
        &#160;&#160;[+] ClkGen
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        10/21
       </td>
       <td align="center">
        12/25
       </td>
       <td align="center">
        5/8
       </td>
       <td align="center">
        1/1
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        1/3
       </td>
       <td align="center">
        0/1
       </td>
      </tr>
      <tr>
       <td>
        &#160;&#160;[+] SPI
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        8/93
       </td>
       <td align="center">
        8/75
       </td>
       <td align="center">
        0/135
       </td>
       <td align="center">
        0/34
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
      <tr>
       <td>
        &#160;&#160;[+] UART
       </td>
       <td>
        <br/>
       </td>
       <td align="center">
        0/420
       </td>
       <td align="center">
        0/280
       </td>
       <td align="center">
        0/561
       </td>
       <td align="center">
        0/136
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
     </table>
     <br/>
     <hr/>
     <br/>
     The timing constraints used to achieve the best results with the -4 speed grade of the XC3S50A FPGA are shown in the following table:
     <br/>
     <hr/>
     <br/>
     Timing Constraints
     <table border="1" cellspacing="1" cellpadding="1">
      <tr>
       <td>
        <b>
         Met
        </b>
       </td>
       <td align="center">
        <b>
         Constraint
        </b>
       </td>
       <td align="center">
        <b>
         Check
        </b>
       </td>
       <td align="center">
        <b>
         Worst Case Slack
        </b>
       </td>
       <td align="center">
        <b>
         Best Case Achievable
        </b>
       </td>
       <td align="center">
        <b>
         Timing Errors
        </b>
       </td>
       <td align="center">
        <b>
         Timing Score
        </b>
       </td>
      </tr>
      <br/>
      <hr/>
      <br/>
      <tr>
       <td align="center">
        Yes
       </td>
       <td>
        TS_Clk = PERIOD TIMEGRP "Clk" 16.666 ns HIGH 50%
       </td>
       <td align="center">
        SETUP/HOLD
       </td>
       <td align="center">
        0.011ns/0.651ns
       </td>
       <td align="right">
        16.655ns
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
      <tr>
       <td align="center">
        Yes
       </td>
       <td>
        TS_SPI_SCK = PERIOD TIMEGRP "SPI_SCK" 15 ns HIGH 50%
       </td>
       <td>
        SETUP/HOLD
       </td>
       <td align="center">
        0.108ns/1.026ns
       </td>
       <td align="right">
        14.784ns
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
      <tr>
       <td align="center">
        Yes
       </td>
       <td>
        TS_Clk_UART = PERIOD TIMEGRP "Clk_UART" 10 ns HIGH 50%
       </td>
       <td>
        SETUP/HOLD
       </td>
       <td align="center">
        0.513ns/0.680ns
       </td>
       <td align="right">
        9.487ns
       </td>
       <td align="center">
        0/0
       </td>
       <td align="center">
        0/0
       </td>
      </tr>
     </table>
     <table border="1" cellspacing="0" cellpadding="1">
     </table>
     <br/>
     <hr/>
     <br/>
     With the lower speed grade part, the P16C5x will operate at just over 60 MHz. The single cycle operation of this core provides a soft-core processor that delivers nearly 60 MIPs. (
     <b>
      Note:
     </b>
     jumps, calls, and branches require two cycles, but all other instructions are single cycle instructions.)
     <br/>
     <hr/>
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
