multiline_comment|/*&n; *&n; * BRIEF MODULE DESCRIPTION&n; *&t;ITE Semi IT8712 Super I/O functions.&n; *&n; * Copyright 2001 MontaVista Software Inc.&n; * Author: MontaVista Software, Inc.&n; *         &t;ppopov@mvista.com or support@mvista.com&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/types.h&gt;
macro_line|#include &lt;asm/it8712.h&gt;
macro_line|#include &lt;asm/it8172/it8172.h&gt;
macro_line|#ifndef TRUE
DECL|macro|TRUE
mdefine_line|#define TRUE 1
macro_line|#endif
macro_line|#ifndef FALSE
DECL|macro|FALSE
mdefine_line|#define FALSE 0
macro_line|#endif
DECL|function|LPCEnterMBPnP
r_void
id|LPCEnterMBPnP
c_func
(paren
)paren
(brace
r_int
id|i
suffix:semicolon
r_int
r_char
id|key
(braket
l_int|4
)braket
op_assign
(brace
l_int|0x87
comma
l_int|0x01
comma
l_int|0x55
comma
l_int|0x55
)brace
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|4
suffix:semicolon
id|i
op_increment
)paren
id|outb
c_func
(paren
id|key
(braket
id|i
)braket
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
)brace
DECL|function|LPCExitMBPnP
r_void
id|LPCExitMBPnP
c_func
(paren
)paren
(brace
id|outb
c_func
(paren
l_int|0x02
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x02
comma
id|LPC_DATA_ADDR
)paren
suffix:semicolon
)brace
DECL|function|LPCSetConfig
r_void
id|LPCSetConfig
c_func
(paren
r_char
id|LdnNumber
comma
r_char
id|Index
comma
r_char
id|data
)paren
(brace
id|LPCEnterMBPnP
c_func
(paren
)paren
suffix:semicolon
singleline_comment|// Enter IT8712 MB PnP mode
id|outb
c_func
(paren
l_int|0x07
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
id|outb
c_func
(paren
id|LdnNumber
comma
id|LPC_DATA_ADDR
)paren
suffix:semicolon
id|outb
c_func
(paren
id|Index
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
id|outb
c_func
(paren
id|data
comma
id|LPC_DATA_ADDR
)paren
suffix:semicolon
id|LPCExitMBPnP
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|LPCGetConfig
r_char
id|LPCGetConfig
c_func
(paren
r_char
id|LdnNumber
comma
r_char
id|Index
)paren
(brace
r_char
id|rtn
suffix:semicolon
id|LPCEnterMBPnP
c_func
(paren
)paren
suffix:semicolon
singleline_comment|// Enter IT8712 MB PnP mode
id|outb
c_func
(paren
l_int|0x07
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
id|outb
c_func
(paren
id|LdnNumber
comma
id|LPC_DATA_ADDR
)paren
suffix:semicolon
id|outb
c_func
(paren
id|Index
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
id|rtn
op_assign
id|inb
c_func
(paren
id|LPC_DATA_ADDR
)paren
suffix:semicolon
id|LPCExitMBPnP
c_func
(paren
)paren
suffix:semicolon
r_return
id|rtn
suffix:semicolon
)brace
DECL|function|SearchIT8712
r_int
id|SearchIT8712
c_func
(paren
)paren
(brace
r_int
r_char
id|Id1
comma
id|Id2
suffix:semicolon
r_int
r_int
id|Id
suffix:semicolon
id|LPCEnterMBPnP
c_func
(paren
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x20
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
multiline_comment|/* chip id byte 1 */
id|Id1
op_assign
id|inb
c_func
(paren
id|LPC_DATA_ADDR
)paren
suffix:semicolon
id|outb
c_func
(paren
l_int|0x21
comma
id|LPC_KEY_ADDR
)paren
suffix:semicolon
multiline_comment|/* chip id byte 2 */
id|Id2
op_assign
id|inb
c_func
(paren
id|LPC_DATA_ADDR
)paren
suffix:semicolon
id|Id
op_assign
(paren
id|Id1
op_lshift
l_int|8
)paren
op_or
id|Id2
suffix:semicolon
id|LPCExitMBPnP
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|Id
op_eq
l_int|0x8712
)paren
r_return
id|TRUE
suffix:semicolon
r_else
r_return
id|FALSE
suffix:semicolon
)brace
DECL|function|InitLPCInterface
r_void
id|InitLPCInterface
c_func
(paren
)paren
(brace
r_int
r_char
id|bus
comma
id|dev_fn
suffix:semicolon
r_int
r_int
id|data
suffix:semicolon
id|bus
op_assign
l_int|0
suffix:semicolon
id|dev_fn
op_assign
l_int|1
op_lshift
l_int|3
op_or
l_int|4
suffix:semicolon
multiline_comment|/* pci cmd, SERR# Enable */
id|IT_WRITE
c_func
(paren
id|IT_CONFADDR
comma
(paren
id|bus
op_lshift
id|IT_BUSNUM_SHF
)paren
op_or
(paren
id|dev_fn
op_lshift
id|IT_FUNCNUM_SHF
)paren
op_or
(paren
(paren
l_int|0x4
op_div
l_int|4
)paren
op_lshift
id|IT_REGNUM_SHF
)paren
)paren
suffix:semicolon
id|IT_READ
c_func
(paren
id|IT_CONFDATA
comma
id|data
)paren
suffix:semicolon
id|data
op_or_assign
l_int|0x0100
suffix:semicolon
id|IT_WRITE
c_func
(paren
id|IT_CONFADDR
comma
(paren
id|bus
op_lshift
id|IT_BUSNUM_SHF
)paren
op_or
(paren
id|dev_fn
op_lshift
id|IT_FUNCNUM_SHF
)paren
op_or
(paren
(paren
l_int|0x4
op_div
l_int|4
)paren
op_lshift
id|IT_REGNUM_SHF
)paren
)paren
suffix:semicolon
id|IT_WRITE
c_func
(paren
id|IT_CONFDATA
comma
id|data
)paren
suffix:semicolon
multiline_comment|/* setup serial irq control register */
id|IT_WRITE
c_func
(paren
id|IT_CONFADDR
comma
(paren
id|bus
op_lshift
id|IT_BUSNUM_SHF
)paren
op_or
(paren
id|dev_fn
op_lshift
id|IT_FUNCNUM_SHF
)paren
op_or
(paren
(paren
l_int|0x48
op_div
l_int|4
)paren
op_lshift
id|IT_REGNUM_SHF
)paren
)paren
suffix:semicolon
id|IT_READ
c_func
(paren
id|IT_CONFDATA
comma
id|data
)paren
suffix:semicolon
id|data
op_assign
(paren
id|data
op_amp
l_int|0xffff00ff
)paren
op_or
l_int|0xc400
suffix:semicolon
id|IT_WRITE
c_func
(paren
id|IT_CONFADDR
comma
(paren
id|bus
op_lshift
id|IT_BUSNUM_SHF
)paren
op_or
(paren
id|dev_fn
op_lshift
id|IT_FUNCNUM_SHF
)paren
op_or
(paren
(paren
l_int|0x48
op_div
l_int|4
)paren
op_lshift
id|IT_REGNUM_SHF
)paren
)paren
suffix:semicolon
id|IT_WRITE
c_func
(paren
id|IT_CONFDATA
comma
id|data
)paren
suffix:semicolon
multiline_comment|/* Enable I/O Space Subtractive Decode */
multiline_comment|/* default 0x4C is 0x3f220000 */
id|IT_WRITE
c_func
(paren
id|IT_CONFADDR
comma
(paren
id|bus
op_lshift
id|IT_BUSNUM_SHF
)paren
op_or
(paren
id|dev_fn
op_lshift
id|IT_FUNCNUM_SHF
)paren
op_or
(paren
(paren
l_int|0x4C
op_div
l_int|4
)paren
op_lshift
id|IT_REGNUM_SHF
)paren
)paren
suffix:semicolon
id|IT_WRITE
c_func
(paren
id|IT_CONFDATA
comma
l_int|0x3f2200f3
)paren
suffix:semicolon
)brace
eof
