-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (255 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.367000,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=92,HLS_SYN_FF=11361,HLS_SYN_LUT=58386,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv26_3FCB400 : STD_LOGIC_VECTOR (25 downto 0) := "11111111001011010000000000";
    constant ap_const_lv26_3EE5C00 : STD_LOGIC_VECTOR (25 downto 0) := "11111011100101110000000000";
    constant ap_const_lv36_D20 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000110100100000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv26_3E4EC00 : STD_LOGIC_VECTOR (25 downto 0) := "11111001001110110000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv26_3E72000 : STD_LOGIC_VECTOR (25 downto 0) := "11111001110010000000000000";
    constant ap_const_lv16_FD36 : STD_LOGIC_VECTOR (15 downto 0) := "1111110100110110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv56_125D : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000001001001011101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv26_C5C00 : STD_LOGIC_VECTOR (25 downto 0) := "00000011000101110000000000";
    constant ap_const_lv56_9CE : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000100111001110";
    constant ap_const_lv16_5E4 : STD_LOGIC_VECTOR (15 downto 0) := "0000010111100100";
    constant ap_const_lv17_1FC53 : STD_LOGIC_VECTOR (16 downto 0) := "11111110001010011";
    constant ap_const_lv13_1A82 : STD_LOGIC_VECTOR (12 downto 0) := "1101010000010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv28_FC48800 : STD_LOGIC_VECTOR (27 downto 0) := "1111110001001000100000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv39_1BC00000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000011011110000000000000000000000";
    constant ap_const_lv17_FA5 : STD_LOGIC_VECTOR (16 downto 0) := "00000111110100101";
    constant ap_const_lv46_3F0D40000000 : STD_LOGIC_VECTOR (45 downto 0) := "1111110000110101000000000000000000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv14_E8 : STD_LOGIC_VECTOR (13 downto 0) := "00000011101000";
    constant ap_const_lv50_0 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv56_FC9F0000000000 : STD_LOGIC_VECTOR (55 downto 0) := "11111100100111110000000000000000000000000000000000000000";
    constant ap_const_lv46_3F5800000000 : STD_LOGIC_VECTOR (45 downto 0) := "1111110101100000000000000000000000000000000000";
    constant ap_const_lv46_3F2600000000 : STD_LOGIC_VECTOR (45 downto 0) := "1111110010011000000000000000000000000000000000";
    constant ap_const_lv26_3BB : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001110111011";
    constant ap_const_lv26_100000 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_const_lv26_3FFFD81 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110110000001";
    constant ap_const_lv26_D20 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000110100100000";
    constant ap_const_lv26_1A40 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001101001000000";
    constant ap_const_lv26_3F7C400 : STD_LOGIC_VECTOR (25 downto 0) := "11111101111100010000000000";
    constant ap_const_lv27_28D : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001010001101";
    constant ap_const_lv27_100000 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_const_lv25_F1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000011110001";
    constant ap_const_lv26_3FFFCE2 : STD_LOGIC_VECTOR (25 downto 0) := "11111111111111110011100010";
    constant ap_const_lv26_31E : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001100011110";
    constant ap_const_lv23_62 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001100010";
    constant ap_const_lv24_FDF000 : STD_LOGIC_VECTOR (23 downto 0) := "111111011111000000000000";
    constant ap_const_lv13_1C4D : STD_LOGIC_VECTOR (12 downto 0) := "1110001001101";
    constant ap_const_lv21_137 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100110111";
    constant ap_const_lv21_1EB400 : STD_LOGIC_VECTOR (20 downto 0) := "111101011010000000000";
    constant ap_const_lv27_227 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000100111";
    constant ap_const_lv20_62 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001100010";
    constant ap_const_lv21_B7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010110111";
    constant ap_const_lv21_1FB400 : STD_LOGIC_VECTOR (20 downto 0) := "111111011010000000000";
    constant ap_const_lv25_1FFFEE6 : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111011100110";
    constant ap_const_lv26_234 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000110100";
    constant ap_const_lv22_228 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (255 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_s_reg_1441 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_1441_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_13_reg_1449 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_13_reg_1449_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_fu_374_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_1458_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln727_fu_384_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln727_reg_1467 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_4_reg_1472 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_1472_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_reg_1478_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_1492 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_13_fu_1242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_reg_1497 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1248_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_26_reg_1502 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln_reg_1507 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_fu_1265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_1512 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln728_1_fu_444_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter2_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter3_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter4_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter5_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter6_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter7_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter8_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter9_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter10_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter11_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln728_1_reg_1517_pp0_iter12_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_8_fu_454_p2 : STD_LOGIC_VECTOR (25 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1192_8_fu_454_p2 : signal is "no";
    signal add_ln1192_8_reg_1523 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln708_5_reg_1528 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_7_reg_1533 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_s_reg_1538 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_21_fu_568_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal r_V_21_reg_1548 : STD_LOGIC_VECTOR (50 downto 0);
    signal trunc_ln708_14_reg_1553 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1_reg_1558 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_5_fu_653_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter9_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_5_reg_1568_pp0_iter10_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1301_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal ret_V_15_reg_1573 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln708_11_reg_1588 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_13_reg_1593 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_1_fu_1318_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1192_1_reg_1598 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_10_fu_701_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_10_reg_1603 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln708_2_reg_1613 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_8_reg_1618 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln703_1_fu_1331_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln703_1_reg_1628 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_generic_sincos_16_6_s_fu_269_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal outsin_V_13_reg_1633 : STD_LOGIC_VECTOR (11 downto 0);
    signal outsin_V_13_reg_1633_pp0_iter11_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_fu_1337_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_reg_1638 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1343_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_3_reg_1644 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1351_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_5_reg_1649 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_9_fu_823_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_9_reg_1654 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_generic_sincos_16_6_s_fu_294_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal outsin_V_6_reg_1659 : STD_LOGIC_VECTOR (11 downto 0);
    signal outsin_V_6_reg_1659_pp0_iter12_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_8_fu_1368_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_8_reg_1665 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1374_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_13_reg_1670 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1381_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_19_reg_1675 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_23_fu_882_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_23_reg_1680 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_generic_sincos_16_6_s_fu_319_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal outsin_V_24_reg_1685 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_2_fu_925_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal r_V_2_reg_1690 : STD_LOGIC_VECTOR (60 downto 0);
    signal add_ln1192_fu_944_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1192_reg_1695 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_7_fu_956_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_7_reg_1700 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln1192_1_fu_988_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal sub_ln1192_1_reg_1705 : STD_LOGIC_VECTOR (45 downto 0);
    signal trunc_ln708_10_reg_1710 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_10_reg_1710_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1407_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_25_reg_1715 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_48_fu_1054_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_48_reg_1720 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln700_fu_1066_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal mul_ln700_reg_1725 : STD_LOGIC_VECTOR (65 downto 0);
    signal mul_ln1192_3_fu_1078_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal mul_ln1192_3_reg_1730 : STD_LOGIC_VECTOR (55 downto 0);
    signal add_ln1192_17_fu_1110_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1192_17_reg_1735 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_23_fu_1428_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_23_reg_1740 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_generic_sincos_16_6_s_fu_339_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal outsin_V_16_reg_1745 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_269_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_269_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call205 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call205 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call205 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call205 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call205 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call205 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call205 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call205 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call205 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call205 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call205 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call205 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call205 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call205 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call205 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp56 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_274_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_274_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call31 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call31 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call31 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call31 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call31 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call31 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call31 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call31 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call31 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call31 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call31 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call31 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call31 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call31 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call31 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp63 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_279_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_279_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call69 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call69 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call69 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call69 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call69 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call69 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call69 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call69 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call69 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call69 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call69 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call69 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call69 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call69 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call69 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp70 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_284_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_284_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_284_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call79 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call79 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call79 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call79 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call79 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call79 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call79 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call79 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call79 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call79 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call79 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call79 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call79 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call79 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call79 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp75 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_289_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_289_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call96 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call96 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call96 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call96 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call96 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call96 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call96 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call96 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call96 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call96 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call96 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call96 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call96 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call96 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call96 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp77 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_294_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call105 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call105 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call105 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call105 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call105 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call105 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call105 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call105 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call105 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call105 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call105 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call105 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call105 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call105 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call105 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp78 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_299_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_299_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call117 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call117 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call117 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call117 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call117 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call117 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call117 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call117 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call117 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call117 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call117 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call117 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call117 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call117 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call117 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp79 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_304_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_304_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_304_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call158 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call158 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call158 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call158 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call158 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call158 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call158 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call158 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call158 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call158 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call158 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call158 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call158 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call158 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call158 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp86 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_309_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_309_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call170 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call170 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call170 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call170 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call170 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call170 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call170 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call170 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call170 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call170 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call170 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call170 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call170 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call170 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call170 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp87 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_314_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_314_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_314_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call185 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call185 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call185 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call185 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call185 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call185 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call185 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call185 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call185 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call185 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call185 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call185 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call185 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call185 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call185 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp89 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_319_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call222 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call222 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call222 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call222 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call222 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call222 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call222 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call222 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call222 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call222 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call222 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call222 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call222 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call222 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call222 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp96 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_324_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_324_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call48 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call48 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call48 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call48 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call48 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call48 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call48 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call48 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call48 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call48 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call48 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call48 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call48 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call48 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call48 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp98 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_329_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_329_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_329_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call199 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call199 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call199 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call199 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call199 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call199 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call199 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call199 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call199 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call199 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call199 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call199 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call199 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call199 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call199 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp112 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_334_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_334_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call218 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call218 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call218 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call218 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call218 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call218 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call218 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call218 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call218 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call218 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call218 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call218 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call218 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call218 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call218 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp114 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_339_in_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_generic_sincos_16_6_s_fu_339_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call232 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call232 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call232 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call232 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call232 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call232 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call232 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call232 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call232 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call232 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call232 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call232 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call232 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call232 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call232 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp138 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_344_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_344_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call63 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call63 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call63 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call63 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call63 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call63 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call63 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call63 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call63 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call63 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call63 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call63 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call63 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call63 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call63 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp141 : BOOLEAN;
    signal grp_generic_sincos_16_6_s_fu_349_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_16_6_s_fu_349_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call148 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call148 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call148 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call148 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call148 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call148 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call148 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call148 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call148 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call148 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call148 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call148 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call148 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call148 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call148 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp147 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1256_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal lhs_V_3_fu_447_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1192_5_fu_1271_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1118_1_fu_459_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_7_fu_466_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_38_fu_482_p2 : STD_LOGIC_VECTOR (25 downto 0);
    attribute use_dsp48 of ret_V_38_fu_482_p2 : signal is "no";
    signal mul_ln700_1_fu_500_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln700_2_fu_1279_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal shl_ln1_fu_506_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln700_1_fu_500_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln728_4_fu_1285_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal rhs_V_5_fu_519_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln700_fu_513_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_41_fu_526_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln1192_30_fu_542_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal lhs_V_1_fu_425_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln1192_28_fu_548_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_21_fu_568_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln1116_7_fu_565_p1 : STD_LOGIC_VECTOR (50 downto 0);
    signal r_V_21_fu_568_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1292_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln1192_fu_592_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1192_fu_592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_fu_598_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal mul_ln1192_fu_592_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal ret_V_32_fu_605_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal rhs_V_1_fu_621_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln1192_fu_628_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_36_fu_633_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_29_fu_1311_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_32_fu_679_p0 : STD_LOGIC_VECTOR (50 downto 0);
    signal r_V_32_fu_679_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal r_V_10_fu_701_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln1116_4_fu_698_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_10_fu_701_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1324_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_34_fu_711_p2 : STD_LOGIC_VECTOR (25 downto 0);
    attribute use_dsp48 of ret_V_34_fu_711_p2 : signal is "no";
    signal r_V_27_fu_729_p0 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_27_fu_729_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal lhs_V_fu_754_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_fu_757_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_fu_775_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_8_fu_779_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1118_2_fu_799_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_7_fu_806_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_6_fu_796_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1359_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1192_5_fu_820_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_25_fu_810_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal rhs_V_6_fu_841_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_14_fu_849_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_43_fu_844_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_6_fu_853_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal rhs_V_8_fu_865_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_6_fu_873_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1391_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_45_fu_877_p2 : STD_LOGIC_VECTOR (27 downto 0);
    attribute use_dsp48 of ret_V_45_fu_877_p2 : signal is "no";
    signal shl_ln1118_1_fu_895_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1118_fu_902_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal shl_ln_fu_888_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal sub_ln1193_fu_906_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal ret_V_1_fu_912_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_2_fu_925_p0 : STD_LOGIC_VECTOR (38 downto 0);
    signal r_V_2_fu_925_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1192_3_fu_934_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1192_2_fu_931_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_33_fu_938_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_7_fu_956_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal r_V_7_fu_956_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1192_4_fu_971_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1192_4_fu_971_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln728_fu_1400_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal lhs_V_4_fu_977_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal sext_ln1192_10_fu_984_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_4_fu_971_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_6_fu_1000_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1192_6_fu_1000_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1192_6_fu_1000_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_46_fu_1006_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_17_fu_1022_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_30_fu_1026_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_V_7_fu_1035_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal lhs_V_8_fu_1047_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal rhs_V_9_fu_1051_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln700_fu_1066_p0 : STD_LOGIC_VECTOR (60 downto 0);
    signal mul_ln700_fu_1066_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1192_3_fu_1078_p0 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_ln1192_3_fu_1078_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_1_fu_1415_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal rhs_V_2_fu_1084_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln728_2_fu_1421_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal rhs_V_3_fu_1099_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln1192_11_fu_1106_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1192_16_fu_1091_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal sext_ln703_11_fu_1116_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_29_fu_1119_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal rhs_V_fu_1132_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal sext_ln728_2_fu_1140_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal ret_V_35_fu_1144_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal ret_V_37_fu_1160_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal mul_ln728_3_fu_1434_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal rhs_V_4_fu_1180_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal sext_ln1192_12_fu_1187_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln1192_19_fu_1191_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_40_fu_1196_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal mul_ln1192_8_fu_1219_p0 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln1192_8_fu_1219_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_8_fu_1219_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal ret_V_49_fu_1225_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_13_fu_1242_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_12_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_13_fu_1242_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1248_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1248_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_1256_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln728_fu_422_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1256_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_4_fu_1265_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_1265_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_5_fu_1271_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1192_5_fu_1271_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln700_2_fu_1279_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln700_2_fu_1279_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln728_4_fu_1285_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln728_4_fu_1285_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1292_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1292_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1292_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1301_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1301_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal r_V_29_fu_1311_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1192_1_fu_1318_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1324_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1324_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln703_1_fu_1331_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1343_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_fu_771_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1343_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1343_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1351_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1359_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1359_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_8_fu_1368_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1374_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1381_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1391_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_14_fu_849_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1391_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_fu_1400_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1407_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_19_fu_1032_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1407_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln728_1_fu_1415_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln728_1_fu_1415_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln728_2_fu_1421_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln728_3_fu_1434_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to13 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_16_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mul_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_mac_muladd_16s_11ns_22ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_16s_11s_26ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_16s_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_16s_13ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_16s_14ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_16s_16s_21s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mul_mul_16s_9ns_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_mul_mul_16s_11s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_16s_11ns_26s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_16s_8ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_17s_17s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_mac_muladd_12s_12s_19s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_am_addmul_12s_11s_13s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mac_muladd_12s_10ns_18s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mul_mul_16s_11ns_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component myproject_mac_muladd_12s_8ns_23s_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mac_muladd_12s_12s_27s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component myproject_mul_mul_16s_10s_25_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component myproject_mac_muladd_12s_12s_23s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (22 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_11ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component myproject_mul_mul_12s_11ns_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_24s_14s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    grp_generic_sincos_16_6_s_fu_269 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_269_in_V,
        ap_return => grp_generic_sincos_16_6_s_fu_269_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_269_ap_ce);

    grp_generic_sincos_16_6_s_fu_274 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln_reg_1507,
        ap_return => grp_generic_sincos_16_6_s_fu_274_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_274_ap_ce);

    grp_generic_sincos_16_6_s_fu_279 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_s_reg_1441_pp0_iter1_reg,
        ap_return => grp_generic_sincos_16_6_s_fu_279_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_279_ap_ce);

    grp_generic_sincos_16_6_s_fu_284 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_284_in_V,
        ap_return => grp_generic_sincos_16_6_s_fu_284_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_284_ap_ce);

    grp_generic_sincos_16_6_s_fu_289 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_5_reg_1528,
        ap_return => grp_generic_sincos_16_6_s_fu_289_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_289_ap_ce);

    grp_generic_sincos_16_6_s_fu_294 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_1_reg_1458_pp0_iter1_reg,
        ap_return => grp_generic_sincos_16_6_s_fu_294_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_294_ap_ce);

    grp_generic_sincos_16_6_s_fu_299 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_7_reg_1533,
        ap_return => grp_generic_sincos_16_6_s_fu_299_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_299_ap_ce);

    grp_generic_sincos_16_6_s_fu_304 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_304_in_V,
        ap_return => grp_generic_sincos_16_6_s_fu_304_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_304_ap_ce);

    grp_generic_sincos_16_6_s_fu_309 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1538,
        ap_return => grp_generic_sincos_16_6_s_fu_309_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_309_ap_ce);

    grp_generic_sincos_16_6_s_fu_314 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_314_in_V,
        ap_return => grp_generic_sincos_16_6_s_fu_314_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_314_ap_ce);

    grp_generic_sincos_16_6_s_fu_319 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_14_reg_1553,
        ap_return => grp_generic_sincos_16_6_s_fu_319_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_319_ap_ce);

    grp_generic_sincos_16_6_s_fu_324 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_1_reg_1558,
        ap_return => grp_generic_sincos_16_6_s_fu_324_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_324_ap_ce);

    grp_generic_sincos_16_6_s_fu_329 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_329_in_V,
        ap_return => grp_generic_sincos_16_6_s_fu_329_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_329_ap_ce);

    grp_generic_sincos_16_6_s_fu_334 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_13_reg_1593,
        ap_return => grp_generic_sincos_16_6_s_fu_334_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_334_ap_ce);

    grp_generic_sincos_16_6_s_fu_339 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_16_6_s_fu_339_in_V,
        ap_return => grp_generic_sincos_16_6_s_fu_339_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_339_ap_ce);

    grp_generic_sincos_16_6_s_fu_344 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_2_reg_1613,
        ap_return => grp_generic_sincos_16_6_s_fu_344_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_344_ap_ce);

    grp_generic_sincos_16_6_s_fu_349 : component generic_sincos_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1618,
        ap_return => grp_generic_sincos_16_6_s_fu_349_ap_return,
        ap_ce => grp_generic_sincos_16_6_s_fu_349_ap_ce);

    myproject_mul_mul_16s_16s_32_1_1_U7 : component myproject_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_13_fu_1242_p0,
        din1 => r_V_13_fu_1242_p1,
        dout => r_V_13_fu_1242_p2);

    myproject_mac_muladd_16s_11ns_22ns_26_1_1_U8 : component myproject_mac_muladd_16s_11ns_22ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 22,
        dout_WIDTH => 26)
    port map (
        din0 => p_Val2_1_fu_374_p4,
        din1 => grp_fu_1248_p1,
        din2 => grp_fu_1248_p2,
        dout => grp_fu_1248_p3);

    myproject_mac_muladd_16s_11s_26ns_26_1_1_U9 : component myproject_mac_muladd_16s_11s_26ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1256_p0,
        din1 => grp_fu_1256_p1,
        din2 => lhs_V_1_fu_425_p3,
        dout => grp_fu_1256_p3);

    myproject_mul_mul_16s_16s_32_1_1_U10 : component myproject_mul_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_4_fu_1265_p0,
        din1 => r_V_4_fu_1265_p1,
        dout => r_V_4_fu_1265_p2);

    myproject_mul_mul_16s_16s_26_1_1_U11 : component myproject_mul_mul_16s_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln1192_5_fu_1271_p0,
        din1 => mul_ln1192_5_fu_1271_p1,
        dout => mul_ln1192_5_fu_1271_p2);

    myproject_mul_mul_16s_13ns_26_1_1_U12 : component myproject_mul_mul_16s_13ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln700_2_fu_1279_p0,
        din1 => mul_ln700_2_fu_1279_p1,
        dout => mul_ln700_2_fu_1279_p2);

    myproject_mul_mul_16s_14ns_26_1_1_U13 : component myproject_mul_mul_16s_14ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 14,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln728_4_fu_1285_p0,
        din1 => mul_ln728_4_fu_1285_p1,
        dout => mul_ln728_4_fu_1285_p2);

    myproject_mac_muladd_16s_16s_21s_26_1_1_U14 : component myproject_mac_muladd_16s_16s_21s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 21,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1292_p0,
        din1 => grp_fu_1292_p1,
        din2 => grp_fu_1292_p2,
        dout => grp_fu_1292_p3);

    myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U15 : component myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 11,
        din3_WIDTH => 22,
        dout_WIDTH => 27)
    port map (
        din0 => p_Val2_1_reg_1458_pp0_iter1_reg,
        din1 => p_Val2_13_reg_1449_pp0_iter1_reg,
        din2 => grp_fu_1301_p2,
        din3 => grp_fu_1301_p3,
        dout => grp_fu_1301_p4);

    myproject_mul_mul_16s_9ns_25_1_1_U16 : component myproject_mul_mul_16s_9ns_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 25)
    port map (
        din0 => p_Val2_5_reg_1478_pp0_iter1_reg,
        din1 => r_V_29_fu_1311_p1,
        dout => r_V_29_fu_1311_p2);

    myproject_mul_mul_16s_11s_26_1_1_U17 : component myproject_mul_mul_16s_11s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 26)
    port map (
        din0 => p_Val2_5_reg_1478_pp0_iter2_reg,
        din1 => mul_ln1192_1_fu_1318_p1,
        dout => mul_ln1192_1_fu_1318_p2);

    myproject_mac_muladd_16s_11ns_26s_26_1_1_U18 : component myproject_mac_muladd_16s_11ns_26s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1324_p0,
        din1 => grp_fu_1324_p1,
        din2 => mul_ln1192_1_reg_1598,
        dout => grp_fu_1324_p3);

    myproject_mul_mul_16s_8ns_23_1_1_U19 : component myproject_mul_mul_16s_8ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 23)
    port map (
        din0 => p_Val2_5_reg_1478_pp0_iter9_reg,
        din1 => mul_ln703_1_fu_1331_p1,
        dout => mul_ln703_1_fu_1331_p2);

    myproject_mul_mul_17s_17s_32_1_1_U20 : component myproject_mul_mul_17s_17s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        dout_WIDTH => 32)
    port map (
        din0 => ret_V_fu_757_p2,
        din1 => ret_V_fu_757_p2,
        dout => mul_ln1118_fu_1337_p2);

    myproject_mac_muladd_12s_12s_19s_24_1_1_U21 : component myproject_mac_muladd_12s_12s_19s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 19,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_1343_p0,
        din1 => grp_fu_1343_p1,
        din2 => grp_fu_1343_p2,
        dout => grp_fu_1343_p3);

    myproject_am_addmul_12s_11s_13s_26_1_1_U22 : component myproject_am_addmul_12s_11s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 11,
        din2_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => grp_generic_sincos_16_6_s_fu_284_ap_return,
        din1 => grp_fu_1351_p1,
        din2 => ret_V_8_fu_779_p2,
        dout => grp_fu_1351_p3);

    myproject_mac_muladd_12s_10ns_18s_21_1_1_U23 : component myproject_mac_muladd_12s_10ns_18s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 10,
        din2_WIDTH => 18,
        dout_WIDTH => 21)
    port map (
        din0 => grp_generic_sincos_16_6_s_fu_289_ap_return,
        din1 => grp_fu_1359_p1,
        din2 => grp_fu_1359_p2,
        dout => grp_fu_1359_p3);

    myproject_mul_mul_16s_11ns_27_1_1_U24 : component myproject_mul_mul_16s_11ns_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 27)
    port map (
        din0 => p_Val2_5_reg_1478_pp0_iter10_reg,
        din1 => r_V_8_fu_1368_p1,
        dout => r_V_8_fu_1368_p2);

    myproject_mac_muladd_12s_8ns_23s_23_1_1_U25 : component myproject_mac_muladd_12s_8ns_23s_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        din2_WIDTH => 23,
        dout_WIDTH => 23)
    port map (
        din0 => grp_generic_sincos_16_6_s_fu_299_ap_return,
        din1 => grp_fu_1374_p1,
        din2 => mul_ln703_1_reg_1628,
        dout => grp_fu_1374_p3);

    myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1_U26 : component myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 9,
        din3_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        din0 => grp_generic_sincos_16_6_s_fu_309_ap_return,
        din1 => grp_generic_sincos_16_6_s_fu_304_ap_return,
        din2 => grp_fu_1381_p2,
        din3 => grp_fu_1381_p3,
        dout => grp_fu_1381_p4);

    myproject_mac_muladd_12s_12s_27s_28_1_1_U27 : component myproject_mac_muladd_12s_12s_27s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 27,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_1391_p0,
        din1 => grp_fu_1391_p1,
        din2 => lhs_V_6_fu_853_p3,
        dout => grp_fu_1391_p3);

    myproject_mul_mul_16s_10s_25_1_1_U28 : component myproject_mul_mul_16s_10s_25_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 25)
    port map (
        din0 => p_Val2_1_reg_1458_pp0_iter11_reg,
        din1 => mul_ln728_fu_1400_p1,
        dout => mul_ln728_fu_1400_p2);

    myproject_mac_muladd_12s_12s_23s_24_1_1_U29 : component myproject_mac_muladd_12s_12s_23s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 23,
        dout_WIDTH => 24)
    port map (
        din0 => grp_fu_1407_p0,
        din1 => grp_fu_1407_p1,
        din2 => lhs_V_7_fu_1035_p3,
        dout => grp_fu_1407_p3);

    myproject_mul_mul_16s_11ns_26_1_1_U30 : component myproject_mul_mul_16s_11ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln728_1_fu_1415_p0,
        din1 => mul_ln728_1_fu_1415_p1,
        dout => mul_ln728_1_fu_1415_p2);

    myproject_mul_mul_12s_11ns_22_1_1_U31 : component myproject_mul_mul_12s_11ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => outsin_V_6_reg_1659_pp0_iter12_reg,
        din1 => mul_ln728_2_fu_1421_p1,
        dout => mul_ln728_2_fu_1421_p2);

    myproject_mul_mul_24s_14s_38_1_1_U32 : component myproject_mul_mul_24s_14s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 14,
        dout_WIDTH => 38)
    port map (
        din0 => ret_V_25_reg_1715,
        din1 => ret_V_29_fu_1119_p2,
        dout => r_V_23_fu_1428_p2);

    myproject_mul_mul_12s_11ns_22_1_1_U33 : component myproject_mul_mul_12s_11ns_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 11,
        dout_WIDTH => 22)
    port map (
        din0 => grp_generic_sincos_16_6_s_fu_349_ap_return,
        din1 => mul_ln728_3_fu_1434_p1,
        dout => mul_ln728_3_fu_1434_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv256_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_17_reg_1735 <= add_ln1192_17_fu_1110_p2;
                add_ln1192_9_reg_1654 <= add_ln1192_9_fu_823_p2;
                add_ln1192_reg_1695 <= add_ln1192_fu_944_p2;
                lhs_V_5_reg_1568 <= lhs_V_5_fu_653_p1;
                lhs_V_5_reg_1568_pp0_iter10_reg <= lhs_V_5_reg_1568_pp0_iter9_reg;
                lhs_V_5_reg_1568_pp0_iter3_reg <= lhs_V_5_reg_1568;
                lhs_V_5_reg_1568_pp0_iter4_reg <= lhs_V_5_reg_1568_pp0_iter3_reg;
                lhs_V_5_reg_1568_pp0_iter5_reg <= lhs_V_5_reg_1568_pp0_iter4_reg;
                lhs_V_5_reg_1568_pp0_iter6_reg <= lhs_V_5_reg_1568_pp0_iter5_reg;
                lhs_V_5_reg_1568_pp0_iter7_reg <= lhs_V_5_reg_1568_pp0_iter6_reg;
                lhs_V_5_reg_1568_pp0_iter8_reg <= lhs_V_5_reg_1568_pp0_iter7_reg;
                lhs_V_5_reg_1568_pp0_iter9_reg <= lhs_V_5_reg_1568_pp0_iter8_reg;
                mul_ln1118_reg_1638 <= mul_ln1118_fu_1337_p2;
                mul_ln1192_1_reg_1598 <= mul_ln1192_1_fu_1318_p2;
                mul_ln1192_3_reg_1730 <= mul_ln1192_3_fu_1078_p2;
                mul_ln700_reg_1725 <= mul_ln700_fu_1066_p2;
                mul_ln703_1_reg_1628 <= mul_ln703_1_fu_1331_p2;
                outsin_V_13_reg_1633 <= grp_generic_sincos_16_6_s_fu_269_ap_return;
                outsin_V_13_reg_1633_pp0_iter11_reg <= outsin_V_13_reg_1633;
                outsin_V_16_reg_1745 <= grp_generic_sincos_16_6_s_fu_339_ap_return;
                outsin_V_24_reg_1685 <= grp_generic_sincos_16_6_s_fu_319_ap_return;
                outsin_V_6_reg_1659 <= grp_generic_sincos_16_6_s_fu_294_ap_return;
                outsin_V_6_reg_1659_pp0_iter12_reg <= outsin_V_6_reg_1659;
                p_Val2_1_reg_1458_pp0_iter10_reg <= p_Val2_1_reg_1458_pp0_iter9_reg;
                p_Val2_1_reg_1458_pp0_iter11_reg <= p_Val2_1_reg_1458_pp0_iter10_reg;
                p_Val2_1_reg_1458_pp0_iter2_reg <= p_Val2_1_reg_1458_pp0_iter1_reg;
                p_Val2_1_reg_1458_pp0_iter3_reg <= p_Val2_1_reg_1458_pp0_iter2_reg;
                p_Val2_1_reg_1458_pp0_iter4_reg <= p_Val2_1_reg_1458_pp0_iter3_reg;
                p_Val2_1_reg_1458_pp0_iter5_reg <= p_Val2_1_reg_1458_pp0_iter4_reg;
                p_Val2_1_reg_1458_pp0_iter6_reg <= p_Val2_1_reg_1458_pp0_iter5_reg;
                p_Val2_1_reg_1458_pp0_iter7_reg <= p_Val2_1_reg_1458_pp0_iter6_reg;
                p_Val2_1_reg_1458_pp0_iter8_reg <= p_Val2_1_reg_1458_pp0_iter7_reg;
                p_Val2_1_reg_1458_pp0_iter9_reg <= p_Val2_1_reg_1458_pp0_iter8_reg;
                p_Val2_4_reg_1472_pp0_iter10_reg <= p_Val2_4_reg_1472_pp0_iter9_reg;
                p_Val2_4_reg_1472_pp0_iter11_reg <= p_Val2_4_reg_1472_pp0_iter10_reg;
                p_Val2_4_reg_1472_pp0_iter2_reg <= p_Val2_4_reg_1472_pp0_iter1_reg;
                p_Val2_4_reg_1472_pp0_iter3_reg <= p_Val2_4_reg_1472_pp0_iter2_reg;
                p_Val2_4_reg_1472_pp0_iter4_reg <= p_Val2_4_reg_1472_pp0_iter3_reg;
                p_Val2_4_reg_1472_pp0_iter5_reg <= p_Val2_4_reg_1472_pp0_iter4_reg;
                p_Val2_4_reg_1472_pp0_iter6_reg <= p_Val2_4_reg_1472_pp0_iter5_reg;
                p_Val2_4_reg_1472_pp0_iter7_reg <= p_Val2_4_reg_1472_pp0_iter6_reg;
                p_Val2_4_reg_1472_pp0_iter8_reg <= p_Val2_4_reg_1472_pp0_iter7_reg;
                p_Val2_4_reg_1472_pp0_iter9_reg <= p_Val2_4_reg_1472_pp0_iter8_reg;
                p_Val2_5_reg_1478_pp0_iter10_reg <= p_Val2_5_reg_1478_pp0_iter9_reg;
                p_Val2_5_reg_1478_pp0_iter2_reg <= p_Val2_5_reg_1478_pp0_iter1_reg;
                p_Val2_5_reg_1478_pp0_iter3_reg <= p_Val2_5_reg_1478_pp0_iter2_reg;
                p_Val2_5_reg_1478_pp0_iter4_reg <= p_Val2_5_reg_1478_pp0_iter3_reg;
                p_Val2_5_reg_1478_pp0_iter5_reg <= p_Val2_5_reg_1478_pp0_iter4_reg;
                p_Val2_5_reg_1478_pp0_iter6_reg <= p_Val2_5_reg_1478_pp0_iter5_reg;
                p_Val2_5_reg_1478_pp0_iter7_reg <= p_Val2_5_reg_1478_pp0_iter6_reg;
                p_Val2_5_reg_1478_pp0_iter8_reg <= p_Val2_5_reg_1478_pp0_iter7_reg;
                p_Val2_5_reg_1478_pp0_iter9_reg <= p_Val2_5_reg_1478_pp0_iter8_reg;
                p_Val2_s_reg_1441_pp0_iter10_reg <= p_Val2_s_reg_1441_pp0_iter9_reg;
                p_Val2_s_reg_1441_pp0_iter2_reg <= p_Val2_s_reg_1441_pp0_iter1_reg;
                p_Val2_s_reg_1441_pp0_iter3_reg <= p_Val2_s_reg_1441_pp0_iter2_reg;
                p_Val2_s_reg_1441_pp0_iter4_reg <= p_Val2_s_reg_1441_pp0_iter3_reg;
                p_Val2_s_reg_1441_pp0_iter5_reg <= p_Val2_s_reg_1441_pp0_iter4_reg;
                p_Val2_s_reg_1441_pp0_iter6_reg <= p_Val2_s_reg_1441_pp0_iter5_reg;
                p_Val2_s_reg_1441_pp0_iter7_reg <= p_Val2_s_reg_1441_pp0_iter6_reg;
                p_Val2_s_reg_1441_pp0_iter8_reg <= p_Val2_s_reg_1441_pp0_iter7_reg;
                p_Val2_s_reg_1441_pp0_iter9_reg <= p_Val2_s_reg_1441_pp0_iter8_reg;
                r_V_10_reg_1603 <= r_V_10_fu_701_p2;
                r_V_23_reg_1740 <= r_V_23_fu_1428_p2;
                r_V_2_reg_1690 <= r_V_2_fu_925_p2;
                r_V_7_reg_1700 <= r_V_7_fu_956_p2;
                r_V_8_reg_1665 <= r_V_8_fu_1368_p2;
                ret_V_23_reg_1680 <= ret_V_23_fu_882_p2;
                ret_V_48_reg_1720 <= ret_V_48_fu_1054_p2;
                sext_ln728_1_reg_1517_pp0_iter10_reg <= sext_ln728_1_reg_1517_pp0_iter9_reg;
                sext_ln728_1_reg_1517_pp0_iter11_reg <= sext_ln728_1_reg_1517_pp0_iter10_reg;
                sext_ln728_1_reg_1517_pp0_iter12_reg <= sext_ln728_1_reg_1517_pp0_iter11_reg;
                sext_ln728_1_reg_1517_pp0_iter2_reg <= sext_ln728_1_reg_1517;
                sext_ln728_1_reg_1517_pp0_iter3_reg <= sext_ln728_1_reg_1517_pp0_iter2_reg;
                sext_ln728_1_reg_1517_pp0_iter4_reg <= sext_ln728_1_reg_1517_pp0_iter3_reg;
                sext_ln728_1_reg_1517_pp0_iter5_reg <= sext_ln728_1_reg_1517_pp0_iter4_reg;
                sext_ln728_1_reg_1517_pp0_iter6_reg <= sext_ln728_1_reg_1517_pp0_iter5_reg;
                sext_ln728_1_reg_1517_pp0_iter7_reg <= sext_ln728_1_reg_1517_pp0_iter6_reg;
                sext_ln728_1_reg_1517_pp0_iter8_reg <= sext_ln728_1_reg_1517_pp0_iter7_reg;
                sext_ln728_1_reg_1517_pp0_iter9_reg <= sext_ln728_1_reg_1517_pp0_iter8_reg;
                sub_ln1192_1_reg_1705 <= sub_ln1192_1_fu_988_p2;
                trunc_ln708_10_reg_1710 <= ret_V_46_fu_1006_p2(45 downto 30);
                trunc_ln708_10_reg_1710_pp0_iter13_reg <= trunc_ln708_10_reg_1710;
                trunc_ln708_11_reg_1588 <= r_V_29_fu_1311_p2(24 downto 10);
                trunc_ln708_13_reg_1593 <= r_V_32_fu_679_p2(55 downto 40);
                trunc_ln708_1_reg_1558 <= ret_V_32_fu_605_p2(35 downto 20);
                trunc_ln708_2_reg_1613 <= ret_V_34_fu_711_p2(25 downto 10);
                trunc_ln708_8_reg_1618 <= r_V_27_fu_729_p2(55 downto 40);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln1192_8_reg_1523 <= add_ln1192_8_fu_454_p2;
                p_Val2_13_reg_1449 <= x_V_in_sig(63 downto 48);
                p_Val2_13_reg_1449_pp0_iter1_reg <= p_Val2_13_reg_1449;
                p_Val2_1_reg_1458 <= x_V_in_sig(239 downto 224);
                p_Val2_1_reg_1458_pp0_iter1_reg <= p_Val2_1_reg_1458;
                p_Val2_4_reg_1472 <= x_V_in_sig(79 downto 64);
                p_Val2_4_reg_1472_pp0_iter1_reg <= p_Val2_4_reg_1472;
                p_Val2_5_reg_1478 <= x_V_in_sig(255 downto 240);
                p_Val2_5_reg_1478_pp0_iter1_reg <= p_Val2_5_reg_1478;
                p_Val2_s_reg_1441 <= x_V_in_sig(47 downto 32);
                p_Val2_s_reg_1441_pp0_iter1_reg <= p_Val2_s_reg_1441;
                r_V_13_reg_1497 <= r_V_13_fu_1242_p2;
                r_V_21_reg_1548 <= r_V_21_fu_568_p2;
                r_V_4_reg_1512 <= r_V_4_fu_1265_p2;
                sext_ln727_reg_1467 <= sext_ln727_fu_384_p1;
                sext_ln728_1_reg_1517 <= sext_ln728_1_fu_444_p1;
                tmp_7_reg_1492 <= x_V_in_sig(62 downto 48);
                trunc_ln708_14_reg_1553 <= grp_fu_1292_p3(25 downto 10);
                trunc_ln708_5_reg_1528 <= add_ln1192_7_fu_466_p2(25 downto 10);
                trunc_ln708_7_reg_1533 <= ret_V_38_fu_482_p2(25 downto 10);
                trunc_ln708_s_reg_1538 <= ret_V_41_fu_526_p2(35 downto 20);
                trunc_ln_reg_1507 <= grp_fu_1256_p3(25 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then
                r_V_5_reg_1649 <= grp_fu_1351_p3;
                ret_V_13_reg_1670 <= grp_fu_1374_p3;
                ret_V_19_reg_1675 <= grp_fu_1381_p4;
                ret_V_3_reg_1644 <= grp_fu_1343_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ret_V_15_reg_1573 <= grp_fu_1301_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1))) then
                ret_V_25_reg_1715 <= grp_fu_1407_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_26_reg_1502 <= grp_fu_1248_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_16_fu_1091_p2 <= std_logic_vector(unsigned(rhs_V_2_fu_1084_p3) + unsigned(sub_ln1192_1_reg_1705));
    add_ln1192_17_fu_1110_p2 <= std_logic_vector(signed(sext_ln1192_11_fu_1106_p1) + signed(add_ln1192_16_fu_1091_p2));
    add_ln1192_19_fu_1191_p2 <= std_logic_vector(signed(sext_ln1192_12_fu_1187_p1) + signed(add_ln1192_17_reg_1735));
    add_ln1192_28_fu_548_p2 <= std_logic_vector(unsigned(add_ln1192_30_fu_542_p2) + unsigned(lhs_V_1_fu_425_p3));
    add_ln1192_30_fu_542_p2 <= std_logic_vector(unsigned(trunc_ln1118_1_fu_459_p3) + unsigned(ap_const_lv26_3E4EC00));
    add_ln1192_7_fu_466_p2 <= std_logic_vector(unsigned(trunc_ln1118_1_fu_459_p3) + unsigned(ap_const_lv26_3FCB400));
    add_ln1192_8_fu_454_p2 <= std_logic_vector(unsigned(lhs_V_3_fu_447_p3) + unsigned(mul_ln1192_5_fu_1271_p2));
    add_ln1192_9_fu_823_p2 <= std_logic_vector(signed(sext_ln1192_5_fu_820_p1) + signed(r_V_25_fu_810_p2));
    add_ln1192_fu_944_p2 <= std_logic_vector(unsigned(ret_V_33_fu_938_p2) + unsigned(ap_const_lv17_FA5));
    add_ln700_fu_513_p2 <= std_logic_vector(unsigned(shl_ln1_fu_506_p3) + unsigned(mul_ln700_1_fu_500_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp112_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp112 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp114_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp114 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp138_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp138 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp141_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp141 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp147_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp147 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp56_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp56 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp63_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp63 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp70_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp70 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp75 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp77_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp77 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp78_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp78 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp79_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp79 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp86_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp86 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp87_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp87 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp89_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp89 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp96_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp96 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp98_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp98 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call105_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call105 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call117_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call117 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call148_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call148 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call158_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call158 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call170_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call170 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call185_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call185 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call199_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call199 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call205_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call205 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call218_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call218 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call222_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call222 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call232_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call232 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call31_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call31 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call48_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call48 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call63_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call63 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call69_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call69 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call79_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call79 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call96_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call96 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call117 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call148 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call158 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call170 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call185 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call205 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call218 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call222 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call232 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call96 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to13_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to13 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to13)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to13 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1248_p1 <= ap_const_lv26_3BB(11 - 1 downto 0);
    grp_fu_1248_p2 <= ap_const_lv26_100000(22 - 1 downto 0);
    grp_fu_1256_p0 <= sext_ln728_fu_422_p1(16 - 1 downto 0);
    grp_fu_1256_p1 <= ap_const_lv26_3FFFD81(11 - 1 downto 0);
    grp_fu_1292_p0 <= sext_ln728_fu_422_p1(16 - 1 downto 0);
    grp_fu_1292_p1 <= sext_ln728_fu_422_p1(16 - 1 downto 0);
    grp_fu_1292_p2 <= ap_const_lv26_3F7C400(21 - 1 downto 0);
    grp_fu_1301_p2 <= ap_const_lv27_28D(11 - 1 downto 0);
    grp_fu_1301_p3 <= ap_const_lv27_100000(22 - 1 downto 0);
    grp_fu_1324_p0 <= sext_ln728_1_reg_1517_pp0_iter3_reg(16 - 1 downto 0);
    grp_fu_1324_p1 <= ap_const_lv26_31E(11 - 1 downto 0);
    grp_fu_1343_p0 <= r_V_fu_771_p1(12 - 1 downto 0);
    grp_fu_1343_p1 <= r_V_fu_771_p1(12 - 1 downto 0);
    grp_fu_1343_p2 <= ap_const_lv24_FDF000(19 - 1 downto 0);
    grp_fu_1351_p1 <= ap_const_lv13_1C4D(11 - 1 downto 0);
    grp_fu_1359_p1 <= ap_const_lv21_137(10 - 1 downto 0);
    grp_fu_1359_p2 <= ap_const_lv21_1EB400(18 - 1 downto 0);
    grp_fu_1374_p1 <= ap_const_lv20_62(8 - 1 downto 0);
    grp_fu_1381_p2 <= ap_const_lv21_B7(9 - 1 downto 0);
    grp_fu_1381_p3 <= ap_const_lv21_1FB400(16 - 1 downto 0);
    grp_fu_1391_p0 <= r_V_14_fu_849_p1(12 - 1 downto 0);
    grp_fu_1391_p1 <= r_V_14_fu_849_p1(12 - 1 downto 0);
    grp_fu_1407_p0 <= r_V_19_fu_1032_p1(12 - 1 downto 0);
    grp_fu_1407_p1 <= r_V_19_fu_1032_p1(12 - 1 downto 0);

    grp_generic_sincos_16_6_s_fu_269_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp56)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp56) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_269_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_269_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_269_in_V <= add_ln1192_28_fu_548_p2(25 downto 10);

    grp_generic_sincos_16_6_s_fu_274_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp63)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp63) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_274_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_274_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_279_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp70)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp70) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_279_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_279_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_284_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp75)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp75) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_284_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_284_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_284_in_V <= ret_V_36_fu_633_p2(25 downto 10);

    grp_generic_sincos_16_6_s_fu_289_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp77)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp77) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_289_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_289_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_294_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp78) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_294_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_294_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_299_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp79)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp79) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_299_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_299_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_304_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp86)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp86) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_304_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_304_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_304_in_V <= std_logic_vector(signed(p_Val2_13_reg_1449_pp0_iter1_reg) + signed(ap_const_lv16_FD36));

    grp_generic_sincos_16_6_s_fu_309_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp87)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp87) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_309_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_309_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_314_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp89)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp89) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_314_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_314_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_314_in_V <= std_logic_vector(signed(p_Val2_13_reg_1449_pp0_iter1_reg) + signed(p_Val2_5_reg_1478_pp0_iter1_reg));

    grp_generic_sincos_16_6_s_fu_319_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp96)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp96) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_319_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_319_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_324_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp98)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp98) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_324_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_324_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_329_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp112) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_329_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_329_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_generic_sincos_16_6_s_fu_329_in_V <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_reg_1588),16));


    grp_generic_sincos_16_6_s_fu_334_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp114)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp114) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_334_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_334_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_339_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp138) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_339_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_339_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_16_6_s_fu_339_in_V <= std_logic_vector(signed(p_Val2_1_reg_1458_pp0_iter3_reg) + signed(ap_const_lv16_5E4));

    grp_generic_sincos_16_6_s_fu_344_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp141)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp141) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_344_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_344_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_16_6_s_fu_349_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp147)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp147) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_16_6_s_fu_349_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_16_6_s_fu_349_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_1_fu_425_p3 <= (p_Val2_1_reg_1458 & ap_const_lv10_0);
    lhs_V_2_fu_598_p3 <= (p_Val2_5_reg_1478_pp0_iter1_reg & ap_const_lv20_0);
    lhs_V_3_fu_447_p3 <= (p_Val2_5_reg_1478 & ap_const_lv10_0);
    lhs_V_4_fu_977_p3 <= (mul_ln728_fu_1400_p2 & ap_const_lv20_0);
        lhs_V_5_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_reg_1458_pp0_iter1_reg),17));

    lhs_V_6_fu_853_p3 <= (ret_V_43_fu_844_p2 & ap_const_lv10_0);
    lhs_V_7_fu_1035_p3 <= (r_V_30_fu_1026_p2 & ap_const_lv10_0);
        lhs_V_8_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_334_ap_return),13));

        lhs_V_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1441_pp0_iter10_reg),17));

    mul_ln1192_1_fu_1318_p1 <= ap_const_lv26_3FFFCE2(11 - 1 downto 0);
    mul_ln1192_3_fu_1078_p0 <= r_V_7_reg_1700;
    mul_ln1192_3_fu_1078_p1 <= outsin_V_6_reg_1659_pp0_iter12_reg;
    mul_ln1192_3_fu_1078_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_3_fu_1078_p0) * signed(mul_ln1192_3_fu_1078_p1))), 56));
    mul_ln1192_4_fu_971_p0 <= ret_V_13_reg_1670;
    mul_ln1192_4_fu_971_p1 <= r_V_8_reg_1665;
    mul_ln1192_4_fu_971_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_4_fu_971_p0) * signed(mul_ln1192_4_fu_971_p1))), 46));
    mul_ln1192_5_fu_1271_p0 <= sext_ln728_1_fu_444_p1(16 - 1 downto 0);
    mul_ln1192_5_fu_1271_p1 <= sext_ln728_1_fu_444_p1(16 - 1 downto 0);
    mul_ln1192_6_fu_1000_p0 <= ret_V_23_reg_1680;
    mul_ln1192_6_fu_1000_p1 <= ret_V_19_reg_1675;
    mul_ln1192_6_fu_1000_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_6_fu_1000_p0) * signed(mul_ln1192_6_fu_1000_p1))), 46));
    mul_ln1192_8_fu_1219_p0 <= r_V_23_reg_1740;
    mul_ln1192_8_fu_1219_p1 <= outsin_V_16_reg_1745;
    mul_ln1192_8_fu_1219_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_8_fu_1219_p0) * signed(mul_ln1192_8_fu_1219_p1))), 46));
    mul_ln1192_fu_592_p0 <= r_V_4_reg_1512;
    mul_ln1192_fu_592_p1 <= p_Val2_s_reg_1441_pp0_iter1_reg;
    mul_ln1192_fu_592_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_fu_592_p0) * signed(mul_ln1192_fu_592_p1))), 36));
    mul_ln700_1_fu_500_p0 <= r_V_13_reg_1497;
    mul_ln700_1_fu_500_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_500_p0) * signed('0' &ap_const_lv36_D20))), 36));
    mul_ln700_2_fu_1279_p0 <= sext_ln727_reg_1467(16 - 1 downto 0);
    mul_ln700_2_fu_1279_p1 <= ap_const_lv26_D20(13 - 1 downto 0);
    mul_ln700_fu_1066_p0 <= r_V_2_reg_1690;
    mul_ln700_fu_1066_p1 <= add_ln1192_reg_1695;
    mul_ln700_fu_1066_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_fu_1066_p0) * signed(mul_ln700_fu_1066_p1))), 66));
    mul_ln703_1_fu_1331_p1 <= ap_const_lv23_62(8 - 1 downto 0);
    mul_ln728_1_fu_1415_p0 <= sext_ln728_1_reg_1517_pp0_iter12_reg(16 - 1 downto 0);
    mul_ln728_1_fu_1415_p1 <= ap_const_lv26_234(11 - 1 downto 0);
    mul_ln728_2_fu_1421_p1 <= ap_const_lv22_228(11 - 1 downto 0);
    mul_ln728_3_fu_1434_p1 <= ap_const_lv22_228(11 - 1 downto 0);
    mul_ln728_4_fu_1285_p0 <= sext_ln728_fu_422_p1(16 - 1 downto 0);
    mul_ln728_4_fu_1285_p1 <= ap_const_lv26_1A40(14 - 1 downto 0);
    mul_ln728_fu_1400_p1 <= ap_const_lv25_1FFFEE6(10 - 1 downto 0);
    p_Val2_1_fu_374_p4 <= x_V_in_sig(239 downto 224);
    r_V_10_fu_701_p0 <= sext_ln1116_4_fu_698_p1(27 - 1 downto 0);
    r_V_10_fu_701_p1 <= sext_ln1116_4_fu_698_p1(27 - 1 downto 0);
    r_V_10_fu_701_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_fu_701_p0) * signed(r_V_10_fu_701_p1))), 52));
        r_V_12_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_374_p4),32));

    r_V_13_fu_1242_p0 <= r_V_12_fu_418_p1(16 - 1 downto 0);
    r_V_13_fu_1242_p1 <= r_V_12_fu_418_p1(16 - 1 downto 0);
    r_V_14_fu_849_p0 <= grp_generic_sincos_16_6_s_fu_294_ap_return;
        r_V_14_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_14_fu_849_p0),24));

        r_V_17_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_329_ap_return),13));

        r_V_19_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_13_reg_1633_pp0_iter11_reg),24));

    r_V_21_fu_568_p0 <= sext_ln1116_7_fu_565_p1(26 - 1 downto 0);
    r_V_21_fu_568_p1 <= sext_ln1116_7_fu_565_p1(26 - 1 downto 0);
    r_V_21_fu_568_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_21_fu_568_p0) * signed(r_V_21_fu_568_p1))), 51));
    r_V_25_fu_810_p2 <= std_logic_vector(signed(sext_ln1118_7_fu_806_p1) + signed(sext_ln1118_6_fu_796_p1));
    r_V_27_fu_729_p0 <= r_V_10_reg_1603;
    r_V_27_fu_729_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_27_fu_729_p0) * signed('0' &ap_const_lv56_9CE))), 56));
    r_V_29_fu_1311_p1 <= ap_const_lv25_F1(9 - 1 downto 0);
    r_V_2_fu_925_p0 <= ret_V_1_fu_912_p2;
    r_V_2_fu_925_p1 <= ret_V_3_reg_1644;
    r_V_2_fu_925_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_2_fu_925_p0) * signed(r_V_2_fu_925_p1))), 61));
    r_V_30_fu_1026_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(r_V_17_fu_1022_p1));
    r_V_32_fu_679_p0 <= r_V_21_reg_1548;
    r_V_32_fu_679_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_32_fu_679_p0) * signed('0' &ap_const_lv56_125D))), 56));
        r_V_3_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1472),32));

    r_V_4_fu_1265_p0 <= r_V_3_fu_441_p1(16 - 1 downto 0);
    r_V_4_fu_1265_p1 <= r_V_3_fu_441_p1(16 - 1 downto 0);
    r_V_7_fu_956_p0 <= r_V_5_reg_1649;
    r_V_7_fu_956_p1 <= add_ln1192_9_reg_1654;
    r_V_7_fu_956_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_7_fu_956_p0) * signed(r_V_7_fu_956_p1))), 48));
    r_V_8_fu_1368_p1 <= ap_const_lv27_227(11 - 1 downto 0);
        r_V_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_274_ap_return),24));

    ret_V_1_fu_912_p2 <= std_logic_vector(unsigned(sub_ln1193_fu_906_p2) + unsigned(ap_const_lv39_1BC00000));
    ret_V_23_fu_882_p2 <= std_logic_vector(unsigned(ret_V_45_fu_877_p2) + unsigned(ap_const_lv28_FC48800));
    ret_V_29_fu_1119_p2 <= std_logic_vector(signed(sext_ln703_11_fu_1116_p1) + signed(ap_const_lv14_E8));
    ret_V_32_fu_605_p2 <= std_logic_vector(unsigned(lhs_V_2_fu_598_p3) + unsigned(mul_ln1192_fu_592_p2));
    ret_V_33_fu_938_p2 <= std_logic_vector(signed(sext_ln1192_3_fu_934_p1) - signed(sext_ln1192_2_fu_931_p1));
    ret_V_34_fu_711_p2 <= std_logic_vector(signed(grp_fu_1324_p3) + signed(ap_const_lv26_C5C00));
    ret_V_35_fu_1144_p2 <= std_logic_vector(unsigned(mul_ln700_reg_1725) - unsigned(sext_ln728_2_fu_1140_p1));
    ret_V_36_fu_633_p2 <= std_logic_vector(unsigned(sub_ln1192_fu_628_p2) + unsigned(ap_const_lv26_3E72000));
    ret_V_37_fu_1160_p2 <= std_logic_vector(unsigned(mul_ln1192_3_reg_1730) + unsigned(ap_const_lv56_FC9F0000000000));
    ret_V_38_fu_482_p2 <= std_logic_vector(signed(mul_ln1192_5_fu_1271_p2) + signed(ap_const_lv26_3EE5C00));
    ret_V_40_fu_1196_p2 <= std_logic_vector(unsigned(add_ln1192_19_fu_1191_p2) + unsigned(ap_const_lv46_3F5800000000));
    ret_V_41_fu_526_p2 <= std_logic_vector(unsigned(rhs_V_5_fu_519_p3) + unsigned(add_ln700_fu_513_p2));
    ret_V_43_fu_844_p2 <= std_logic_vector(signed(rhs_V_6_fu_841_p1) + signed(lhs_V_5_reg_1568_pp0_iter10_reg));
    ret_V_45_fu_877_p2 <= std_logic_vector(signed(sext_ln728_6_fu_873_p1) + signed(grp_fu_1391_p3));
    ret_V_46_fu_1006_p2 <= std_logic_vector(unsigned(mul_ln1192_6_fu_1000_p2) + unsigned(ap_const_lv46_3F0D40000000));
    ret_V_48_fu_1054_p2 <= std_logic_vector(signed(lhs_V_8_fu_1047_p1) - signed(rhs_V_9_fu_1051_p1));
    ret_V_49_fu_1225_p2 <= std_logic_vector(unsigned(mul_ln1192_8_fu_1219_p2) + unsigned(ap_const_lv46_3F2600000000));
    ret_V_8_fu_779_p2 <= std_logic_vector(signed(sext_ln703_fu_775_p1) + signed(ap_const_lv13_1A82));
    ret_V_fu_757_p2 <= std_logic_vector(signed(lhs_V_fu_754_p1) + signed(ap_const_lv17_1FC53));
    rhs_V_1_fu_621_p3 <= (p_Val2_13_reg_1449_pp0_iter1_reg & ap_const_lv10_0);
    rhs_V_2_fu_1084_p3 <= (mul_ln728_1_fu_1415_p2 & ap_const_lv20_0);
    rhs_V_3_fu_1099_p3 <= (mul_ln728_2_fu_1421_p2 & ap_const_lv20_0);
    rhs_V_4_fu_1180_p3 <= (mul_ln728_3_fu_1434_p2 & ap_const_lv20_0);
    rhs_V_5_fu_519_p3 <= (mul_ln728_4_fu_1285_p2 & ap_const_lv10_0);
        rhs_V_6_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1478_pp0_iter10_reg),17));

    rhs_V_8_fu_865_p3 <= (grp_generic_sincos_16_6_s_fu_314_ap_return & ap_const_lv10_0);
        rhs_V_9_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_24_reg_1685),13));

    rhs_V_fu_1132_p3 <= (grp_generic_sincos_16_6_s_fu_344_ap_return & ap_const_lv50_0);
        sext_ln1116_4_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_15_reg_1573),52));

        sext_ln1116_7_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_1502),51));

        sext_ln1118_6_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1478_pp0_iter10_reg),22));

        sext_ln1118_7_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_799_p3),22));

        sext_ln1118_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_895_p3),39));

        sext_ln1192_10_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_4_fu_977_p3),46));

        sext_ln1192_11_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_3_fu_1099_p3),46));

        sext_ln1192_12_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_4_fu_1180_p3),46));

        sext_ln1192_2_fu_931_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1472_pp0_iter11_reg),17));

        sext_ln1192_3_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_324_ap_return),17));

        sext_ln1192_5_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1359_p3),22));

        sext_ln703_11_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_48_reg_1720),14));

        sext_ln703_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_16_6_s_fu_279_ap_return),13));

        sext_ln727_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_1_fu_374_p4),26));

        sext_ln728_1_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1441),26));

        sext_ln728_2_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_1132_p3),66));

        sext_ln728_6_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_8_fu_865_p3),28));

        sext_ln728_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_13_reg_1449),26));

    shl_ln1118_1_fu_895_p3 <= (mul_ln1118_reg_1638 & ap_const_lv1_0);
    shl_ln1118_2_fu_799_p3 <= (p_Val2_5_reg_1478_pp0_iter10_reg & ap_const_lv5_0);
    shl_ln1_fu_506_p3 <= (mul_ln700_2_fu_1279_p2 & ap_const_lv10_0);
    shl_ln_fu_888_p3 <= (mul_ln1118_reg_1638 & ap_const_lv7_0);
    sub_ln1192_1_fu_988_p2 <= std_logic_vector(signed(sext_ln1192_10_fu_984_p1) - signed(mul_ln1192_4_fu_971_p2));
    sub_ln1192_fu_628_p2 <= std_logic_vector(unsigned(add_ln1192_8_reg_1523) - unsigned(rhs_V_1_fu_621_p3));
    sub_ln1193_fu_906_p2 <= std_logic_vector(signed(sext_ln1118_fu_902_p1) - signed(shl_ln_fu_888_p3));
    trunc_ln1118_1_fu_459_p3 <= (tmp_7_reg_1492 & ap_const_lv11_0);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= ret_V_35_fu_1144_p2(65 downto 50);

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_1_V <= ret_V_37_fu_1160_p2(55 downto 40);

    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= ret_V_40_fu_1196_p2(45 downto 30);

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= trunc_ln708_10_reg_1710_pp0_iter13_reg;

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= ret_V_49_fu_1225_p2(45 downto 30);

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
